==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from aes.c:1:
aes.c:164:18: error: use of undeclared identifier 'cnt'
 for (j = 0; j < cnt; j += 4)
                 ^
aes.c:173:7: error: use of undeclared identifier 's'
 for (s = cnt; s < cnt2; s+=4)
      ^
aes.c:173:11: error: use of undeclared identifier 'cnt'
 for (s = cnt; s < cnt2; s+=4)
          ^
aes.c:173:16: error: use of undeclared identifier 's'
 for (s = cnt; s < cnt2; s+=4)
               ^
aes.c:173:20: error: use of undeclared identifier 'cnt2'
 for (s = cnt; s < cnt2; s+=4)
                   ^
aes.c:173:26: error: use of undeclared identifier 's'
 for (s = cnt; s < cnt2; s+=4)
                         ^
aes.c:176:8: error: use of undeclared identifier 's'
   k = s-4;
       ^
aes.c:183:7: error: use of undeclared identifier 's'
  if (s % cnt == 0)
      ^
aes.c:183:11: error: use of undeclared identifier 'cnt'
  if (s % cnt == 0)
          ^
aes.c:207:31: error: use of undeclared identifier 's'
   tempa[0] = tempa[0] ^ Rcon[s / cnt];
                              ^
aes.c:207:35: error: use of undeclared identifier 'cnt'
   tempa[0] = tempa[0] ^ Rcon[s / cnt];
                                  ^
aes.c:221:7: error: use of undeclared identifier 's'
  j = s;
      ^
aes.c:222:7: error: use of undeclared identifier 's'
  k = s - cnt;
      ^
aes.c:222:11: error: use of undeclared identifier 'cnt'
  k = s - cnt;
          ^
14 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5234 ; free virtual = 18184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5234 ; free virtual = 18184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:486).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:478).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:468).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:485).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:477).
INFO: [XFORM 203-603] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:479).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5232 ; free virtual = 18183
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:476) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5232 ; free virtual = 18183
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (aes.c:473) in function 'InvCipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:256) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:259) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (aes.c:393) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (aes.c:396) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (aes.c:371) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (aes.c:393) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (aes.c:396) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-131] Reshaping array 'state' (aes.c:463) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'RoundKey' (aes.c:463) in dimension 1 with a cyclic factor of 16.
INFO: [XFORM 203-131] Reshaping array 'state' (aes.c:463) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvCipher' (aes.c:463)...152 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5213 ; free virtual = 18164
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5219 ; free virtual = 18163
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xtime'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.93 seconds; current allocated memory: 117.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 117.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (9.579ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'InvCipher' consists of the following:
	'load' operation ('rsbox_load_16', aes.c:399->aes.c:477) on array 'rsbox' [73]  (2.66 ns)
	'xor' operation ('xor_ln261_32', aes.c:261->aes.c:478) [138]  (0.66 ns)
	'call' operation ('tmp1', aes.c:379->aes.c:479) to 'xtime' [169]  (0.757 ns)
	'call' operation ('tmp_2', aes.c:379->aes.c:479) to 'xtime' [170]  (0.757 ns)
	'call' operation ('tmp_5', aes.c:379->aes.c:479) to 'xtime' [171]  (0.757 ns)
	'xor' operation ('xor_ln379_5', aes.c:379->aes.c:479) [186]  (0 ns)
	'xor' operation ('xor_ln379_8', aes.c:379->aes.c:479) [189]  (0.66 ns)
	'xor' operation ('xor_ln379_9', aes.c:379->aes.c:479) [190]  (0.66 ns)
	'phi' operation ('state', aes.c:382->aes.c:479) with incoming values : ('tmp_40', aes.c:261->aes.c:468) ('tmp_119', aes.c:382->aes.c:479) [62]  (0 ns)
	'getelementptr' operation ('rsbox_addr_16', aes.c:399->aes.c:477) [72]  (0 ns)
	'load' operation ('rsbox_load_16', aes.c:399->aes.c:477) on array 'rsbox' [73]  (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 119.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 120.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xtime'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 121.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'InvCipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvCipher'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 124.057 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.40 MHz
INFO: [RTMG 210-279] Implementing memory 'InvCipher_rsbox_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5188 ; free virtual = 18140
INFO: [VHDL 208-304] Generating VHDL RTL for InvCipher.
INFO: [VLOG 209-307] Generating Verilog RTL for InvCipher.
INFO: [HLS 200-112] Total elapsed time: 27.94 seconds; peak allocated memory: 124.057 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7859 ; free virtual = 19264
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7859 ; free virtual = 19264
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:486).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:478).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:468).
INFO: [XFORM 203-603] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:484).
INFO: [XFORM 203-603] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:476).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:485).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:477).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7856 ; free virtual = 19262
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7857 ; free virtual = 19262
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'InvMixColumns' (aes.c:366).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (aes.c:473) in function 'InvCipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:371) in function 'InvMixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:256) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:259) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (aes.c:393) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (aes.c:396) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (aes.c:393) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (aes.c:396) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-131] Reshaping array 'state' (aes.c:463) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'RoundKey' (aes.c:463) in dimension 1 with a cyclic factor of 16.
INFO: [XFORM 203-131] Reshaping array 'state' (aes.c:463) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:366)...152 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7838 ; free virtual = 19243
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7827 ; free virtual = 19234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xtime'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.52 seconds; current allocated memory: 127.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 127.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'InvMixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 127.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 128.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (9.579ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'InvCipher' consists of the following:
	'load' operation ('rsbox_load_16', aes.c:399->aes.c:477) on array 'rsbox' [85]  (2.66 ns)
	'xor' operation ('xor_ln261_32', aes.c:261->aes.c:478) [138]  (0.66 ns)
	'call' operation ('call_ret', aes.c:261->aes.c:478) to 'InvMixColumns' [170]  (3.59 ns)
	'phi' operation ('empty', aes.c:261->aes.c:478) with incoming values : ('tmp_1', aes.c:261->aes.c:468) ('call_ret', aes.c:261->aes.c:478) [62]  (0 ns)
	'getelementptr' operation ('rsbox_addr_16', aes.c:399->aes.c:477) [84]  (0 ns)
	'load' operation ('rsbox_load_16', aes.c:399->aes.c:477) on array 'rsbox' [85]  (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 129.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 130.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xtime'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 131.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 132.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: aes.c:165:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: aes.c:171:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file aes.c
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2125 ; free virtual = 16859
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2125 ; free virtual = 16859
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2111 ; free virtual = 16859
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2111 ; free virtual = 16859
INFO: [XFORM 203-131] Reshaping array 'sbox'  in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'rsbox'  in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'Key' (aes.c:152) in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:165) in function 'KeyExpansion' partially with a factor of 4.
WARNING: [XFORM 203-713] All the elements of global array 'RoundKey' should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'KeyExpansion', detected/extracted 1 process function(s): 
	 'Loop_1_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:172:3) to (aes.c:171:26) in function 'Loop_1_proc'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2096 ; free virtual = 16842
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2095 ; free virtual = 16842
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_1_proc' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_addr_6_write_ln223', aes.c:223) of variable 'tmp_7', aes.c:223 on array 'RoundKey' and 'load' operation ('RoundKey_load', aes.c:176) on array 'RoundKey'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_1_proc' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_addr_6_write_ln223', aes.c:223) of variable 'tmp_7', aes.c:223 on array 'RoundKey' and 'load' operation ('RoundKey_load', aes.c:176) on array 'RoundKey'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_1_proc' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_addr_6_write_ln223', aes.c:223) of variable 'tmp_7', aes.c:223 on array 'RoundKey' and 'load' operation ('RoundKey_load', aes.c:176) on array 'RoundKey'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_1_proc' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_addr_6_write_ln224', aes.c:224) of variable 'tmp_10', aes.c:224 on array 'RoundKey' and 'load' operation ('RoundKey_load', aes.c:176) on array 'RoundKey'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('RoundKey_load', aes.c:176) on array 'RoundKey' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'RoundKey'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_load_2', aes.c:203) on array 'sbox' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.2 seconds; current allocated memory: 115.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 116.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 116.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 116.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 118.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 121.578 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 131.94 MHz
INFO: [RTMG 210-279] Implementing memory 'Loop_1_proc_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Loop_1_proc_Rcon_rom' using distributed ROMs.
INFO: [HLS 200-111]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2110 ; free virtual = 16853
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2110 ; free virtual = 16853
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2106 ; free virtual = 16853
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2106 ; free virtual = 16853
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'KeyExpansion' (aes.c:152).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (aes.c:169) in function 'KeyExpansion' completely with a factor of 40.
INFO: [XFORM 203-131] Reshaping array 'sbox'  in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'rsbox'  in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'Key' (aes.c:152) in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-11] Balancing expressions in function 'KeyExpansion' (aes.c:152)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2082 ; free virtual = 16830
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2078 ; free virtual = 16825
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KeyExpansion'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('Key_load_2', aes.c:165) on array 'Key' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Key'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('RoundKey_addr_4_write_ln224', aes.c:224) of variable 'tmp_20', aes.c:224 on array 'RoundKey' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'RoundKey'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 22, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.84 seconds; current allocated memory: 118.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.88 seconds; current allocated memory: 123.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 2.34 seconds; current allocated memory: 132.823 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 121.37 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2095 ; free virtual = 16839
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2095 ; free virtual = 16839
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2090 ; free virtual = 16838
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2091 ; free virtual = 16839
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'KeyExpansion' (aes.c:152).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (aes.c:169) in function 'KeyExpansion' completely with a factor of 40.
INFO: [XFORM 203-131] Reshaping array 'sbox'  in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'rsbox'  in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'Key' (aes.c:152) in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-11] Balancing expressions in function 'KeyExpansion' (aes.c:152)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2068 ; free virtual = 16817
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
WARNING: [ANALYSIS 214-52] Found false 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2090 ; free virtual = 16835
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2090 ; free virtual = 16835
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2086 ; free virtual = 16833
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2087 ; free virtual = 16833
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'KeyExpansion' (aes.c:152).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (aes.c:169) in function 'KeyExpansion' completely with a factor of 40.
INFO: [XFORM 203-131] Reshaping array 'sbox'  in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'rsbox'  in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'Key' (aes.c:152) in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-131] Reshaping array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor of 4.
INFO: [XFORM 203-11] Balancing expressions in function 'KeyExpansion' (aes.c:152)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2063 ; free virtual = 16811
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'tempa' (aes.c:155).
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'RoundKey' (aes.c:152).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2074 ; free virtual = 16819
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2074 ; free virtual = 16819
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2069 ; free virtual = 16818
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2069 ; free virtual = 16818
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'KeyExpansion' (aes.c:152).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (aes.c:169) in function 'KeyExpansion' completely with a factor of 40.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-11] Balancing expressions in function 'KeyExpansion' (aes.c:152)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2048 ; free virtual = 16797
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2042 ; free virtual = 16792
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'KeyExpansion'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('Key_0_load_2', aes.c:165) on array 'Key_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Key_0'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('RoundKey_0_addr_4_write_ln220', aes.c:220) of variable 'xor_ln220', aes.c:220 on array 'RoundKey_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 22, Depth = 23.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.69 seconds; current allocated memory: 118.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.98 seconds; current allocated memory: 123.853 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1496 ; free virtual = 16336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1496 ; free virtual = 16336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1493 ; free virtual = 16335
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1493 ; free virtual = 16335
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:165) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:172) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:202).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1474 ; free virtual = 16318
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1473 ; free virtual = 16317
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_8_write_ln219', aes.c:219) of variable 'xor_ln219_3', aes.c:219 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load_4', aes.c:219) on array 'RoundKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_3_addr_8_write_ln222', aes.c:222) of variable 'xor_ln222_3', aes.c:222 on array 'RoundKey_3' and 'load' operation ('RoundKey_3_load', aes.c:181) on array 'RoundKey_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('RoundKey_0_load_1', aes.c:219) on array 'RoundKey_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_3_load_1', aesl_mux_load.4[64 x i8]P.i8.i64:11->aes.c:200) on array 'sbox_3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_0_load', aesl_mux_load.4[64 x i8]P.i8.i64:2->aes.c:199) on array 'sbox_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.89 seconds; current allocated memory: 106.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 108.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 109.765 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1374 ; free virtual = 16216
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1374 ; free virtual = 16216
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1375 ; free virtual = 16214
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1375 ; free virtual = 16214
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:165) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:172) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4[64 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:202).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1354 ; free virtual = 16198
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1354 ; free virtual = 16197
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_8_write_ln219', aes.c:219) of variable 'xor_ln219_3', aes.c:219 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load_4', aes.c:219) on array 'RoundKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_3_addr_8_write_ln222', aes.c:222) of variable 'xor_ln222_3', aes.c:222 on array 'RoundKey_3' and 'load' operation ('RoundKey_3_load', aes.c:181) on array 'RoundKey_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('RoundKey_0_load_1', aes.c:219) on array 'RoundKey_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_3_load_1', aesl_mux_load.4[64 x i8]P.i8.i64:11->aes.c:200) on array 'sbox_3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_0_load', aesl_mux_load.4[64 x i8]P.i8.i64:2->aes.c:199) on array 'sbox_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.76 seconds; current allocated memory: 106.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 108.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 109.767 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1361 ; free virtual = 16204
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1361 ; free virtual = 16204
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1355 ; free virtual = 16203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1355 ; free virtual = 16203
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:165) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:172) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:202).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1339 ; free virtual = 16186
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1336 ; free virtual = 16184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_8_write_ln219', aes.c:219) of variable 'xor_ln219_3', aes.c:219 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load_4', aes.c:219) on array 'RoundKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_3_addr_8_write_ln222', aes.c:222) of variable 'xor_ln222_3', aes.c:222 on array 'RoundKey_3' and 'load' operation ('RoundKey_3_load', aes.c:181) on array 'RoundKey_3'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('RoundKey_0_load_1', aes.c:219) on array 'RoundKey_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'RoundKey_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:199) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_13_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:201) on array 'sbox_13' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_13'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.29 seconds; current allocated memory: 109.900 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 112.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1328 ; free virtual = 16172
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1328 ; free virtual = 16172
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1323 ; free virtual = 16171
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1323 ; free virtual = 16171
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:165) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:172) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:202).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1305 ; free virtual = 16153
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1304 ; free virtual = 16152
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_1_write_ln219', aes.c:219) of variable 'xor_ln219', aes.c:219 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load', aes.c:219) on array 'RoundKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_15_addr_1_write_ln222', aes.c:222) of variable 'xor_ln222_3', aes.c:222 on array 'RoundKey_15' and 'load' operation ('RoundKey_15_load', aes.c:181) on array 'RoundKey_15'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:201) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.7 seconds; current allocated memory: 112.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 118.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 120.849 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_8_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1327 ; free virtual = 16174
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1327 ; free virtual = 16174
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1322 ; free virtual = 16173
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1322 ; free virtual = 16174
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:165) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:172) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Rcon'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:202).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1304 ; free virtual = 16156
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1303 ; free virtual = 16154
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_2_write_ln219', aes.c:219) of variable 'xor_ln219', aes.c:219 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load', aes.c:219) on array 'RoundKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_15_addr_1_write_ln222', aes.c:222) of variable 'xor_ln222_3', aes.c:222 on array 'RoundKey_15' and 'load' operation ('RoundKey_15_load', aes.c:181) on array 'RoundKey_15'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_15_addr_1_write_ln222', aes.c:222) of variable 'xor_ln222_3', aes.c:222 on array 'RoundKey_15' and 'load' operation ('RoundKey_15_load', aes.c:181) on array 'RoundKey_15'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:200) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.66 seconds; current allocated memory: 112.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 111.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_mux_164_8_1_1' to 'KeyExpansion_mux_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'KeyExpansion_mux_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 114.202 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1320 ; free virtual = 16167
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1320 ; free virtual = 16167
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1317 ; free virtual = 16166
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1317 ; free virtual = 16166
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:165) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:172) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:202).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1297 ; free virtual = 16148
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1296 ; free virtual = 16147
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_1_write_ln219', aes.c:219) of variable 'xor_ln219', aes.c:219 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load', aes.c:219) on array 'RoundKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_15_addr_1_write_ln222', aes.c:222) of variable 'xor_ln222_3', aes.c:222 on array 'RoundKey_15' and 'load' operation ('RoundKey_15_load', aes.c:181) on array 'RoundKey_15'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:201) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.68 seconds; current allocated memory: 112.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 118.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 120.846 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_8_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1293 ; free virtual = 16152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1293 ; free virtual = 16152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1277 ; free virtual = 16151
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1277 ; free virtual = 16151
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:171) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1258 ; free virtual = 16133
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1257 ; free virtual = 16132
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_1_write_ln218', aes.c:218) of variable 'xor_ln218', aes.c:218 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load', aes.c:218) on array 'RoundKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_15_addr_1_write_ln221', aes.c:221) of variable 'xor_ln221_3', aes.c:221 on array 'RoundKey_15' and 'load' operation ('RoundKey_15_load', aes.c:180) on array 'RoundKey_15'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:200) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.85 seconds; current allocated memory: 112.868 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 118.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 120.844 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_8_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1297 ; free virtual = 16145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1297 ; free virtual = 16145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1293 ; free virtual = 16145
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1293 ; free virtual = 16145
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion' completely with a factor of 16.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (aes.c:164) in function 'KeyExpansion' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:171) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1273 ; free virtual = 16125
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1268 ; free virtual = 16122
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_2_write_ln218', aes.c:218) of variable 'xor_ln218', aes.c:218 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load', aes.c:218) on array 'RoundKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_15_addr_2_write_ln221', aes.c:221) of variable 'xor_ln221_3', aes.c:221 on array 'RoundKey_15' and 'load' operation ('RoundKey_15_load', aes.c:180) on array 'RoundKey_15'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:200) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.42 seconds; current allocated memory: 110.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 112.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 115.045 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1084 ; free virtual = 15940
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1085 ; free virtual = 15940
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1082 ; free virtual = 15939
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1082 ; free virtual = 15939
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion' completely with a factor of 16.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (aes.c:163) in function 'KeyExpansion' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:170) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:196).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1062 ; free virtual = 15919
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1059 ; free virtual = 15917
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_2_write_ln213', aes.c:213) of variable 'xor_ln213', aes.c:213 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load', aes.c:213) on array 'RoundKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_15_addr_2_write_ln216', aes.c:216) of variable 'xor_ln216_3', aes.c:216 on array 'RoundKey_15' and 'load' operation ('RoundKey_15_load', aes.c:178) on array 'RoundKey_15'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:198) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.83 seconds; current allocated memory: 110.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 112.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 115.045 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1066 ; free virtual = 15922
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1066 ; free virtual = 15922
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1036 ; free virtual = 15921
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1036 ; free virtual = 15921
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion' completely with a factor of 16.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (aes.c:163) in function 'KeyExpansion' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:170) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-131] Reshaping array 'sbox'  in dimension 1 with a cyclic factor of 16.
INFO: [XFORM 203-131] Reshaping array 'rsbox'  in dimension 1 with a cyclic factor of 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1015 ; free virtual = 15901
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1139 ; free virtual = 16005
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1139 ; free virtual = 16005
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1124 ; free virtual = 16004
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1124 ; free virtual = 16004
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion' completely with a factor of 16.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (aes.c:163) in function 'KeyExpansion' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:170) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:196).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1097 ; free virtual = 15984
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1105 ; free virtual = 15982
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_2_write_ln213', aes.c:213) of variable 'xor_ln213', aes.c:213 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load', aes.c:213) on array 'RoundKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_15_addr_2_write_ln216', aes.c:216) of variable 'xor_ln216_3', aes.c:216 on array 'RoundKey_15' and 'load' operation ('RoundKey_15_load', aes.c:178) on array 'RoundKey_15'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:198) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.62 seconds; current allocated memory: 110.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 112.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 115.046 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1155 ; free virtual = 16011
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1155 ; free virtual = 16011
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1149 ; free virtual = 16009
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1149 ; free virtual = 16010
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion' completely with a factor of 16.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (aes.c:163) in function 'KeyExpansion' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:170) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:196).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1126 ; free virtual = 15989
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 1124 ; free virtual = 15987
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_2_write_ln213', aes.c:213) of variable 'xor_ln213', aes.c:213 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load', aes.c:213) on array 'RoundKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_15_addr_2_write_ln216', aes.c:216) of variable 'xor_ln216_3', aes.c:216 on array 'RoundKey_15' and 'load' operation ('RoundKey_15_load', aes.c:178) on array 'RoundKey_15'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:198) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.36 seconds; current allocated memory: 110.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 112.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 115.044 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7500 ; free virtual = 18744
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7500 ; free virtual = 18744
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7497 ; free virtual = 18743
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:315) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:425) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7498 ; free virtual = 18743
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:412) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:412) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:412) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:315) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:425) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:307)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7478 ; free virtual = 18724
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7457 ; free virtual = 18703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.38 seconds; current allocated memory: 139.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 140.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 140.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 141.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 141.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 142.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 142.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 143.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Cipher_mux_1632_8_1_1' to 'Cipher_mux_1632_8bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_1632_8bkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 145.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Cipher_mux_165_8_1_1' to 'Cipher_mux_165_8_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_165_8_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 149.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 154.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7487 ; free virtual = 18732
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7487 ; free virtual = 18732
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7486 ; free virtual = 18732
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:315) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:425) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7486 ; free virtual = 18732
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:412) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:412) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:315) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:425) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:307)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7466 ; free virtual = 18713
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7445 ; free virtual = 18692
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.29 seconds; current allocated memory: 138.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 139.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 139.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 140.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 140.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 141.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 141.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 142.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 144.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Cipher_mux_165_8_1_1' to 'Cipher_mux_165_8_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_165_8_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 147.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 151.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7459 ; free virtual = 18704
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7459 ; free virtual = 18704
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7456 ; free virtual = 18702
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:316) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:426) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7456 ; free virtual = 18702
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:413) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:316) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:426) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:308)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7436 ; free virtual = 18683
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7417 ; free virtual = 18664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.35 seconds; current allocated memory: 135.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 136.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 136.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 136.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 136.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 137.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 137.476 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 137.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 138.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 140.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 141.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 144.050 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 180.78 MHz
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7301 ; free virtual = 18570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7301 ; free virtual = 18570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7331 ; free virtual = 18594
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:316) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:426) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7331 ; free virtual = 18594
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:413) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:413) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:316) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:426) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:308)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7307 ; free virtual = 18571
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7267 ; free virtual = 18544
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.35 seconds; current allocated memory: 138.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 139.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 139.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 140.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 140.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 141.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 141.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 142.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 144.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Cipher_mux_165_8_1_1' to 'Cipher_mux_165_8_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_165_8_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 147.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 151.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6973 ; free virtual = 18269
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6973 ; free virtual = 18269
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6973 ; free virtual = 18268
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:315) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:425) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6972 ; free virtual = 18267
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:412) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:412) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:315) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:425) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:307)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6953 ; free virtual = 18250
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6933 ; free virtual = 18229
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.88 seconds; current allocated memory: 138.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 139.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 139.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 140.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 140.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 141.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 141.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 142.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 143.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Cipher_mux_165_8_1_1' to 'Cipher_mux_165_8_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_165_8_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 146.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 150.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7093 ; free virtual = 18364
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7093 ; free virtual = 18364
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7092 ; free virtual = 18362
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:315) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:425) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7092 ; free virtual = 18362
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:412) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:412) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:412) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:315) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:425) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:307)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7071 ; free virtual = 18343
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7051 ; free virtual = 18323
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'AddRoundKey_label38'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.97 seconds; current allocated memory: 138.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 139.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 139.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 140.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 140.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 141.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 141.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 142.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 144.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Cipher_mux_165_8_1_1' to 'Cipher_mux_165_8_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_165_8_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 147.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 151.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7076 ; free virtual = 18346
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7076 ; free virtual = 18346
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7073 ; free virtual = 18345
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:315) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:425) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7073 ; free virtual = 18345
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:412) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:412) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:412) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:315) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:425) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:307)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7052 ; free virtual = 18324
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7032 ; free virtual = 18304
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.22 seconds; current allocated memory: 138.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 139.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 139.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 140.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 140.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 141.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 141.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 142.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 144.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Cipher_mux_165_8_1_1' to 'Cipher_mux_165_8_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_165_8_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 147.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 151.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6977 ; free virtual = 18280
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6977 ; free virtual = 18280
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6972 ; free virtual = 18279
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:316) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:426) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6972 ; free virtual = 18279
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:413) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:413) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:413) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:316) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:426) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:308)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6952 ; free virtual = 18259
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6931 ; free virtual = 18239
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
WARNING: [SYN 201-223] Checking resource limit in 'AddRoundKey': cannot find any operation of 'ADD'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.94 seconds; current allocated memory: 138.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 139.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 139.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 140.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 140.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 141.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 141.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 142.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 144.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Cipher_mux_165_8_1_1' to 'Cipher_mux_165_8_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_165_8_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 147.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 151.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6970 ; free virtual = 18247
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6970 ; free virtual = 18248
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6966 ; free virtual = 18246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:315) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:425) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6966 ; free virtual = 18245
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:412) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:412) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:412) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:315) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:425) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:307)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6945 ; free virtual = 18226
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6925 ; free virtual = 18205
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.12 seconds; current allocated memory: 138.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 139.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 139.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 140.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 140.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 141.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 141.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 142.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 144.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Cipher_mux_165_8_1_1' to 'Cipher_mux_165_8_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_165_8_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 147.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 151.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6395 ; free virtual = 18156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6395 ; free virtual = 18156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6393 ; free virtual = 18155
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:318) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:428) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6392 ; free virtual = 18155
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:263) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:415) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:415) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:415) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:318) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:428) automatically.
INFO: [XFORM 203-602] Inlining function 'SubBytes' into 'Cipher' (aes.c:427) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:310)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6371 ; free virtual = 18134
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6358 ; free virtual = 18122
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.85 seconds; current allocated memory: 128.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 128.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 128.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 129.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 130.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 131.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 132.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 135.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6391 ; free virtual = 18152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6391 ; free virtual = 18152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6389 ; free virtual = 18151
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:318) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:428) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6389 ; free virtual = 18151
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:415) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:415) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:415) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:318) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:428) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:310)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6370 ; free virtual = 18133
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6349 ; free virtual = 18112
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.07 seconds; current allocated memory: 138.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 138.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 139.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 139.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 139.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 140.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 141.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 142.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 143.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 146.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 149.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6340 ; free virtual = 18103
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6340 ; free virtual = 18103
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6338 ; free virtual = 18103
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:318) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:428) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6338 ; free virtual = 18102
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:415) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:415) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:415) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:318) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:428) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:310)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6319 ; free virtual = 18084
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6298 ; free virtual = 18064
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.3 seconds; current allocated memory: 138.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 138.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 139.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 139.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 139.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 140.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 141.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 142.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 143.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 146.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 149.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6321 ; free virtual = 18096
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6321 ; free virtual = 18096
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6308 ; free virtual = 18095
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:318) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:428) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6308 ; free virtual = 18095
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:263) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:415) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:415) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:415) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:318) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:428) automatically.
INFO: [XFORM 203-602] Inlining function 'SubBytes' into 'Cipher' (aes.c:427) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:310)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6283 ; free virtual = 18077
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6274 ; free virtual = 18066
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.12 seconds; current allocated memory: 128.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 128.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 128.733 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 129.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 130.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 131.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 132.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 135.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6317 ; free virtual = 18082
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6317 ; free virtual = 18082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6315 ; free virtual = 18082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:429) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6315 ; free virtual = 18082
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:264) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:267) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:416) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:416) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:429) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:311)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6295 ; free virtual = 18064
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6274 ; free virtual = 18044
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.98 seconds; current allocated memory: 137.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 138.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 138.476 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 138.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 139.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 139.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 140.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 141.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 142.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 144.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 147.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6250 ; free virtual = 18032
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6250 ; free virtual = 18032
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6276 ; free virtual = 18058
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:320) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:430) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6276 ; free virtual = 18058
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:264) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:267) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:417) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:417) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:417) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:320) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:430) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:312)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6260 ; free virtual = 18038
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6241 ; free virtual = 18019
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.17 seconds; current allocated memory: 137.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 138.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 138.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 138.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 139.080 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 139.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 140.261 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 141.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 142.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 144.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 147.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6275 ; free virtual = 18047
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6275 ; free virtual = 18047
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6269 ; free virtual = 18047
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:320) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:430) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6269 ; free virtual = 18047
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:264) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:267) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:417) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:417) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:417) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:320) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:430) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:311)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6250 ; free virtual = 18029
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6230 ; free virtual = 18008
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.84 seconds; current allocated memory: 137.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 138.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 138.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 138.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 139.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 139.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 140.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 141.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 142.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 144.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 147.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6283 ; free virtual = 18056
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6283 ; free virtual = 18056
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6280 ; free virtual = 18056
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:320) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:430) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6280 ; free virtual = 18056
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:264) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:267) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:417) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:417) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:417) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:320) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:430) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:311)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6259 ; free virtual = 18038
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6245 ; free virtual = 18024
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.84 seconds; current allocated memory: 137.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 138.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 138.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 138.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 139.080 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 139.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 140.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 141.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 142.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 144.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 147.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6259 ; free virtual = 18033
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6259 ; free virtual = 18033
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6256 ; free virtual = 18032
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:321) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:431) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6254 ; free virtual = 18031
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:418) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:418) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:418) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:321) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:431) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:312)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6233 ; free virtual = 18012
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6212 ; free virtual = 17992
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.04 seconds; current allocated memory: 137.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 138.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 138.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 138.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 139.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 139.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 140.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 141.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 142.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 144.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 147.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6250 ; free virtual = 18024
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6250 ; free virtual = 18024
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6247 ; free virtual = 18024
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:320) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:430) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6247 ; free virtual = 18024
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:264) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:267) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:417) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:417) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:417) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:320) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:430) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:311)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6226 ; free virtual = 18005
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6206 ; free virtual = 17985
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.91 seconds; current allocated memory: 137.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 138.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 138.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 138.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 139.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 139.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 140.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 141.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 142.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 144.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 147.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
WARNING: [HLS 200-40] In file included from aes.c:1:
aes.c:337:27: warning: incompatible pointer to integer conversion passing 'uint8_t [4]' to parameter of type 'uint8_t' (aka 'unsigned char') [-Wint-conversion]
  (*state)[i][0] ^= xtime(Tm) ^ Tmp ;
                          ^~
aes.c:305:30: note: passing argument to parameter 'x' here
static uint8_t xtime(uint8_t x)
                             ^
aes.c:338:27: warning: incompatible pointer to integer conversion passing 'uint8_t [4]' to parameter of type 'uint8_t' (aka 'unsigned char') [-Wint-conversion]
  (*state)[i][1] ^= xtime(Tm) ^ Tmp ;
                          ^~
aes.c:305:30: note: passing argument to parameter 'x' here
static uint8_t xtime(uint8_t x)
                             ^
aes.c:339:27: warning: incompatible pointer to integer conversion passing 'uint8_t [4]' to parameter of type 'uint8_t' (aka 'unsigned char') [-Wint-conversion]
  (*state)[i][2] ^= xtime(Tm) ^ Tmp ;
                          ^~
aes.c:305:30: note: passing argument to parameter 'x' here
static uint8_t xtime(uint8_t x)
                             ^
aes.c:340:27: warning: incompatible pointer to integer conversion passing 'uint8_t [4]' to parameter of type 'uint8_t' (aka 'unsigned char') [-Wint-conversion]
  (*state)[i][3] ^= xtime(Tm) ^ Tmp ;
                          ^~
aes.c:305:30: note: passing argument to parameter 'x' here
static uint8_t xtime(uint8_t x)
                             ^
4 warnings generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
WARNING: [HLS 200-40] In file included from aes.c:1:
aes.c:337:27: warning: incompatible pointer to integer conversion passing 'uint8_t [4]' to parameter of type 'uint8_t' (aka 'unsigned char') [-Wint-conversion]
  (*state)[i][0] ^= xtime(Tm) ^ Tmp ;
                          ^~
aes.c:305:30: note: passing argument to parameter 'x' here
static uint8_t xtime(uint8_t x)
                             ^
aes.c:338:27: warning: incompatible pointer to integer conversion passing 'uint8_t [4]' to parameter of type 'uint8_t' (aka 'unsigned char') [-Wint-conversion]
  (*state)[i][1] ^= xtime(Tm) ^ Tmp ;
                          ^~
aes.c:305:30: note: passing argument to parameter 'x' here
static uint8_t xtime(uint8_t x)
                             ^
aes.c:339:27: warning: incompatible pointer to integer conversion passing 'uint8_t [4]' to parameter of type 'uint8_t' (aka 'unsigned char') [-Wint-conversion]
  (*state)[i][2] ^= xtime(Tm) ^ Tmp ;
                          ^~
aes.c:305:30: note: passing argument to parameter 'x' here
static uint8_t xtime(uint8_t x)
                             ^
aes.c:340:27: warning: incompatible pointer to integer conversion passing 'uint8_t [4]' to parameter of type 'uint8_t' (aka 'unsigned char') [-Wint-conversion]
  (*state)[i][3] ^= xtime(Tm) ^ Tmp ;
                          ^~
aes.c:305:30: note: passing argument to parameter 'x' here
static uint8_t xtime(uint8_t x)
                             ^
4 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6196 ; free virtual = 17987
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6196 ; free virtual = 17987
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6186 ; free virtual = 17987
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:337) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:447) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6186 ; free virtual = 17987
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:264) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:267) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
WARNING: [XFORM 203-105] Cannot partition array 'Tm' (aes.c:315): unsupported array access (aes.c:337:21) (reinterpret, etc.).
WARNING: [XFORM 203-105] Cannot partition array 'Tm' (aes.c:315): unsupported array access (aes.c:337:21) (reinterpret, etc.).
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:434) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:434) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:434) in dimension 2 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'Tm' (aes.c:315) completely based on array size.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:337) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:447) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'Tm' (aes.c:315) completely based on array size.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:311)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6162 ; free virtual = 17968
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6143 ; free virtual = 17948
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.15 seconds; current allocated memory: 137.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 138.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 138.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 138.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 138.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 139.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 140.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 140.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 142.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 144.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 147.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6141 ; free virtual = 17930
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6141 ; free virtual = 17930
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6135 ; free virtual = 17930
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:337) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:447) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6135 ; free virtual = 17930
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:264) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:267) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:434) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:315) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:434) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:434) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:337) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:447) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:311)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6117 ; free virtual = 17911
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6096 ; free virtual = 17891
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.89 seconds; current allocated memory: 137.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 138.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 138.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 138.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 139.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 139.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 140.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 141.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 142.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 144.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 147.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6102 ; free virtual = 17904
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6102 ; free virtual = 17904
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6089 ; free virtual = 17903
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:337) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:447) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6088 ; free virtual = 17903
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:264) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:267) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:434) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:315) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:434) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:434) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:337) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:447) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:311)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6072 ; free virtual = 17886
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6051 ; free virtual = 17865
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.47 seconds; current allocated memory: 137.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 138.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 138.440 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 138.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 139.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 139.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 140.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 141.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 142.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 144.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 147.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6095 ; free virtual = 17885
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6095 ; free virtual = 17885
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6089 ; free virtual = 17884
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:326) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:436) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6089 ; free virtual = 17884
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:264) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:267) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:423) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:315) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:423) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:423) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:326) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:436) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:311)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6070 ; free virtual = 17866
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6050 ; free virtual = 17845
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.88 seconds; current allocated memory: 137.787 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 138.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 138.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 138.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 139.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 139.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 140.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 141.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 142.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 144.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 147.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6091 ; free virtual = 17882
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6091 ; free virtual = 17882
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6088 ; free virtual = 17882
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:326) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:436) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6088 ; free virtual = 17881
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:264) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:267) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:318) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:423) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:315) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:423) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:423) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:326) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:436) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:311)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6066 ; free virtual = 17861
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6046 ; free virtual = 17842
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.76 seconds; current allocated memory: 137.663 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 138.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 138.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 138.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 139.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 139.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 140.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 141.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 142.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 144.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 147.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6063 ; free virtual = 17878
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6063 ; free virtual = 17878
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6059 ; free virtual = 17871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:326) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:437) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6059 ; free virtual = 17871
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'SubBytes' (aes.c:258).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:311).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'AddRoundKey' (aes.c:238).
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:264) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:267) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:318) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:423) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:315) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:423) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:423) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:326) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:437) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:311)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6029 ; free virtual = 17847
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6020 ; free virtual = 17838
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.83 seconds; current allocated memory: 137.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 138.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 138.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 138.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 139.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 139.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Loop: Cipher_label33): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'extractvalue' operation ('state_3_3_ret7', aes.c:439) and 'call' operation ('call_ret4', aes.c:436) to 'SubBytes'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 140.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 141.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 142.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 145.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6348 ; free virtual = 18162
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6348 ; free virtual = 18162
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6392 ; free virtual = 18203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:326) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:437) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6392 ; free virtual = 18203
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'SubBytes' (aes.c:258).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:311).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'AddRoundKey' (aes.c:238).
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:264) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:267) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:318) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:423) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:315) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:423) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:423) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:326) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:437) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:311)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6365 ; free virtual = 18181
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6343 ; free virtual = 18159
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.8 seconds; current allocated memory: 137.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 138.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 138.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 138.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 139.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 139.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Loop: Cipher_label33): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'extractvalue' operation ('state_3_3_ret7', aes.c:439) and 'call' operation ('call_ret4', aes.c:436) to 'SubBytes'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 140.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 141.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 142.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 145.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6360 ; free virtual = 18178
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6360 ; free virtual = 18178
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6361 ; free virtual = 18178
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:326) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:437) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6360 ; free virtual = 18178
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'SubBytes' (aes.c:258).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:311).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'AddRoundKey' (aes.c:238).
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:264) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:267) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:318) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:423) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:315) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:423) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:423) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:326) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:437) automatically.
INFO: [XFORM 203-602] Inlining function 'SubBytes' into 'Cipher' (aes.c:436) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:311)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6332 ; free virtual = 18150
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6320 ; free virtual = 18138
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.91 seconds; current allocated memory: 127.983 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 128.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 128.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 129.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Loop: Cipher_label33): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'extractvalue' operation ('state_3_3_ret7', aes.c:439) and 'zext' operation ('zext_ln269_31', aes.c:269->aes.c:436).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('state[2][0]', aes.c:269->aes.c:436) on array 'sbox' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 130.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 131.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 132.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 135.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6138 ; free virtual = 17956
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6138 ; free virtual = 17956
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:429).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6127 ; free virtual = 17945
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:327) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6127 ; free virtual = 17945
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'SubBytes' (aes.c:259).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:312).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:435) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:319) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:424) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:316) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:424) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:424) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:327) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438) automatically.
INFO: [XFORM 203-602] Inlining function 'SubBytes' into 'Cipher' (aes.c:437) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:312)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6152 ; free virtual = 17970
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6146 ; free virtual = 17964
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.05 seconds; current allocated memory: 118.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 118.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 120.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 121.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 122.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6351 ; free virtual = 18175
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6351 ; free virtual = 18175
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:448).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:441).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6339 ; free virtual = 18164
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:328) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6338 ; free virtual = 18163
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'SubBytes' (aes.c:259).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:313).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:436) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:320) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:425) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:328) automatically.
INFO: [XFORM 203-602] Inlining function 'SubBytes' into 'Cipher' (aes.c:438) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:313)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6304 ; free virtual = 18134
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6300 ; free virtual = 18130
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.03 seconds; current allocated memory: 118.337 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 118.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 119.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 121.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 122.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6296 ; free virtual = 18119
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6296 ; free virtual = 18119
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:449).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:442).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:431).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:448).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:441).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6324 ; free virtual = 18160
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:329->aes.c:441) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6320 ; free virtual = 18159
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'SubBytes' (aes.c:259).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:437) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:321) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:426) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:426) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:426) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:329->aes.c:441) automatically.
INFO: [XFORM 203-602] Inlining function 'SubBytes' into 'Cipher' (aes.c:439) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:426)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6292 ; free virtual = 18135
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6291 ; free virtual = 18132
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.35 seconds; current allocated memory: 109.462 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 111.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 113.466 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.04 MHz
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6272 ; free virtual = 18093
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6329 ; free virtual = 18142
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6329 ; free virtual = 18142
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:449).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:442).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:431).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:439).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:448).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:441).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6319 ; free virtual = 18135
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:329->aes.c:441) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6318 ; free virtual = 18134
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:437) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:321) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:426) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:426) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:426) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:329->aes.c:441) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:426)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6298 ; free virtual = 18117
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6290 ; free virtual = 18109
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.12 seconds; current allocated memory: 109.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 111.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 113.397 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.04 MHz
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6271 ; free virtual = 18091
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6311 ; free virtual = 18124
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6311 ; free virtual = 18124
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:449).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:442).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:431).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:439).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:448).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:440).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6308 ; free virtual = 18125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:329) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6301 ; free virtual = 18118
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:313).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:437) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:321) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:426) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:426) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:426) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:329) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:313)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6277 ; free virtual = 18096
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6275 ; free virtual = 18094
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.97 seconds; current allocated memory: 118.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 118.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 119.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 121.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 122.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6256 ; free virtual = 18094
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6256 ; free virtual = 18094
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:449).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:442).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:431).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:439).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:448).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:440).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6250 ; free virtual = 18091
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:329) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6250 ; free virtual = 18090
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:313).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:437) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:321) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:426) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:426) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:426) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:329) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:313)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6219 ; free virtual = 18063
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6219 ; free virtual = 18063
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.94 seconds; current allocated memory: 118.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 118.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 119.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 121.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 122.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6235 ; free virtual = 18076
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6235 ; free virtual = 18076
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:451).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:444).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:433).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:449).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:441).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:450).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:442).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6228 ; free virtual = 18071
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6226 ; free virtual = 18070
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:313).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:439) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:323) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:428) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:313)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6199 ; free virtual = 18046
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6187 ; free virtual = 18034
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.19 seconds; current allocated memory: 118.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 118.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 119.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 121.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 122.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6208 ; free virtual = 18049
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6208 ; free virtual = 18049
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:451).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:444).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:433).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:449).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:441).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:450).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:442).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:443).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6201 ; free virtual = 18045
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:331->aes.c:443) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6200 ; free virtual = 18044
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:439) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:323) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:428) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:331->aes.c:443) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:428)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6179 ; free virtual = 18026
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6170 ; free virtual = 18018
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.19 seconds; current allocated memory: 109.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 111.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 113.440 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.04 MHz
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_rom' using block ROMs.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6203 ; free virtual = 18044
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6203 ; free virtual = 18044
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:452).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:434).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:450).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:442).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:451).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:443).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6194 ; free virtual = 18038
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6191 ; free virtual = 18038
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:313).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:440) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:323) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:428) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:313)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6170 ; free virtual = 18017
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6161 ; free virtual = 18008
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.97 seconds; current allocated memory: 118.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 118.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 119.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 121.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 122.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6202 ; free virtual = 18043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6202 ; free virtual = 18043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:452).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:434).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:450).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:442).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:451).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:443).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6195 ; free virtual = 18040
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6195 ; free virtual = 18039
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:313).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:440) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:323) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:428) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:313)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6163 ; free virtual = 18010
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6165 ; free virtual = 18012
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.14 seconds; current allocated memory: 118.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 118.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 119.925 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 121.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 122.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6193 ; free virtual = 18054
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6193 ; free virtual = 18054
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:452).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:434).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:450).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:442).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:451).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:443).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6162 ; free virtual = 18033
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6167 ; free virtual = 18033
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:313).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:440) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:323) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:428) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:313)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6150 ; free virtual = 18013
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6140 ; free virtual = 18014
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.07 seconds; current allocated memory: 118.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 118.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 119.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 121.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 122.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6202 ; free virtual = 18044
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6202 ; free virtual = 18044
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:452).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:434).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:450).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:442).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:451).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:443).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6183 ; free virtual = 18028
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6181 ; free virtual = 18028
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:313).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:440) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:323) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:428) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:313)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6159 ; free virtual = 18007
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6157 ; free virtual = 18005
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
WARNING: [SYN 201-223] Checking resource limit in 'Cipher': cannot find any operation of 'MUX'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.48 seconds; current allocated memory: 118.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 118.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 119.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 121.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 122.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6133 ; free virtual = 18031
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6133 ; free virtual = 18031
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:452).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:433).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:450).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:442).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:451).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:443).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6129 ; free virtual = 18031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6131 ; free virtual = 18030
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:313).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Cipher' (aes.c:428).
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:323) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label33' (aes.c:440) in function 'Cipher' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:428) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:313)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6105 ; free virtual = 18007
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6100 ; free virtual = 18003
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.37 seconds; current allocated memory: 125.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 125.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Cipher'.
WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Function: Cipher): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'state_0_0' (aes.c:252->aes.c:452) and wire read on port 'state_0_0' (aes.c:252->aes.c:433).
WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Function: Cipher): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'state_0_0' (aes.c:252->aes.c:452) and wire read on port 'state_0_0' (aes.c:252->aes.c:433).
WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Function: Cipher): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'state_0_0' (aes.c:252->aes.c:452) and wire read on port 'state_0_0' (aes.c:252->aes.c:433).
WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Function: Cipher): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'state_0_0' (aes.c:252->aes.c:452) and wire read on port 'state_0_0' (aes.c:252->aes.c:433).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_load_7', aes.c:270->aes.c:442) on array 'sbox' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 42, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.97 seconds; current allocated memory: 129.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.97 seconds; current allocated memory: 133.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 1.68 seconds; current allocated memory: 135.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6126 ; free virtual = 18023
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6126 ; free virtual = 18023
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:450).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:443).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:433).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:448).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:449).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:441).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6119 ; free virtual = 18021
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6119 ; free virtual = 18021
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:313).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:438) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:323) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:428) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:313)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6099 ; free virtual = 18002
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6097 ; free virtual = 18001
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.99 seconds; current allocated memory: 118.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 118.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 119.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 121.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 122.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5201 ; free virtual = 17178
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5201 ; free virtual = 17178
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5221 ; free virtual = 17200
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:315) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:425) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5221 ; free virtual = 17200
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:412) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:412) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:412) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:315) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:425) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:307)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5202 ; free virtual = 17182
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5176 ; free virtual = 17156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.26 seconds; current allocated memory: 138.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 139.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 139.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 140.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 140.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 141.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 141.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 142.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 144.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Cipher_mux_165_8_1_1' to 'Cipher_mux_165_8_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_165_8_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 147.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 151.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5027 ; free virtual = 17050
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5027 ; free virtual = 17050
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:450).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:443).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:433).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:448).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:449).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:441).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5022 ; free virtual = 17050
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5022 ; free virtual = 17050
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:313).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:438) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:323) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:428) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:313)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5002 ; free virtual = 17031
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5000 ; free virtual = 17029
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.78 seconds; current allocated memory: 118.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 118.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 119.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 121.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 122.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4987 ; free virtual = 17020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4987 ; free virtual = 17020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4978 ; free virtual = 17019
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:429) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4978 ; free virtual = 17019
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:264) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:267) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:246) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:249) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:416) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:416) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:416) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (aes.c:429) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:311)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4965 ; free virtual = 17000
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4944 ; free virtual = 16980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.37 seconds; current allocated memory: 137.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 138.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 138.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 138.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 139.081 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 139.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 140.261 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 141.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 142.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 144.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 147.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4965 ; free virtual = 17018
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4965 ; free virtual = 17018
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:450).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:443).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:433).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:448).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:449).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:441).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4961 ; free virtual = 17017
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4962 ; free virtual = 17016
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:313).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:438) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:323) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:428) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:313)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4942 ; free virtual = 16997
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4940 ; free virtual = 16996
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.03 seconds; current allocated memory: 118.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 118.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 119.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 121.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 122.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5121 ; free virtual = 17135
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5121 ; free virtual = 17135
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:450).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:443).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:433).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:448).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:449).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:441).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5123 ; free virtual = 17139
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5121 ; free virtual = 17137
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:313).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:438) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:323) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:428) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:428) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:313)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5101 ; free virtual = 17117
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5099 ; free virtual = 17116
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.77 seconds; current allocated memory: 118.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 118.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 119.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 121.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 122.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5350 ; free virtual = 17344
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5350 ; free virtual = 17344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:476).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:468).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:459).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5348 ; free virtual = 17344
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:466) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5348 ; free virtual = 17344
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:454) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:454) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:454) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvMixColumns' (aes.c:376) automatically.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:466) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:365)...72 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5329 ; free virtual = 17325
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5312 ; free virtual = 17309
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.34 seconds; current allocated memory: 129.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 130.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 130.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 131.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 132.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 133.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 135.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 139.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5306 ; free virtual = 17314
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5306 ; free virtual = 17314
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:476).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:468).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:459).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5303 ; free virtual = 17313
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Multiply' (aes.c:346) automatically.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:466) automatically.
INFO: [XFORM 203-602] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:469) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5303 ; free virtual = 17313
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:454) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:454) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:454) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Multiply' (aes.c:346) automatically.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:466) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Multiply' (aes.c:343)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:365)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5283 ; free virtual = 17293
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5263 ; free virtual = 17274
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.35 seconds; current allocated memory: 138.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 139.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 139.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 139.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 139.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 140.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 141.661 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 143.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 145.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 147.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 149.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5334 ; free virtual = 17342
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5334 ; free virtual = 17342
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:476).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:468).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:459).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5331 ; free virtual = 17342
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:466) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5331 ; free virtual = 17341
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:454) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:454) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:454) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvMixColumns' (aes.c:376) automatically.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:466) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:365)...72 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5307 ; free virtual = 17321
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5295 ; free virtual = 17309
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.32 seconds; current allocated memory: 129.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 130.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 130.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 131.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 132.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 133.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 135.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 139.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5423 ; free virtual = 17461
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5423 ; free virtual = 17461
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:476).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:468).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:459).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5418 ; free virtual = 17459
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:466) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5418 ; free virtual = 17459
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:454) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:454) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:454) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvMixColumns' (aes.c:376) automatically.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:466) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:365)...72 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5395 ; free virtual = 17439
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5383 ; free virtual = 17427
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.23 seconds; current allocated memory: 129.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 130.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 130.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 131.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 132.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 133.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 135.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 139.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5535 ; free virtual = 17581
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5535 ; free virtual = 17581
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:476).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:468).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:459).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5530 ; free virtual = 17579
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Multiply' (aes.c:346) automatically.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:466) automatically.
INFO: [XFORM 203-602] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:469) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5530 ; free virtual = 17579
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:454) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:454) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:454) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Multiply' (aes.c:346) automatically.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:466) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Multiply' (aes.c:343)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:365)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5507 ; free virtual = 17559
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5487 ; free virtual = 17539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.31 seconds; current allocated memory: 138.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 139.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 139.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 139.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 139.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 140.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 141.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 143.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 145.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 147.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 149.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5497 ; free virtual = 17547
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5497 ; free virtual = 17547
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:478).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:470).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:461).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5493 ; free virtual = 17545
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:468) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5492 ; free virtual = 17545
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:456) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:456) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:456) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvMixColumns' (aes.c:378) automatically.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:468) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:365)...72 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5469 ; free virtual = 17524
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5458 ; free virtual = 17513
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.38 seconds; current allocated memory: 129.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 130.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 130.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 131.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 132.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 133.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 135.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 139.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5485 ; free virtual = 17535
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5485 ; free virtual = 17535
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:479).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:471).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:462).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5479 ; free virtual = 17535
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:469) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5479 ; free virtual = 17534
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:457) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:457) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:457) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvMixColumns' (aes.c:379) automatically.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:469) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:365)...72 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5458 ; free virtual = 17514
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5446 ; free virtual = 17502
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.48 seconds; current allocated memory: 129.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 130.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 130.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 131.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 132.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 133.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 135.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 139.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5473 ; free virtual = 17524
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5473 ; free virtual = 17524
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:479).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:471).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:462).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5467 ; free virtual = 17523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:469) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5467 ; free virtual = 17523
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:371) in function 'InvMixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:457) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:457) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:457) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:469) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:365)...152 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5445 ; free virtual = 17501
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5426 ; free virtual = 17482
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.36 seconds; current allocated memory: 139.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 139.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 140.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 140.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.639ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'InvMixColumns' consists of the following:
	wire read on port 'state_3_3_read' (aes.c:365) [17]  (0 ns)
	'call' operation ('tmp_23', aes.c:379) to 'xtime' [192]  (3.11 ns)
	'call' operation ('tmp_24', aes.c:379) to 'xtime' [193]  (3.11 ns)
	'call' operation ('tmp_27_3', aes.c:379) to 'xtime' [194]  (3.11 ns)
	'xor' operation ('xor_ln379_36', aes.c:379) [201]  (0 ns)
	'xor' operation ('xor_ln379_37', aes.c:379) [202]  (0 ns)
	'xor' operation ('xor_ln379_38', aes.c:379) [203]  (0.66 ns)
	'xor' operation ('state[3][0]', aes.c:379) [204]  (0.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 140.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 141.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 142.612 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 143.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 145.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xtime'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 148.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 150.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5446 ; free virtual = 17520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5446 ; free virtual = 17520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:479).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:471).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:462).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5441 ; free virtual = 17518
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:469) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5441 ; free virtual = 17518
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:371) in function 'InvMixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:457) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:457) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:457) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:469) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:365)...152 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5418 ; free virtual = 17497
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5417 ; free virtual = 17478
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.62 seconds; current allocated memory: 139.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 139.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 140.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 140.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.639ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'InvMixColumns' consists of the following:
	wire read on port 'state_3_3_read' (aes.c:365) [17]  (0 ns)
	'call' operation ('tmp_23', aes.c:379) to 'xtime' [192]  (3.11 ns)
	'call' operation ('tmp_24', aes.c:379) to 'xtime' [193]  (3.11 ns)
	'call' operation ('tmp_27_3', aes.c:379) to 'xtime' [194]  (3.11 ns)
	'xor' operation ('xor_ln379_36', aes.c:379) [201]  (0 ns)
	'xor' operation ('xor_ln379_37', aes.c:379) [202]  (0 ns)
	'xor' operation ('xor_ln379_38', aes.c:379) [203]  (0.66 ns)
	'xor' operation ('state[3][0]', aes.c:379) [204]  (0.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 140.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 141.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 142.618 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 143.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 145.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xtime'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 148.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 150.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5456 ; free virtual = 17508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5456 ; free virtual = 17508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:479).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:471).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:462).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5453 ; free virtual = 17506
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:469) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5452 ; free virtual = 17506
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:371) in function 'InvMixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:457) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:457) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:457) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:469) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:365)...152 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5428 ; free virtual = 17485
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5409 ; free virtual = 17466
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.42 seconds; current allocated memory: 139.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 139.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 140.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 140.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.639ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'InvMixColumns' consists of the following:
	wire read on port 'state_3_3_read' (aes.c:365) [17]  (0 ns)
	'call' operation ('tmp_23', aes.c:379) to 'xtime' [192]  (3.11 ns)
	'call' operation ('tmp_24', aes.c:379) to 'xtime' [193]  (3.11 ns)
	'call' operation ('tmp_27_3', aes.c:379) to 'xtime' [194]  (3.11 ns)
	'xor' operation ('xor_ln379_36', aes.c:379) [201]  (0 ns)
	'xor' operation ('xor_ln379_37', aes.c:379) [202]  (0 ns)
	'xor' operation ('xor_ln379_38', aes.c:379) [203]  (0.66 ns)
	'xor' operation ('state[3][0]', aes.c:379) [204]  (0.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 140.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 141.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 142.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 143.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 145.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xtime'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 148.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 150.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4738 ; free virtual = 17424
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4738 ; free virtual = 17424
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:480).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:472).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:463).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4734 ; free virtual = 17423
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:470) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4734 ; free virtual = 17422
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:372) in function 'InvMixColumns' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:458) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:458) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:458) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvMixColumns' (aes.c:380) automatically.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:470) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:365)...144 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4710 ; free virtual = 17402
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4699 ; free virtual = 17390
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.44 seconds; current allocated memory: 129.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 130.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 131.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 132.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 133.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 134.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 136.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 140.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4684 ; free virtual = 17371
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4684 ; free virtual = 17371
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:481).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:473).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:464).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4681 ; free virtual = 17370
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:471) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4680 ; free virtual = 17370
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:372) in function 'InvMixColumns' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:459) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:459) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:459) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvMixColumns' (aes.c:381) automatically.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:471) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:365)...144 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4657 ; free virtual = 17349
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4645 ; free virtual = 17338
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.47 seconds; current allocated memory: 130.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 130.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 131.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 132.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 133.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 134.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 136.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 140.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4680 ; free virtual = 17367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4680 ; free virtual = 17367
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:481).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:473).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:464).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4676 ; free virtual = 17366
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:471) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4676 ; free virtual = 17366
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:372) in function 'InvMixColumns' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:459) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:459) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:459) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvMixColumns' (aes.c:381) automatically.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:471) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:365)...144 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4653 ; free virtual = 17345
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4641 ; free virtual = 17334
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.42 seconds; current allocated memory: 129.998 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 130.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 131.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 132.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 133.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 134.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 136.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 140.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4166 ; free virtual = 17187
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4166 ; free virtual = 17187
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:482).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:474).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:465).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4162 ; free virtual = 17186
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:472) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4162 ; free virtual = 17186
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:373) in function 'InvMixColumns' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:460) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:460) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:460) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvMixColumns' (aes.c:382) automatically.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:472) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:365)...144 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4138 ; free virtual = 17165
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4126 ; free virtual = 17154
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.43 seconds; current allocated memory: 129.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 130.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 131.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 132.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 133.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 134.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 136.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 140.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4158 ; free virtual = 17180
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4158 ; free virtual = 17180
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:482).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:474).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:465).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4154 ; free virtual = 17179
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:472) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4154 ; free virtual = 17179
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:373) in function 'InvMixColumns' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:460) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:460) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:460) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvMixColumns' (aes.c:382) automatically.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:472) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:365)...144 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4130 ; free virtual = 17158
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4119 ; free virtual = 17147
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.45 seconds; current allocated memory: 129.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 130.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 131.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 132.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 133.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 134.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 136.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 140.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4150 ; free virtual = 17173
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4150 ; free virtual = 17173
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:482).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:474).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:465).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4145 ; free virtual = 17172
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:472) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4144 ; free virtual = 17172
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:373) in function 'InvMixColumns' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:460) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:460) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:460) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvMixColumns' (aes.c:382) automatically.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:472) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:365)...144 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4123 ; free virtual = 17151
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4112 ; free virtual = 17140
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.34 seconds; current allocated memory: 129.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 130.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 131.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 132.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 133.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 134.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 136.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 140.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4098 ; free virtual = 17130
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4098 ; free virtual = 17130
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:482).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:474).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:465).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4083 ; free virtual = 17129
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:472) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4081 ; free virtual = 17129
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:373) in function 'InvMixColumns' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:460) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:460) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:460) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvMixColumns' (aes.c:382) automatically.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:472) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:365)...144 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4059 ; free virtual = 17110
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4043 ; free virtual = 17094
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.88 seconds; current allocated memory: 129.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 130.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 131.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 132.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 133.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 134.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 136.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 140.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4106 ; free virtual = 17128
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4106 ; free virtual = 17128
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:486).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:478).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:469).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4102 ; free virtual = 17127
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:476) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4102 ; free virtual = 17127
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:377) in function 'InvMixColumns' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:464) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (aes.c:370) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (aes.c:370) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c' (aes.c:370) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd' (aes.c:370) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:464) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:464) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:476) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvMixColumns' (aes.c:386) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:365)...152 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4080 ; free virtual = 17108
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4064 ; free virtual = 17092
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.58 seconds; current allocated memory: 130.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 130.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 131.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 132.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 133.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 134.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 136.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 140.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4105 ; free virtual = 17127
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4104 ; free virtual = 17127
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:486).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:478).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:469).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4099 ; free virtual = 17124
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:476) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4098 ; free virtual = 17124
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:377) in function 'InvMixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:464) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (aes.c:370) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (aes.c:370) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c' (aes.c:370) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd' (aes.c:370) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:464) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:464) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:476) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:365)...160 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4076 ; free virtual = 17105
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4052 ; free virtual = 17080
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.51 seconds; current allocated memory: 139.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 140.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 140.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 140.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.639ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'InvMixColumns' consists of the following:
	wire read on port 'state_3_3_read' (aes.c:365) [17]  (0 ns)
	'call' operation ('tmp_23', aes.c:386) to 'xtime' [195]  (3.11 ns)
	'call' operation ('tmp_24', aes.c:386) to 'xtime' [196]  (3.11 ns)
	'call' operation ('tmp_27_3', aes.c:386) to 'xtime' [197]  (3.11 ns)
	'xor' operation ('xor_ln386_36', aes.c:386) [204]  (0 ns)
	'xor' operation ('xor_ln386_37', aes.c:386) [205]  (0 ns)
	'xor' operation ('xor_ln386_38', aes.c:386) [206]  (0.66 ns)
	'xor' operation ('state[3][0]', aes.c:386) [207]  (0.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 140.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 141.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 142.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 143.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 145.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xtime'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 148.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4089 ; free virtual = 17125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4089 ; free virtual = 17125
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:486).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:478).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:469).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4063 ; free virtual = 17124
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:476) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4063 ; free virtual = 17124
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:464) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'a' (aes.c:370) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b' (aes.c:370) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c' (aes.c:370) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd' (aes.c:370) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:464) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:464) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:476) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:365)...76 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4049 ; free virtual = 17105
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4025 ; free virtual = 17081
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.96 seconds; current allocated memory: 139.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 140.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xtime'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 140.467 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 140.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 141.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 142.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 143.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 144.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 146.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xtime'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 148.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 151.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4089 ; free virtual = 17115
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4089 ; free virtual = 17115
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:482).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:474).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:465).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4091 ; free virtual = 17114
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:472) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4090 ; free virtual = 17114
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:373) in function 'InvMixColumns' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:460) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:460) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:460) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvMixColumns' (aes.c:382) automatically.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:472) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:365)...144 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4064 ; free virtual = 17093
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4053 ; free virtual = 17082
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.12 seconds; current allocated memory: 129.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 130.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 131.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 132.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 133.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 134.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 136.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 140.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4082 ; free virtual = 17106
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4082 ; free virtual = 17106
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:482).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:474).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:465).
INFO: [XFORM 203-603] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:475).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4081 ; free virtual = 17104
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:472) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4081 ; free virtual = 17104
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (aes.c:373) in function 'InvCipher' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:460) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:460) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:460) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:472) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvCipher' (aes.c:382->aes.c:475) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvCipher' (aes.c:460)...144 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4058 ; free virtual = 17085
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4050 ; free virtual = 17077
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.38 seconds; current allocated memory: 121.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 121.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 123.241 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 125.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 127.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_13' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4034 ; free virtual = 17064
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4034 ; free virtual = 17064
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:485).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:477).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:468).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:484).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:476).
INFO: [XFORM 203-603] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:478).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4029 ; free virtual = 17063
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:475) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4029 ; free virtual = 17063
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (aes.c:396) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (aes.c:399) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3' (aes.c:373) in function 'InvCipher' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (aes.c:396) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (aes.c:399) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:463) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:463) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:463) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:475) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvCipher' (aes.c:382->aes.c:478) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvCipher' (aes.c:463)...144 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4007 ; free virtual = 17043
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4006 ; free virtual = 17043
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.49 seconds; current allocated memory: 110.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 112.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'InvCipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvCipher'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 115.485 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 156.48 MHz
INFO: [RTMG 210-279] Implementing memory 'InvCipher_rsbox_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3985 ; free virtual = 17024
INFO: [VHDL 208-304]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4026 ; free virtual = 17057
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4026 ; free virtual = 17057
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:485).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:477).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:468).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:484).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:476).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4022 ; free virtual = 17056
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:475) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4022 ; free virtual = 17056
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:373) in function 'InvMixColumns' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (aes.c:396) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (aes.c:399) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (aes.c:396) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (aes.c:399) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:463) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:463) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:463) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvMixColumns' (aes.c:382) automatically.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:475) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (aes.c:365)...144 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4000 ; free virtual = 17037
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3997 ; free virtual = 17034
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.27 seconds; current allocated memory: 119.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 120.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 121.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 123.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 125.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_11' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4003 ; free virtual = 17044
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4003 ; free virtual = 17044
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:373) in function 'InvMixColumns': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:485).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:477).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:468).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:484).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:476).
INFO: [XFORM 203-603] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:478).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3981 ; free virtual = 17043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:475) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3980 ; free virtual = 17043
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3' (aes.c:373) in function 'InvCipher': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (aes.c:396) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (aes.c:399) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (aes.c:373) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (aes.c:396) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (aes.c:399) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:463) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:463) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:463) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:475) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvCipher' (aes.c:463)...152 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3964 ; free virtual = 17023
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3963 ; free virtual = 17023
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.28 seconds; current allocated memory: 118.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 118.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.639ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'InvCipher' consists of the following:
	'call' operation ('tmp', aes.c:382->aes.c:478) to 'xtime' [252]  (3.11 ns)
	'call' operation ('tmp_2', aes.c:382->aes.c:478) to 'xtime' [253]  (3.11 ns)
	'call' operation ('tmp_5', aes.c:382->aes.c:478) to 'xtime' [254]  (3.11 ns)
	'xor' operation ('xor_ln382_5', aes.c:382->aes.c:478) [269]  (0 ns)
	'xor' operation ('xor_ln382_8', aes.c:382->aes.c:478) [272]  (0.66 ns)
	'xor' operation ('xor_ln382_9', aes.c:382->aes.c:478) [273]  (0.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 119.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 121.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xtime'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 122.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3983 ; free virtual = 17016
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3983 ; free virtual = 17016
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:485).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:477).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:468).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:484).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:476).
INFO: [XFORM 203-603] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:478).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3983 ; free virtual = 17014
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:475) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3983 ; free virtual = 17014
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (aes.c:472) in function 'InvCipher' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-2.3' (aes.c:373) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (aes.c:396) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (aes.c:399) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (aes.c:373) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (aes.c:396) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (aes.c:399) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:463) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:463) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:463) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:475) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvCipher' (aes.c:463)...152 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3958 ; free virtual = 16995
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3948 ; free virtual = 16993
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xtime'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.91 seconds; current allocated memory: 118.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 118.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'InvCipher' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('rsbox_load_30', aes.c:402->aes.c:476) on array 'rsbox' and 'load' operation ('rsbox_load_23', aes.c:402->aes.c:476) on array 'rsbox'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('rsbox_load_20', aes.c:402->aes.c:476) on array 'rsbox' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'rsbox'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 119.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 121.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xtime'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 122.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: aes.c:472:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file aes.c
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3963 ; free virtual = 16991
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3963 ; free virtual = 16991
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:485).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:477).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:468).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:484).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:476).
INFO: [XFORM 203-603] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:478).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3964 ; free virtual = 16990
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3964 ; free virtual = 16990
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (aes.c:396) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (aes.c:399) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3' (aes.c:373) in function 'InvCipher' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (aes.c:396) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (aes.c:399) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:463) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:463) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:463) in dimension 2 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'InvCipher', detected/extracted 1 process function(s): 
	 'Block_codeRepl653_proc'.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'Block_codeRepl653_proc' (aes.c:475) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Block_codeRepl653_proc' (aes.c:382->aes.c:478) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Block_codeRepl653_proc' (aes.c:252:21)...144 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3941 ; free virtual = 16972
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl653_proc' to 'Block_codeRepl653_pr' (aes.c:252:21)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3942 ; free virtual = 16969
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl653_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.39 seconds; current allocated memory: 120.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 122.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 123.021 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 123.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl653_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_codeRepl653_pr_rsbox' to 'Block_codeRepl653bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl653_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 125.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: aes.c:478:15
WARNING: [HLS 214-107] Since the loop counter does not start from 0, the compiler may not successfully process the dataflow loop: aes.c:471:7
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file aes.c
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3962 ; free virtual = 16991
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3962 ; free virtual = 16991
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:486).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:478).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:467).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:485).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:477).
INFO: [XFORM 203-603] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:479).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3964 ; free virtual = 16990
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3964 ; free virtual = 16990
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (aes.c:396) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (aes.c:399) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3' (aes.c:373) in function 'InvCipher' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (aes.c:396) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (aes.c:399) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:463) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:463) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:463) in dimension 2 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_0' (aes.c:373)  to a process function for dataflow in function 'InvCipher'.
INFO: [XFORM 203-721] Extract dataflow region from loop  (aes.c:471)  of function 'InvCipher'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop at aes.c:471 in function 'InvCipher': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Store statement on variable  'state[0][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'state[0][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'state[0][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'state[0][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'state[1][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'state[1][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'state[1][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'state[1][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'state[2][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'state[2][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'state[2][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'state[2][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'state[3][0]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'state[3][1]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'state[3][2]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'state[3][3]'  in a dataflow region ( 'dataflow_in_loop') is synthesized to a separate process, please move it inside another function for better QoR.
WARNING: [XFORM 203-713] Reading dataflow channel 'state[0][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'state[0][1]' has read and write operations in process function 'InvShiftRows'.
ERROR: [XFORM 203-711] Argument 'state[0][1]'  failed dataflow checking: Cannot read as well as write over function parameter.
WARNING: [XFORM 203-713] Argument 'state[0][1]' has read and write operations in process function 'InvShiftRows'.
WARNING: [XFORM 203-713] Argument 'state[0][1]' has read and write operations in process function 'Block_entry_proc_proc29'.
WARNING: [XFORM 203-713] Argument 'state[0][1]' has read and write operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'state[0][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'state[0][2]' has read and write operations in process function 'InvShiftRows'.
ERROR: [XFORM 203-711] Argument 'state[0][2]'  failed dataflow checking: Cannot read as well as write over function parameter.
WARNING: [XFORM 203-713] Argument 'state[0][2]' has read and write operations in process function 'InvShiftRows'.
WARNING: [XFORM 203-713] Argument 'state[0][2]' has read and write operations in process function 'Block_entry_proc_proc30'.
WARNING: [XFORM 203-713] Argument 'state[0][2]' has read and write operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'state[0][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'state[0][3]' has read and write operations in process function 'InvShiftRows'.
ERROR: [XFORM 203-711] Argument 'state[0][3]'  failed dataflow checking: Cannot read as well as write over function parameter.
WARNING: [XFORM 203-713] Argument 'state[0][3]' has read and write operations in process function 'InvShiftRows'.
WARNING: [XFORM 203-713] Argument 'state[0][3]' has read and write operations in process function 'Block_entry_proc_proc31'.
WARNING: [XFORM 203-713] Argument 'state[0][3]' has read and write operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'state[1][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'state[1][1]' has read and write operations in process function 'InvShiftRows'.
ERROR: [XFORM 203-711] Argument 'state[1][1]'  failed dataflow checking: Cannot read as well as write over function parameter.
WARNING: [XFORM 203-713] Argument 'state[1][1]' has read and write operations in process function 'InvShiftRows'.
WARNING: [XFORM 203-713] Argument 'state[1][1]' has read and write operations in process function 'Block_entry_proc_proc33'.
WARNING: [XFORM 203-713] Argument 'state[1][1]' has read and write operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'state[1][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'state[1][2]' has read and write operations in process function 'InvShiftRows'.
ERROR: [XFORM 203-711] Argument 'state[1][2]'  failed dataflow checking: Cannot read as well as write over function parameter.
WARNING: [XFORM 203-713] Argument 'state[1][2]' has read and write operations in process function 'InvShiftRows'.
WARNING: [XFORM 203-713] Argument 'state[1][2]' has read and write operations in process function 'Block_entry_proc_proc34'.
WARNING: [XFORM 203-713] Argument 'state[1][2]' has read and write operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'state[1][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'state[1][3]' has read and write operations in process function 'InvShiftRows'.
ERROR: [XFORM 203-711] Argument 'state[1][3]'  failed dataflow checking: Cannot read as well as write over function parameter.
WARNING: [XFORM 203-713] Argument 'state[1][3]' has read and write operations in process function 'InvShiftRows'.
WARNING: [XFORM 203-713] Argument 'state[1][3]' has read and write operations in process function 'Block_entry_proc_proc35'.
WARNING: [XFORM 203-713] Argument 'state[1][3]' has read and write operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'state[2][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'state[2][1]' has read and write operations in process function 'InvShiftRows'.
ERROR: [XFORM 203-711] Argument 'state[2][1]'  failed dataflow checking: Cannot read as well as write over function parameter.
WARNING: [XFORM 203-713] Argument 'state[2][1]' has read and write operations in process function 'InvShiftRows'.
WARNING: [XFORM 203-713] Argument 'state[2][1]' has read and write operations in process function 'Block_entry_proc_proc37'.
WARNING: [XFORM 203-713] Argument 'state[2][1]' has read and write operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'state[2][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'state[2][2]' has read and write operations in process function 'InvShiftRows'.
ERROR: [XFORM 203-711] Argument 'state[2][2]'  failed dataflow checking: Cannot read as well as write over function parameter.
WARNING: [XFORM 203-713] Argument 'state[2][2]' has read and write operations in process function 'InvShiftRows'.
WARNING: [XFORM 203-713] Argument 'state[2][2]' has read and write operations in process function 'Block_entry_proc_proc38'.
WARNING: [XFORM 203-713] Argument 'state[2][2]' has read and write operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'state[2][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'state[2][3]' has read and write operations in process function 'InvShiftRows'.
ERROR: [XFORM 203-711] Argument 'state[2][3]'  failed dataflow checking: Cannot read as well as write over function parameter.
WARNING: [XFORM 203-713] Argument 'state[2][3]' has read and write operations in process function 'InvShiftRows'.
WARNING: [XFORM 203-713] Argument 'state[2][3]' has read and write operations in process function 'Block_entry_proc_proc39'.
WARNING: [XFORM 203-713] Argument 'state[2][3]' has read and write operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'state[3][1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'state[3][1]' has read and write operations in process function 'InvShiftRows'.
ERROR: [XFORM 203-711] Argument 'state[3][1]'  failed dataflow checking: Cannot read as well as write over function parameter.
WARNING: [XFORM 203-713] Argument 'state[3][1]' has read and write operations in process function 'InvShiftRows'.
WARNING: [XFORM 203-713] Argument 'state[3][1]' has read and write operations in process function 'Block_entry_proc_proc41'.
WARNING: [XFORM 203-713] Argument 'state[3][1]' has read and write operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'state[3][2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'state[3][2]' has read and write operations in process function 'InvShiftRows'.
ERROR: [XFORM 203-711] Argument 'state[3][2]'  failed dataflow checking: Cannot read as well as write over function parameter.
WARNING: [XFORM 203-713] Argument 'state[3][2]' has read and write operations in process function 'InvShiftRows'.
WARNING: [XFORM 203-713] Argument 'state[3][2]' has read and write operations in process function 'Block_entry_proc_proc42'.
WARNING: [XFORM 203-713] Argument 'state[3][2]' has read and write operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'state[3][3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'state[3][3]' has read and write operations in process function 'InvShiftRows'.
ERROR: [XFORM 203-711] Argument 'state[3][3]'  failed dataflow checking: Cannot read as well as write over function parameter.
WARNING: [XFORM 203-713] Argument 'state[3][3]' has read and write operations in process function 'InvShiftRows'.
WARNING: [XFORM 203-713] Argument 'state[3][3]' has read and write operations in process function 'Block_entry_proc_proc43'.
WARNING: [XFORM 203-713] Argument 'state[3][3]' has read and write operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'state[0][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'state[0][0]' has read and write operations in process function 'Block_entry_proc_proc'.
ERROR: [XFORM 203-711] Argument 'state[0][0]'  failed dataflow checking: Cannot read as well as write over function parameter.
WARNING: [XFORM 203-713] Argument 'state[0][0]' has read and write operations in process function 'Block_entry_proc_proc'.
WARNING: [XFORM 203-713] Argument 'state[0][0]' has read and write operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'RoundKey[0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'RoundKey[0]' has read operations in process function 'Block_entry_proc_proc'.
ERROR: [XFORM 203-711] Array 'RoundKey[0]'  failed dataflow checking: it cannot be read by more than 1 process.
WARNING: [XFORM 203-713] Argument 'RoundKey[0]' has read operations in process function 'Block_entry_proc_proc'.
WARNING: [XFORM 203-713] Argument 'RoundKey[0]' has read operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'RoundKey[1]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'RoundKey[1]' has read operations in process function 'Block_entry_proc_proc29'.
ERROR: [XFORM 203-711] Array 'RoundKey[1]'  failed dataflow checking: it cannot be read by more than 1 process.
WARNING: [XFORM 203-713] Argument 'RoundKey[1]' has read operations in process function 'Block_entry_proc_proc29'.
WARNING: [XFORM 203-713] Argument 'RoundKey[1]' has read operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'RoundKey[2]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'RoundKey[2]' has read operations in process function 'Block_entry_proc_proc30'.
ERROR: [XFORM 203-711] Array 'RoundKey[2]'  failed dataflow checking: it cannot be read by more than 1 process.
WARNING: [XFORM 203-713] Argument 'RoundKey[2]' has read operations in process function 'Block_entry_proc_proc30'.
WARNING: [XFORM 203-713] Argument 'RoundKey[2]' has read operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'RoundKey[3]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'RoundKey[3]' has read operations in process function 'Block_entry_proc_proc31'.
ERROR: [XFORM 203-711] Array 'RoundKey[3]'  failed dataflow checking: it cannot be read by more than 1 process.
WARNING: [XFORM 203-713] Argument 'RoundKey[3]' has read operations in process function 'Block_entry_proc_proc31'.
WARNING: [XFORM 203-713] Argument 'RoundKey[3]' has read operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'state[1][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'state[1][0]' has read and write operations in process function 'Block_entry_proc_proc32'.
ERROR: [XFORM 203-711] Argument 'state[1][0]'  failed dataflow checking: Cannot read as well as write over function parameter.
WARNING: [XFORM 203-713] Argument 'state[1][0]' has read and write operations in process function 'Block_entry_proc_proc32'.
WARNING: [XFORM 203-713] Argument 'state[1][0]' has read and write operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'RoundKey[4]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'RoundKey[4]' has read operations in process function 'Block_entry_proc_proc32'.
ERROR: [XFORM 203-711] Array 'RoundKey[4]'  failed dataflow checking: it cannot be read by more than 1 process.
WARNING: [XFORM 203-713] Argument 'RoundKey[4]' has read operations in process function 'Block_entry_proc_proc32'.
WARNING: [XFORM 203-713] Argument 'RoundKey[4]' has read operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'RoundKey[5]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'RoundKey[5]' has read operations in process function 'Block_entry_proc_proc33'.
ERROR: [XFORM 203-711] Array 'RoundKey[5]'  failed dataflow checking: it cannot be read by more than 1 process.
WARNING: [XFORM 203-713] Argument 'RoundKey[5]' has read operations in process function 'Block_entry_proc_proc33'.
WARNING: [XFORM 203-713] Argument 'RoundKey[5]' has read operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'RoundKey[6]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'RoundKey[6]' has read operations in process function 'Block_entry_proc_proc34'.
ERROR: [XFORM 203-711] Array 'RoundKey[6]'  failed dataflow checking: it cannot be read by more than 1 process.
WARNING: [XFORM 203-713] Argument 'RoundKey[6]' has read operations in process function 'Block_entry_proc_proc34'.
WARNING: [XFORM 203-713] Argument 'RoundKey[6]' has read operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'RoundKey[7]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'RoundKey[7]' has read operations in process function 'Block_entry_proc_proc35'.
ERROR: [XFORM 203-711] Array 'RoundKey[7]'  failed dataflow checking: it cannot be read by more than 1 process.
WARNING: [XFORM 203-713] Argument 'RoundKey[7]' has read operations in process function 'Block_entry_proc_proc35'.
WARNING: [XFORM 203-713] Argument 'RoundKey[7]' has read operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'state[2][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'state[2][0]' has read and write operations in process function 'Block_entry_proc_proc36'.
ERROR: [XFORM 203-711] Argument 'state[2][0]'  failed dataflow checking: Cannot read as well as write over function parameter.
WARNING: [XFORM 203-713] Argument 'state[2][0]' has read and write operations in process function 'Block_entry_proc_proc36'.
WARNING: [XFORM 203-713] Argument 'state[2][0]' has read and write operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'RoundKey[8]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'RoundKey[8]' has read operations in process function 'Block_entry_proc_proc36'.
ERROR: [XFORM 203-711] Array 'RoundKey[8]'  failed dataflow checking: it cannot be read by more than 1 process.
WARNING: [XFORM 203-713] Argument 'RoundKey[8]' has read operations in process function 'Block_entry_proc_proc36'.
WARNING: [XFORM 203-713] Argument 'RoundKey[8]' has read operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'RoundKey[9]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'RoundKey[9]' has read operations in process function 'Block_entry_proc_proc37'.
ERROR: [XFORM 203-711] Array 'RoundKey[9]'  failed dataflow checking: it cannot be read by more than 1 process.
WARNING: [XFORM 203-713] Argument 'RoundKey[9]' has read operations in process function 'Block_entry_proc_proc37'.
WARNING: [XFORM 203-713] Argument 'RoundKey[9]' has read operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'RoundKey[10]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'RoundKey[10]' has read operations in process function 'Block_entry_proc_proc38'.
ERROR: [XFORM 203-711] Array 'RoundKey[10]'  failed dataflow checking: it cannot be read by more than 1 process.
WARNING: [XFORM 203-713] Argument 'RoundKey[10]' has read operations in process function 'Block_entry_proc_proc38'.
WARNING: [XFORM 203-713] Argument 'RoundKey[10]' has read operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'RoundKey[11]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'RoundKey[11]' has read operations in process function 'Block_entry_proc_proc39'.
ERROR: [XFORM 203-711] Array 'RoundKey[11]'  failed dataflow checking: it cannot be read by more than 1 process.
WARNING: [XFORM 203-713] Argument 'RoundKey[11]' has read operations in process function 'Block_entry_proc_proc39'.
WARNING: [XFORM 203-713] Argument 'RoundKey[11]' has read operations in process function 'Loop_0_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'state[3][0]'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'state[3][0]' has read and write operations in process function 'Block_entry_proc_proc40'.
ERROR: [XFORM 203-711] Argument 'state[3][0]'  failed dataflow checking: Cannot read as well as write over function parameter.
WARNING: [XFORM 203-713] Argument 'state[3][0]' has read and write operations in process function 'Block_entry_proc_proc40'.
WARNING: [XFORM 203-713] Argument 'state[3][0]' has read and write operations in process function 'Loop_0_proc'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3983 ; free virtual = 16989
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3983 ; free virtual = 16989
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:484).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:476).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:467).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:483).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:475).
INFO: [XFORM 203-603] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:477).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3982 ; free virtual = 16988
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:474) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3982 ; free virtual = 16988
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (aes.c:396) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (aes.c:399) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3' (aes.c:373) in function 'InvCipher' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (aes.c:396) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (aes.c:399) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:463) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:463) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:463) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:474) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvCipher' (aes.c:382->aes.c:477) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvCipher' (aes.c:463)...144 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3959 ; free virtual = 16968
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3958 ; free virtual = 16968
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.13 seconds; current allocated memory: 110.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 112.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'InvCipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvCipher'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 115.486 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 156.48 MHz
INFO: [RTMG 210-279] Implementing memory 'InvCipher_rsbox_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3931 ; free virtual = 16948
INFO: [VHDL 208-304]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3803 ; free virtual = 16844
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3803 ; free virtual = 16844
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:484).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:476).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:467).
INFO: [XFORM 203-603] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:477).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3804 ; free virtual = 16843
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:474) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3803 ; free virtual = 16843
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:396) in function 'InvSubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (aes.c:399) in function 'InvSubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (aes.c:373) in function 'InvCipher' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:463) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:463) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:463) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:474) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvCipher' (aes.c:382->aes.c:477) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvCipher' (aes.c:463)...144 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3779 ; free virtual = 16824
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3768 ; free virtual = 16821
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.83 seconds; current allocated memory: 119.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 120.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 121.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 123.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 124.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3795 ; free virtual = 16892
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3795 ; free virtual = 16892
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:484).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:476).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:467).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:483).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:475).
INFO: [XFORM 203-603] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:477).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3794 ; free virtual = 16891
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:474) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3794 ; free virtual = 16891
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (aes.c:396) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (aes.c:399) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3' (aes.c:373) in function 'InvCipher' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (aes.c:396) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (aes.c:399) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:463) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:463) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:463) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:474) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvCipher' (aes.c:382->aes.c:477) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvCipher' (aes.c:463)...144 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3770 ; free virtual = 16872
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3769 ; free virtual = 16871
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.19 seconds; current allocated memory: 110.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 112.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'InvCipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvCipher'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 115.482 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 156.48 MHz
INFO: [RTMG 210-279] Implementing memory 'InvCipher_rsbox_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3746 ; free virtual = 16851
INFO: [VHDL 208-304]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3762 ; free virtual = 16855
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3762 ; free virtual = 16855
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:484).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:476).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:467).
INFO: [XFORM 203-603] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:477).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3724 ; free virtual = 16847
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:474) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3724 ; free virtual = 16847
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (aes.c:373) in function 'InvCipher' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:462) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:462) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:462) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:474) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvCipher' (aes.c:382->aes.c:477) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvCipher' (aes.c:462)...144 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3755 ; free virtual = 16812
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3739 ; free virtual = 16796
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.81 seconds; current allocated memory: 121.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 121.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 123.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 125.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 127.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_13' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3564 ; free virtual = 16594
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3564 ; free virtual = 16594
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:485).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:477).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:468).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:484).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:476).
INFO: [XFORM 203-603] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:478).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3563 ; free virtual = 16592
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:475) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3563 ; free virtual = 16592
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (aes.c:396) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (aes.c:399) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3' (aes.c:373) in function 'InvCipher' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (aes.c:396) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (aes.c:399) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:463) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:463) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:463) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:475) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvCipher' (aes.c:382->aes.c:478) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvCipher' (aes.c:463)...144 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3549 ; free virtual = 16578
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3560 ; free virtual = 16574
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.38 seconds; current allocated memory: 110.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 112.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'InvCipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvCipher'.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 115.482 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 156.48 MHz
INFO: [RTMG 210-279] Implementing memory 'InvCipher_rsbox_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 3503 ; free virtual = 16542
INFO: [VHDL 208-304]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5076 ; free virtual = 18519
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5076 ; free virtual = 18519
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:459).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:452).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:442).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:457).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:449).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:458).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:450).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5073 ; free virtual = 18518
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES' (aes.c:518) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt2' into 'AES' (aes.c:519) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5070 ; free virtual = 18518
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:313).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:447) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:323) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:247) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:250) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:265) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:268) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion' completely with a factor of 16.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (aes.c:163) in function 'KeyExpansion' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:170) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:317) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in' (aes.c:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ctx.RoundKey' (aes.c:516) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'key' (aes.c:516) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:317) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'in' (aes.c:516) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:331) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES' (aes.c:518) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt2' into 'AES' (aes.c:519) automatically.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:196).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:449).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:449).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:449).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:449).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:449).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:449).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:449).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:449).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:449).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:449).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:449).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:449).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:449).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:449).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:449).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:449).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:457).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:457).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:457).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:457).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:457).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:457).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:457).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:457).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:457).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:457).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:457).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:457).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:457).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:457).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:457).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:270->aes.c:457).
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:313)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5052 ; free virtual = 18497
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5032 ; free virtual = 18461
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_2_write_ln213', aes.c:213) of variable 'xor_ln213', aes.c:213 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load', aes.c:213) on array 'RoundKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_15_addr_2_write_ln216', aes.c:216) of variable 'xor_ln216_3', aes.c:216 on array 'RoundKey_15' and 'load' operation ('RoundKey_15_load', aes.c:178) on array 'RoundKey_15'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:198) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.21 seconds; current allocated memory: 158.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 161.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 161.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 162.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (9.106ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Cipher' consists of the following:
	'load' operation ('sbox_14_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:270->aes.c:449) on array 'sbox_14' [161]  (2.66 ns)
	multiplexor before 'phi' operation ('UnifiedRetVal_i', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:270->aes.c:449) with incoming values : ('sbox_14_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:270->aes.c:449) ('sbox_13_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:270->aes.c:449) ('sbox_12_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:270->aes.c:449) ('sbox_11_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:270->aes.c:449) ('sbox_10_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:270->aes.c:449) ('sbox_9_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:270->aes.c:449) ('sbox_8_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:270->aes.c:449) ('sbox_7_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:270->aes.c:449) ('sbox_6_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:270->aes.c:449) ('sbox_5_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:270->aes.c:449) ('sbox_4_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:270->aes.c:449) ('sbox_3_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:270->aes.c:449) ('sbox_2_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:270->aes.c:449) ('sbox_1_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:270->aes.c:449) ('sbox_0_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:270->aes.c:449) ('sbox_15_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:270->aes.c:449) [224]  (1.7 ns)
	'phi' operation ('UnifiedRetVal_i', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:270->aes.c:449) with incoming values : ('sbox_14_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:270->aes.c:449) ('sbox_13_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:270->aes.c:449) ('sbox_12_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:270->aes.c:449) ('sbox_11_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:270->aes.c:449) ('sbox_10_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:270->aes.c:449) ('sbox_9_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:270->aes.c:449) ('sbox_8_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:270->aes.c:449) ('sbox_7_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:270->aes.c:449) ('sbox_6_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:270->aes.c:449) ('sbox_5_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:270->aes.c:449) ('sbox_4_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:270->aes.c:449) ('sbox_3_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:270->aes.c:449) ('sbox_2_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:270->aes.c:449) ('sbox_1_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:270->aes.c:449) ('sbox_0_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:270->aes.c:449) ('sbox_15_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:270->aes.c:449) [224]  (0 ns)
	'call' operation ('call_ret', aes.c:451) to 'MixColumns' [1275]  (1.42 ns)
	'xor' operation ('xor_ln252_40', aes.c:252->aes.c:452) [1319]  (0.66 ns)
	'phi' operation ('state28_0', aes.c:252->aes.c:442) with incoming values : ('xor_ln252_8', aes.c:252->aes.c:442) ('xor_ln252_40', aes.c:252->aes.c:452) [139]  (0 ns)
	'getelementptr' operation ('sbox_1_addr_8', aesl_mux_load.16[16 x i8]P.i8.i64:4->aes.c:270->aes.c:449) [352]  (0 ns)
	'load' operation ('sbox_1_load_8', aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:270->aes.c:449) on array 'sbox_1' [353]  (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.75 seconds; current allocated memory: 178.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.09 seconds; current allocated memory: 192.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.18 seconds; current allocated memory: 196.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 197.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 199.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 207.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 4.36 seconds; current allocated memory: 222.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_Iv' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AES' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES/ctx_Iv_address0' to 0.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES/ctx_Iv_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7537 ; free virtual = 18743
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7537 ; free virtual = 18743
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7528 ; free virtual = 18744
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7528 ; free virtual = 18743
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion' completely with a factor of 16.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (aes.c:163) in function 'KeyExpansion' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:170) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:196).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7509 ; free virtual = 18725
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7505 ; free virtual = 18722
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_2_write_ln213', aes.c:213) of variable 'xor_ln213', aes.c:213 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load', aes.c:213) on array 'RoundKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_15_addr_2_write_ln216', aes.c:216) of variable 'xor_ln216_3', aes.c:216 on array 'RoundKey_15' and 'load' operation ('RoundKey_15_load', aes.c:178) on array 'RoundKey_15'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:198) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.39 seconds; current allocated memory: 110.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 112.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 115.070 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7352 ; free virtual = 18661
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7352 ; free virtual = 18661
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7349 ; free virtual = 18659
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7349 ; free virtual = 18660
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion' completely with a factor of 16.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (aes.c:163) in function 'KeyExpansion' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:170) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:196).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7328 ; free virtual = 18639
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7325 ; free virtual = 18637
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_2_write_ln213', aes.c:213) of variable 'xor_ln213', aes.c:213 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load', aes.c:213) on array 'RoundKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_15_addr_2_write_ln216', aes.c:216) of variable 'xor_ln216_3', aes.c:216 on array 'RoundKey_15' and 'load' operation ('RoundKey_15_load', aes.c:178) on array 'RoundKey_15'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_15_addr_2_write_ln216', aes.c:216) of variable 'xor_ln216_3', aes.c:216 on array 'RoundKey_15' and 'load' operation ('RoundKey_15_load', aes.c:178) on array 'RoundKey_15'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_1', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:197) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.59 seconds; current allocated memory: 110.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 112.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 115.389 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.77 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7312 ; free virtual = 18619
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7312 ; free virtual = 18619
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7311 ; free virtual = 18618
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7311 ; free virtual = 18618
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion' completely with a factor of 16.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-1' (aes.c:163) in function 'KeyExpansion' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:170) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:196).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7289 ; free virtual = 18598
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7286 ; free virtual = 18596
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_2_write_ln213', aes.c:213) of variable 'xor_ln213', aes.c:213 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load', aes.c:213) on array 'RoundKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_15_addr_2_write_ln216', aes.c:216) of variable 'xor_ln216_3', aes.c:216 on array 'RoundKey_15' and 'load' operation ('RoundKey_15_load', aes.c:178) on array 'RoundKey_15'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:198) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.61 seconds; current allocated memory: 110.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 112.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 115.059 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7291 ; free virtual = 18609
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7291 ; free virtual = 18609
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7295 ; free virtual = 18612
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7295 ; free virtual = 18612
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:169) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:195).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:196).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7277 ; free virtual = 18595
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7275 ; free virtual = 18592
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_2_write_ln212', aes.c:212) of variable 'xor_ln212', aes.c:212 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load', aes.c:212) on array 'RoundKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_15_addr_2_write_ln215', aes.c:215) of variable 'xor_ln215_3', aes.c:215 on array 'RoundKey_15' and 'load' operation ('RoundKey_15_load', aes.c:177) on array 'RoundKey_15'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:197) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.31 seconds; current allocated memory: 110.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 114.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_mux_164_8_1_1' to 'KeyExpansion_mux_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'KeyExpansion_mux_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 116.656 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_9_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7278 ; free virtual = 18598
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7278 ; free virtual = 18598
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7280 ; free virtual = 18597
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7279 ; free virtual = 18597
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:169) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:195).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:196).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7258 ; free virtual = 18577
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7255 ; free virtual = 18575
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_2_write_ln212', aes.c:212) of variable 'xor_ln212', aes.c:212 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load', aes.c:212) on array 'RoundKey_0'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_15_addr_2_write_ln215', aes.c:215) of variable 'xor_ln215_3', aes.c:215 on array 'RoundKey_15' and 'load' operation ('RoundKey_15_load', aes.c:177) on array 'RoundKey_15'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:197) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.48 seconds; current allocated memory: 110.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 112.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 115.035 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_9_rom' using distributed ROMs.
INFO: [RTMG 210-279]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7259 ; free virtual = 18577
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7259 ; free virtual = 18577
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7259 ; free virtual = 18575
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7260 ; free virtual = 18575
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:175) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:201).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:202).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:203).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:204).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7237 ; free virtual = 18556
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 7235 ; free virtual = 18554
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:201) on array 'sbox_14' and 'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:204) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:203) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18 seconds; current allocated memory: 110.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 113.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 115.885 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6764 ; free virtual = 18559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6764 ; free virtual = 18559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6756 ; free virtual = 18558
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6757 ; free virtual = 18558
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:175) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6735 ; free virtual = 18539
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6731 ; free virtual = 18537
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:197) on array 'sbox_14' and 'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:200) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:199) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.27 seconds; current allocated memory: 110.444 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 113.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 115.905 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6747 ; free virtual = 18535
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6747 ; free virtual = 18536
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6748 ; free virtual = 18534
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6748 ; free virtual = 18534
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:163) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:175) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6726 ; free virtual = 18515
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6724 ; free virtual = 18512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:197) on array 'sbox_14' and 'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:200) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:199) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.36 seconds; current allocated memory: 110.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 113.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 115.896 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6724 ; free virtual = 18514
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6724 ; free virtual = 18514
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6726 ; free virtual = 18513
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6727 ; free virtual = 18513
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:181) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:202).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:203).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:204).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:205).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6704 ; free virtual = 18493
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6701 ; free virtual = 18491
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:205) on array 'sbox_14' and 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:202) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:204) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.16 seconds; current allocated memory: 110.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 113.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 115.914 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxeOg_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6706 ; free virtual = 18495
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6706 ; free virtual = 18495
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6705 ; free virtual = 18494
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6705 ; free virtual = 18494
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:181) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:202).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:203).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:204).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:205).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6685 ; free virtual = 18475
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6683 ; free virtual = 18472
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:205) on array 'sbox_14' and 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:202) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:204) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.1 seconds; current allocated memory: 110.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 113.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 115.912 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxeOg_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6688 ; free virtual = 18473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6688 ; free virtual = 18473
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6689 ; free virtual = 18472
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6689 ; free virtual = 18472
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:181) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:203).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:204).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:205).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:206).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6668 ; free virtual = 18452
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[6]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[1]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[9]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[0]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[10]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[4]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[3]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[7]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[14]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[8]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[5]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[12]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[2]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[15]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[13]' (aes.c:152) (distance = 1).
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'RoundKey[11]' (aes.c:152) (distance = 1).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6664 ; free virtual = 18450
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:203) on array 'sbox_14' and 'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:206) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:205) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.35 seconds; current allocated memory: 110.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 113.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 115.910 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6374 ; free virtual = 18171
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6374 ; free virtual = 18171
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6374 ; free virtual = 18170
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6374 ; free virtual = 18170
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:181) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:208).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:209).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:210).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:211).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6354 ; free virtual = 18149
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6345 ; free virtual = 18141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:211) on array 'sbox_14' and 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:208) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:210) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.52 seconds; current allocated memory: 110.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 113.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6342 ; free virtual = 18135
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6342 ; free virtual = 18135
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6338 ; free virtual = 18133
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6338 ; free virtual = 18134
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:181) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:208).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:209).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:210).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:211).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6317 ; free virtual = 18113
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6314 ; free virtual = 18111
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:208) on array 'sbox_14' and 'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:211) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:210) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.6 seconds; current allocated memory: 110.210 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 113.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6294 ; free virtual = 18100
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6294 ; free virtual = 18100
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6288 ; free virtual = 18100
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6288 ; free virtual = 18100
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:181) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.32[8 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:208).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.32[8 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:209).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.32[8 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:210).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.32[8 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:211).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6271 ; free virtual = 18080
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6265 ; free virtual = 18074
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_30_load', aesl_mux_load.32[8 x i8]P.i8.i64:92->aes.c:208) on array 'sbox_30' and 'load' operation ('sbox_30_load_3', aesl_mux_load.32[8 x i8]P.i8.i64:92->aes.c:211) on array 'sbox_30'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_30_load_1', aesl_mux_load.32[8 x i8]P.i8.i64:92->aes.c:209) on array 'sbox_30' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_30'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.58 seconds; current allocated memory: 115.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 118.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6226 ; free virtual = 18056
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6226 ; free virtual = 18056
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6220 ; free virtual = 18053
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6220 ; free virtual = 18054
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:165) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:182) in function 'KeyExpansion' partially with a factor of 4.
WARNING: [XFORM 203-104] Completely partitioning array 'sbox'  accessed through non-constant indices on dimension 1 (aes.c:212:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.256i8P.i8' into 'KeyExpansion' (aes.c:209).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.256i8P.i8' into 'KeyExpansion' (aes.c:210).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.256i8P.i8' into 'KeyExpansion' (aes.c:211).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.256i8P.i8' into 'KeyExpansion' (aes.c:212).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6197 ; free virtual = 18032
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6198 ; free virtual = 18032
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_2_write_ln226', aes.c:226) of variable 'xor_ln226', aes.c:226 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load', aes.c:226) on array 'RoundKey_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.75 seconds; current allocated memory: 107.747 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 109.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_mux_2568_8_1_1' to 'KeyExpansion_mux_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'KeyExpansion_mux_bkb': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 114.452 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 121.08 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6230 ; free virtual = 18052
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6230 ; free virtual = 18052
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6263 ; free virtual = 18084
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'KeyExpansion' (aes.c:209) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6263 ; free virtual = 18084
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:165) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:182) in function 'KeyExpansion' partially with a factor of 4.
WARNING: [XFORM 203-104] Completely partitioning array 'sbox'  accessed through non-constant indices on dimension 1 (aes.c:139:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'KeyExpansion' (aes.c:209) automatically.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.256i8P.i8' into 'KeyExpansion' (aes.c:139->aes.c:209).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.256i8P.i8' into 'KeyExpansion' (aes.c:139->aes.c:210).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.256i8P.i8' into 'KeyExpansion' (aes.c:139->aes.c:211).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.256i8P.i8' into 'KeyExpansion' (aes.c:139->aes.c:212).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6241 ; free virtual = 18063
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6241 ; free virtual = 18063
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_2_write_ln226', aes.c:226) of variable 'xor_ln226', aes.c:226 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load', aes.c:226) on array 'RoundKey_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.74 seconds; current allocated memory: 107.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 109.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_mux_2568_8_1_1' to 'KeyExpansion_mux_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'KeyExpansion_mux_bkb': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 114.482 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6244 ; free virtual = 18082
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6244 ; free virtual = 18082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6239 ; free virtual = 18080
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'KeyExpansion' (aes.c:209) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6239 ; free virtual = 18080
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:165) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:182) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'KeyExpansion' (aes.c:209) automatically.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:139->aes.c:209).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:139->aes.c:210).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:139->aes.c:211).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:139->aes.c:212).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6218 ; free virtual = 18060
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6216 ; free virtual = 18058
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:139->aes.c:209) on array 'sbox_14' and 'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:139->aes.c:212) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:139->aes.c:211) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.13 seconds; current allocated memory: 110.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 113.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6337 ; free virtual = 18157
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6337 ; free virtual = 18157
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6351 ; free virtual = 18157
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'KeyExpansion' (aes.c:209) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6351 ; free virtual = 18157
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:165) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:182) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:157) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'KeyExpansion' (aes.c:209) automatically.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:139->aes.c:209).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:139->aes.c:210).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:139->aes.c:211).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:139->aes.c:212).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6330 ; free virtual = 18137
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6328 ; free virtual = 18135
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:139->aes.c:209) on array 'sbox_14' and 'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:139->aes.c:212) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:139->aes.c:211) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
WARNING: [SCHED 204-71] Latency directive discarded for region KeyExpansion since it contains subloops.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.61 seconds; current allocated memory: 110.295 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 113.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6181 ; free virtual = 18027
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6181 ; free virtual = 18027
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6166 ; free virtual = 18012
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'KeyExpansion' (aes.c:209) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6166 ; free virtual = 18011
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:181) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'KeyExpansion' (aes.c:209) automatically.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:139->aes.c:209).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:139->aes.c:210).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:139->aes.c:211).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:139->aes.c:212).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6153 ; free virtual = 17990
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6160 ; free virtual = 17986
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('RoundKey_0_addr_2_write_ln226', aes.c:226) of variable 'xor_ln226', aes.c:226 on array 'RoundKey_0' and 'load' operation ('RoundKey_0_load', aes.c:226) on array 'RoundKey_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:139->aes.c:211) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 41.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.74 seconds; current allocated memory: 110.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 113.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6161 ; free virtual = 18007
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6161 ; free virtual = 18007
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6160 ; free virtual = 18007
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'KeyExpansion' (aes.c:209) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6160 ; free virtual = 18006
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:181) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'KeyExpansion' (aes.c:209) automatically.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:139->aes.c:209).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:139->aes.c:210).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:139->aes.c:211).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:139->aes.c:212).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6139 ; free virtual = 17986
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6137 ; free virtual = 17984
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:139->aes.c:209) on array 'sbox_14' and 'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:139->aes.c:212) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:139->aes.c:211) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.19 seconds; current allocated memory: 110.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 113.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6217 ; free virtual = 18023
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6217 ; free virtual = 18023
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6216 ; free virtual = 18022
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'KeyExpansion' (aes.c:192) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6216 ; free virtual = 18022
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:181) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'KeyExpansion' (aes.c:192) automatically.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:139->aes.c:192).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:139->aes.c:193).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:139->aes.c:194).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:139->aes.c:195).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6196 ; free virtual = 18002
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6194 ; free virtual = 18000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.8 seconds; current allocated memory: 110.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 112.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 114.956 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6220 ; free virtual = 18026
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6220 ; free virtual = 18026
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6219 ; free virtual = 18024
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'KeyExpansion' (aes.c:192) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6219 ; free virtual = 18024
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:181) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'KeyExpansion' (aes.c:192) automatically.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:139->aes.c:192).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:139->aes.c:193).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:139->aes.c:194).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:139->aes.c:195).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6197 ; free virtual = 18004
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6195 ; free virtual = 18002
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 6, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.76 seconds; current allocated memory: 110.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 112.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 114.753 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6172 ; free virtual = 18008
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6172 ; free virtual = 18008
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6185 ; free virtual = 18007
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'KeyExpansion' (aes.c:192) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6185 ; free virtual = 18007
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:181) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'KeyExpansion' (aes.c:192) automatically.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:139->aes.c:192).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:139->aes.c:193).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:139->aes.c:194).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:139->aes.c:195).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6163 ; free virtual = 17987
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6161 ; free virtual = 17985
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 21.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.12 seconds; current allocated memory: 110.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 112.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 115.419 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6173 ; free virtual = 17988
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6173 ; free virtual = 17988
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6181 ; free virtual = 17986
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6181 ; free virtual = 17986
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:164) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:181) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:192).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:193).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:194).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:195).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6150 ; free virtual = 17966
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6148 ; free virtual = 17964
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 21.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.02 seconds; current allocated memory: 110.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 112.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 115.367 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6048 ; free virtual = 17862
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6048 ; free virtual = 17862
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6047 ; free virtual = 17861
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6047 ; free virtual = 17861
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:166) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:157) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:210:3) to (aes.c:210:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:211:3) to (aes.c:211:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:212:3) to (aes.c:212:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:213:3) to (aes.c:213:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:195).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:196).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6026 ; free virtual = 17841
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6025 ; free virtual = 17840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_7_load', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:195) on array 'sbox_7' and 'load' operation ('sbox_7_load_3', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:198) on array 'sbox_7'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_7_load_2', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:197) on array 'sbox_7' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.52 seconds; current allocated memory: 107.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 109.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 111.303 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.91 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5998 ; free virtual = 17826
INFO: [VHDL 208-304] Generating VHDL RTL for KeyExpansion.
INFO: [VLOG 209-307] Generating Verilog RTL for KeyExpansion.
INFO: [HLS 200-112] Total elapsed time: 23.15 seconds; peak allocated memory: 111.303 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6037 ; free virtual = 17851
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6037 ; free virtual = 17851
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6037 ; free virtual = 17850
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6037 ; free virtual = 17851
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:166) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:157) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:210:3) to (aes.c:210:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:211:3) to (aes.c:211:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:212:3) to (aes.c:212:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:213:3) to (aes.c:213:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:195).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:196).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6017 ; free virtual = 17831
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6015 ; free virtual = 17830
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_7_load', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:195) on array 'sbox_7' and 'load' operation ('sbox_7_load_3', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:198) on array 'sbox_7'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_7_load_2', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:197) on array 'sbox_7' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.47 seconds; current allocated memory: 107.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 109.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 111.289 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.91 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5996 ; free virtual = 17815
INFO: [VHDL 208-304] Generating VHDL RTL for KeyExpansion.
INFO: [VLOG 209-307] Generating Verilog RTL for KeyExpansion.
INFO: [HLS 200-112] Total elapsed time: 23.07 seconds; peak allocated memory: 111.289 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5999 ; free virtual = 17834
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5999 ; free virtual = 17834
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5997 ; free virtual = 17832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5997 ; free virtual = 17832
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:166) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:157) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:210:3) to (aes.c:210:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:211:3) to (aes.c:211:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:212:3) to (aes.c:212:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:213:3) to (aes.c:213:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:195).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:196).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5978 ; free virtual = 17813
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5977 ; free virtual = 17812
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_7_load', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:195) on array 'sbox_7' and 'load' operation ('sbox_7_load_3', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:198) on array 'sbox_7'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_7_load_2', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:197) on array 'sbox_7' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.39 seconds; current allocated memory: 107.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 109.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 111.289 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.91 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5818 ; free virtual = 17759
INFO: [VHDL 208-304] Generating VHDL RTL for KeyExpansion.
INFO: [VLOG 209-307] Generating Verilog RTL for KeyExpansion.
INFO: [HLS 200-112] Total elapsed time: 29.22 seconds; peak allocated memory: 111.289 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6032 ; free virtual = 17834
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6032 ; free virtual = 17834
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6028 ; free virtual = 17832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6028 ; free virtual = 17832
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:166) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:157) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:210:3) to (aes.c:210:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:211:3) to (aes.c:211:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:212:3) to (aes.c:212:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:213:3) to (aes.c:213:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:195).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:196).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6008 ; free virtual = 17812
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6007 ; free virtual = 17812
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_7_load', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:195) on array 'sbox_7' and 'load' operation ('sbox_7_load_3', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:198) on array 'sbox_7'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_7_load_2', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:197) on array 'sbox_7' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.72 seconds; current allocated memory: 107.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 109.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 111.272 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.91 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5988 ; free virtual = 17796
INFO: [VHDL 208-304] Generating VHDL RTL for KeyExpansion.
INFO: [VLOG 209-307] Generating Verilog RTL for KeyExpansion.
INFO: [HLS 200-112] Total elapsed time: 24.7 seconds; peak allocated memory: 111.272 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6064 ; free virtual = 17855
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6064 ; free virtual = 17855
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6062 ; free virtual = 17854
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6062 ; free virtual = 17854
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:166) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:157) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:210:3) to (aes.c:210:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:211:3) to (aes.c:211:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:212:3) to (aes.c:212:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:213:3) to (aes.c:213:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:195).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:196).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6042 ; free virtual = 17834
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6041 ; free virtual = 17833
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_7_load', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:195) on array 'sbox_7' and 'load' operation ('sbox_7_load_3', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:198) on array 'sbox_7'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_7_load_2', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:197) on array 'sbox_7' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.48 seconds; current allocated memory: 107.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 109.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 111.265 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.91 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6019 ; free virtual = 17817
INFO: [VHDL 208-304] Generating VHDL RTL for KeyExpansion.
INFO: [VLOG 209-307] Generating Verilog RTL for KeyExpansion.
INFO: [HLS 200-112] Total elapsed time: 23.04 seconds; peak allocated memory: 111.265 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6054 ; free virtual = 17845
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6054 ; free virtual = 17845
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6052 ; free virtual = 17844
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6052 ; free virtual = 17844
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:166) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:157) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:210:3) to (aes.c:210:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:211:3) to (aes.c:211:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:212:3) to (aes.c:212:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:213:3) to (aes.c:213:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:195).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:196).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6032 ; free virtual = 17825
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6031 ; free virtual = 17824
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_7_load', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:195) on array 'sbox_7' and 'load' operation ('sbox_7_load_3', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:198) on array 'sbox_7'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_7_load_2', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:197) on array 'sbox_7' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.47 seconds; current allocated memory: 107.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 109.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 111.247 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.91 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6011 ; free virtual = 17808
INFO: [VHDL 208-304] Generating VHDL RTL for KeyExpansion.
INFO: [VLOG 209-307] Generating Verilog RTL for KeyExpansion.
INFO: [HLS 200-112] Total elapsed time: 22.96 seconds; peak allocated memory: 111.247 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6132 ; free virtual = 17922
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6132 ; free virtual = 17922
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6132 ; free virtual = 17920
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6132 ; free virtual = 17920
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:166) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:157) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:210:3) to (aes.c:210:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:211:3) to (aes.c:211:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:212:3) to (aes.c:212:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:213:3) to (aes.c:213:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:195).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:196).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6115 ; free virtual = 17901
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6114 ; free virtual = 17899
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_7_load', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:195) on array 'sbox_7' and 'load' operation ('sbox_7_load_3', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:198) on array 'sbox_7'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_7_load_2', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:197) on array 'sbox_7' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.03 seconds; current allocated memory: 107.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 109.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 111.232 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.91 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6099 ; free virtual = 17889
INFO: [VHDL 208-304] Generating VHDL RTL for KeyExpansion.
INFO: [VLOG 209-307] Generating Verilog RTL for KeyExpansion.
INFO: [HLS 200-112] Total elapsed time: 23.51 seconds; peak allocated memory: 111.232 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6120 ; free virtual = 17904
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6120 ; free virtual = 17904
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6117 ; free virtual = 17902
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6117 ; free virtual = 17902
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:166) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:157) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:210:3) to (aes.c:210:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:211:3) to (aes.c:211:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:212:3) to (aes.c:212:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:213:3) to (aes.c:213:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:195).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:196).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6096 ; free virtual = 17883
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6095 ; free virtual = 17882
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_7_load', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:195) on array 'sbox_7' and 'load' operation ('sbox_7_load_3', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:198) on array 'sbox_7'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_7_load_2', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:197) on array 'sbox_7' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.48 seconds; current allocated memory: 107.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 109.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 111.212 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.91 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6076 ; free virtual = 17868
INFO: [VHDL 208-304] Generating VHDL RTL for KeyExpansion.
INFO: [VLOG 209-307] Generating Verilog RTL for KeyExpansion.
INFO: [HLS 200-112] Total elapsed time: 22.91 seconds; peak allocated memory: 111.212 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6119 ; free virtual = 17903
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6119 ; free virtual = 17903
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6102 ; free virtual = 17902
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6103 ; free virtual = 17902
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:166) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:157) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:210:3) to (aes.c:210:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:211:3) to (aes.c:211:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:212:3) to (aes.c:212:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aes.c:213:3) to (aes.c:213:3) in function 'KeyExpansion'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:195).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:196).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6082 ; free virtual = 17882
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6081 ; free virtual = 17881
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_7_load', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:195) on array 'sbox_7' and 'load' operation ('sbox_7_load_3', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:198) on array 'sbox_7'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_7_load_2', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:197) on array 'sbox_7' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.77 seconds; current allocated memory: 107.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 109.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 111.215 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.91 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6070 ; free virtual = 17867
INFO: [VHDL 208-304] Generating VHDL RTL for KeyExpansion.
INFO: [VLOG 209-307] Generating Verilog RTL for KeyExpansion.
INFO: [HLS 200-112] Total elapsed time: 23.43 seconds; peak allocated memory: 111.215 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6095 ; free virtual = 17879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6095 ; free virtual = 17879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6093 ; free virtual = 17878
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6093 ; free virtual = 17879
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:166) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:183) in function 'KeyExpansion' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:157) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:195).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:196).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6072 ; free virtual = 17859
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.7'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6072 ; free virtual = 17858
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_7_load', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:195) on array 'sbox_7' and 'icmp' operation ('icmp_ln25_21', aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:198).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_7_load_2', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:197) on array 'sbox_7' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.8 seconds; current allocated memory: 107.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 109.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 111.230 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.50 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6300 ; free virtual = 18088
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6300 ; free virtual = 18088
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6297 ; free virtual = 18087
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6297 ; free virtual = 18087
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:166) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:183) in function 'KeyExpansion' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:157) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:195).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:196).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6276 ; free virtual = 18068
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.6'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.7'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.5'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.4'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.6'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.7'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.5'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.4'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6275 ; free virtual = 18067
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_7_load', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:195) on array 'sbox_7' and 'icmp' operation ('icmp_ln25_21', aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:198).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_7_load_2', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:197) on array 'sbox_7' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.66 seconds; current allocated memory: 107.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 109.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 111.228 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.50 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6035 ; free virtual = 17855
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6035 ; free virtual = 17855
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6033 ; free virtual = 17853
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6033 ; free virtual = 17853
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:166) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:183) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:157) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:195).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:196).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6012 ; free virtual = 17834
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 6009 ; free virtual = 17831
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:195) on array 'sbox_14' and 'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:198) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:197) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.45 seconds; current allocated memory: 110.210 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 113.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5974 ; free virtual = 17809
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5974 ; free virtual = 17809
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5961 ; free virtual = 17811
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5961 ; free virtual = 17810
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:168) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:185) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:157) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5939 ; free virtual = 17790
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5942 ; free virtual = 17780
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:197) on array 'sbox_14' and 'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:200) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:199) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.73 seconds; current allocated memory: 110.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 113.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5971 ; free virtual = 17796
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5971 ; free virtual = 17796
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5956 ; free virtual = 17783
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5956 ; free virtual = 17783
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:168) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:185) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:157) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5937 ; free virtual = 17766
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5935 ; free virtual = 17764
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:197) on array 'sbox_14' and 'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:200) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:199) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.79 seconds; current allocated memory: 110.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 113.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5942 ; free virtual = 17767
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5942 ; free virtual = 17767
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5932 ; free virtual = 17759
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5932 ; free virtual = 17759
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:168) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:185) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:157) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5910 ; free virtual = 17739
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5908 ; free virtual = 17736
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:197) on array 'sbox_14' and 'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:200) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:199) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.43 seconds; current allocated memory: 110.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 113.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5963 ; free virtual = 17788
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5963 ; free virtual = 17788
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5958 ; free virtual = 17785
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5958 ; free virtual = 17785
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:168) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:185) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:157) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5931 ; free virtual = 17758
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5928 ; free virtual = 17757
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:197) on array 'sbox_14' and 'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:200) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:199) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.6 seconds; current allocated memory: 110.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 113.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5939 ; free virtual = 17764
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5939 ; free virtual = 17764
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5933 ; free virtual = 17761
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5933 ; free virtual = 17760
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:168) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:185) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:157) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5911 ; free virtual = 17740
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5919 ; free virtual = 17748
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:197) on array 'sbox_14' and 'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:200) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:199) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.82 seconds; current allocated memory: 110.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 113.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5912 ; free virtual = 17762
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5912 ; free virtual = 17762
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5910 ; free virtual = 17763
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5910 ; free virtual = 17763
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:168) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:185) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:157) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5893 ; free virtual = 17742
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5887 ; free virtual = 17732
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:197) on array 'sbox_14' and 'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:200) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:199) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.17 seconds; current allocated memory: 110.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 113.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5919 ; free virtual = 17745
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5919 ; free virtual = 17745
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5887 ; free virtual = 17744
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5887 ; free virtual = 17744
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:168) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:185) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:157) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5908 ; free virtual = 17769
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5922 ; free virtual = 17766
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:197) on array 'sbox_14' and 'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:200) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:199) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.59 seconds; current allocated memory: 110.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 113.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5917 ; free virtual = 17753
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5917 ; free virtual = 17753
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5908 ; free virtual = 17750
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5908 ; free virtual = 17750
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:168) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:185) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'tempa' (aes.c:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tempr' (aes.c:157) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:197).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:198).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:199).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:200).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5893 ; free virtual = 17722
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5893 ; free virtual = 17722
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:197) on array 'sbox_14' and 'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:200) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:199) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'xor' operation ('tempr[2]', aes.c:214) due to limited resources (II = 3).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.52 seconds; current allocated memory: 110.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 112.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5893 ; free virtual = 17719
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5893 ; free virtual = 17719
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5891 ; free virtual = 17719
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5891 ; free virtual = 17719
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:168) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:190) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:207).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:208).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:209).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:210).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5861 ; free virtual = 17691
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5858 ; free virtual = 17689
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:207) on array 'sbox_14' and 'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:210) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:209) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.18 seconds; current allocated memory: 110.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 113.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5846 ; free virtual = 17685
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5846 ; free virtual = 17685
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5853 ; free virtual = 17682
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5853 ; free virtual = 17682
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:165) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:177) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:190).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:191).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:192).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:193).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5831 ; free virtual = 17662
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5830 ; free virtual = 17661
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:190) on array 'sbox_14' and 'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:193) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:192) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.21 seconds; current allocated memory: 110.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 113.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5852 ; free virtual = 17682
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5852 ; free virtual = 17682
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5844 ; free virtual = 17679
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5842 ; free virtual = 17679
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:165) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:177) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:190).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:191).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:192).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:193).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5829 ; free virtual = 17662
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5827 ; free virtual = 17660
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:190) on array 'sbox_14' and 'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:193) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:192) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.1 seconds; current allocated memory: 110.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 113.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5575 ; free virtual = 17440
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5575 ; free virtual = 17440
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5571 ; free virtual = 17436
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5571 ; free virtual = 17436
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:162) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:172) in function 'KeyExpansion' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:189).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5550 ; free virtual = 17417
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.6'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.7'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.5'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.4'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.6'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.7'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.5'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.4'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5548 ; free virtual = 17416
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_7_load', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:186) on array 'sbox_7' and 'icmp' operation ('icmp_ln25_21', aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:189).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_7_load_2', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:188) on array 'sbox_7' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.14 seconds; current allocated memory: 107.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 109.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5598 ; free virtual = 17452
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5598 ; free virtual = 17452
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5588 ; free virtual = 17443
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5588 ; free virtual = 17443
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:162) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:172) in function 'KeyExpansion' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:184).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5566 ; free virtual = 17423
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.7'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.4'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.6'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.5'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.7'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.4'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.6'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.5'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5563 ; free virtual = 17422
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_7_load', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:184) on array 'sbox_7' and 'icmp' operation ('icmp_ln25_21', aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:187).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_7_load_2', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:186) on array 'sbox_7' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.46 seconds; current allocated memory: 107.623 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 109.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5566 ; free virtual = 17420
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5566 ; free virtual = 17420
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5556 ; free virtual = 17411
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5556 ; free virtual = 17412
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:162) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:172) in function 'KeyExpansion' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5534 ; free virtual = 17392
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.4'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.6'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.7'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.5'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.4'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.6'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.7'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.5'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.6'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.7'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'sbox.5'.
INFO: [HLS 200-625] Found 'occurrence' pragma in function KeyExpansion.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5532 ; free virtual = 17390
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_7_load', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:185) on array 'sbox_7' and 'icmp' operation ('icmp_ln25_21', aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:188).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_7_load_2', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:187) on array 'sbox_7' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.72 seconds; current allocated memory: 107.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 109.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5486 ; free virtual = 17373
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5486 ; free virtual = 17373
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5576 ; free virtual = 17442
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5576 ; free virtual = 17442
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:162) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:172) in function 'KeyExpansion' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5551 ; free virtual = 17425
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.6'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.7'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.5'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.4'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.6'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.7'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.5'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.4'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.1'.
INFO: [HLS 200-625] Found 'occurrence' pragma in function KeyExpansion.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5550 ; free virtual = 17424
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_7_load', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:185) on array 'sbox_7' and 'icmp' operation ('icmp_ln25_21', aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:188).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_7_load_2', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:187) on array 'sbox_7' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.03 seconds; current allocated memory: 107.643 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 109.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 111.084 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.50 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_5_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5498 ; free virtual = 17352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5498 ; free virtual = 17352
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5492 ; free virtual = 17348
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5492 ; free virtual = 17348
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:162) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:172) in function 'KeyExpansion' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5471 ; free virtual = 17328
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.5'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.7'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.4'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.6'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.5'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.7'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.4'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.6'.
INFO: [HLS 200-625] Found 'occurrence' pragma in function KeyExpansion.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5509 ; free virtual = 17367
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_7_load', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:185) on array 'sbox_7' and 'icmp' operation ('icmp_ln25_21', aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:188).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_7_load_2', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:187) on array 'sbox_7' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.95 seconds; current allocated memory: 107.643 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 109.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 111.083 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.50 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_5_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5496 ; free virtual = 17351
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5496 ; free virtual = 17351
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5500 ; free virtual = 17357
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5500 ; free virtual = 17356
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:162) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:172) in function 'KeyExpansion' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'Key' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:152) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8[32 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5477 ; free virtual = 17335
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.6'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.4'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.7'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.5'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.6'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.4'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.7'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.5'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'sbox.1'.
INFO: [HLS 200-625] Found 'occurrence' pragma in function KeyExpansion.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 5474 ; free virtual = 17332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'KeyExpansion' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_7_load', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:185) on array 'sbox_7' and 'icmp' operation ('icmp_ln25_21', aesl_mux_load.8[32 x i8]P.i8.i64:25->aes.c:188).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_7_load_2', aesl_mux_load.8[32 x i8]P.i8.i64:23->aes.c:187) on array 'sbox_7' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.96 seconds; current allocated memory: 107.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 109.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'KeyExpansion/Key_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'KeyExpansion' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 111.083 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.50 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_5_rom' using distributed ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4784 ; free virtual = 16996
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4785 ; free virtual = 16996
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:437).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4787 ; free virtual = 16996
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES' (aes.c:506) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt2' into 'AES' (aes.c:507) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4783 ; free virtual = 16995
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:301).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:435) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:165) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:175) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in' (aes.c:504) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ctx.RoundKey' (aes.c:504) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'key' (aes.c:504) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'in' (aes.c:504) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES' (aes.c:506) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt2' into 'AES' (aes.c:507) automatically.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:301)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4758 ; free virtual = 16974
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4721 ; free virtual = 16937
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:185) on array 'sbox_14' and 'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:188) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:187) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.62 seconds; current allocated memory: 158.722 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 161.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 162.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 162.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (9.106ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Cipher' consists of the following:
	'load' operation ('sbox_14_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:258->aes.c:437) on array 'sbox_14' [161]  (2.66 ns)
	multiplexor before 'phi' operation ('UnifiedRetVal_i', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:258->aes.c:437) with incoming values : ('sbox_14_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:258->aes.c:437) ('sbox_13_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:258->aes.c:437) ('sbox_12_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:258->aes.c:437) ('sbox_11_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:258->aes.c:437) ('sbox_10_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:258->aes.c:437) ('sbox_9_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:258->aes.c:437) ('sbox_8_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:258->aes.c:437) ('sbox_7_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:258->aes.c:437) ('sbox_6_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:258->aes.c:437) ('sbox_5_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:258->aes.c:437) ('sbox_4_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:258->aes.c:437) ('sbox_3_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:258->aes.c:437) ('sbox_2_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:258->aes.c:437) ('sbox_1_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:258->aes.c:437) ('sbox_0_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:258->aes.c:437) ('sbox_15_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:258->aes.c:437) [224]  (1.7 ns)
	'phi' operation ('UnifiedRetVal_i', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:258->aes.c:437) with incoming values : ('sbox_14_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:258->aes.c:437) ('sbox_13_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:258->aes.c:437) ('sbox_12_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:258->aes.c:437) ('sbox_11_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:258->aes.c:437) ('sbox_10_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:258->aes.c:437) ('sbox_9_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:258->aes.c:437) ('sbox_8_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:258->aes.c:437) ('sbox_7_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:258->aes.c:437) ('sbox_6_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:258->aes.c:437) ('sbox_5_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:258->aes.c:437) ('sbox_4_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:258->aes.c:437) ('sbox_3_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:258->aes.c:437) ('sbox_2_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:258->aes.c:437) ('sbox_1_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:258->aes.c:437) ('sbox_0_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:258->aes.c:437) ('sbox_15_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:258->aes.c:437) [224]  (0 ns)
	'call' operation ('call_ret', aes.c:439) to 'MixColumns' [1275]  (1.42 ns)
	'xor' operation ('xor_ln240_37', aes.c:240->aes.c:440) [1310]  (0.66 ns)
	'phi' operation ('state15_0', aes.c:240->aes.c:430) with incoming values : ('xor_ln240_5', aes.c:240->aes.c:430) ('xor_ln240_37', aes.c:240->aes.c:440) [136]  (0 ns)
	'getelementptr' operation ('sbox_4_addr_14', aesl_mux_load.16[16 x i8]P.i8.i64:13->aes.c:258->aes.c:437) [550]  (0 ns)
	'load' operation ('sbox_4_load_14', aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:258->aes.c:437) on array 'sbox_4' [551]  (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.04 seconds; current allocated memory: 179.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.82 seconds; current allocated memory: 193.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.36 seconds; current allocated memory: 197.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 198.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 200.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 208.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 4.21 seconds; current allocated memory: 223.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_Iv' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AES' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES/ctx_Iv_address0' to 0.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES/ctx_Iv_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4686 ; free virtual = 16897
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4686 ; free virtual = 16897
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:437).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4684 ; free virtual = 16897
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES' (aes.c:507) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt2' into 'AES' (aes.c:508) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4682 ; free virtual = 16897
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:301).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Cipher' (aes.c:425).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Cipher_label33' (aes.c:435) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'KeyExpansion' (aes.c:152).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (aes.c:175) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-2' (aes.c:175) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label33' (aes.c:435) in function 'Cipher' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:165) in function 'KeyExpansion' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (aes.c:175) in function 'KeyExpansion' completely with a factor of 40.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in' (aes.c:504) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ctx.RoundKey' (aes.c:504) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'key' (aes.c:504) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'in' (aes.c:504) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES' (aes.c:507) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt2' into 'AES' (aes.c:508) automatically.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4663 ; free virtual = 16880
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4663 ; free virtual = 16880
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:437).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4661 ; free virtual = 16880
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES' (aes.c:507) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt2' into 'AES' (aes.c:508) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4660 ; free virtual = 16880
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:301).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Cipher' (aes.c:425).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Cipher_label33' (aes.c:435) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'KeyExpansion' (aes.c:152).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (aes.c:175) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-2' (aes.c:175) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label33' (aes.c:435) in function 'Cipher' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:165) in function 'KeyExpansion' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (aes.c:175) in function 'KeyExpansion' completely with a factor of 40.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in' (aes.c:504) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ctx.RoundKey' (aes.c:504) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'key' (aes.c:504) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'in' (aes.c:504) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES' (aes.c:507) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt2' into 'AES' (aes.c:508) automatically.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4617 ; free virtual = 16864
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4617 ; free virtual = 16864
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:437).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4615 ; free virtual = 16864
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:319) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4615 ; free virtual = 16864
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:301).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:435) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:165) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:175) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in' (aes.c:504) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ctx.RoundKey' (aes.c:504) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'key' (aes.c:504) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'in' (aes.c:504) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:319) automatically.
ERROR: [XFORM 203-711] Argument 'ctx.RoundKey[0]' failed dataflow checking: Cannot read as well as write over function parameter.
WARNING: [XFORM 203-713] Argument 'ctx.RoundKey[0]' has read and write operations in process function 'AES_init_ctx'.
WARNING: [XFORM 203-713] Argument 'ctx.RoundKey[0]' has read operations in process function 'AES_ECB_encrypt2'.
ERROR: [XFORM 203-711] Argument 'ctx.RoundKey[1]' failed dataflow checking: Cannot read as well as write over function parameter.
WARNING: [XFORM 203-713] Argument 'ctx.RoundKey[1]' has read and write operations in process function 'AES_init_ctx'.
WARNING: [XFORM 203-713] Argument 'ctx.RoundKey[1]' has read operations in process function 'AES_ECB_encrypt2'.
ERROR: [XFORM 203-711] Argument 'ctx.RoundKey[2]' failed dataflow checking: Cannot read as well as write over function parameter.
WARNING: [XFORM 203-713] Argument 'ctx.RoundKey[2]' has read and write operations in process function 'AES_init_ctx'.
WARNING: [XFORM 203-713] Argument 'ctx.RoundKey[2]' has read operations in process function 'AES_ECB_encrypt2'.
ERROR: [XFORM 203-711] Argument 'ctx.RoundKey[3]' failed dataflow checking: Cannot read as well as write over function parameter.
WARNING: [XFORM 203-713] Argument 'ctx.RoundKey[3]' has read and write operations in process function 'AES_init_ctx'.
WARNING: [XFORM 203-713] Argument 'ctx.RoundKey[3]' has read operations in process function 'AES_ECB_encrypt2'.
ERROR: [XFORM 203-711] Argument 'ctx.RoundKey[4]' failed dataflow checking: Cannot read as well as write over function parameter.
WARNING: [XFORM 203-713] Argument 'ctx.RoundKey[4]' has read and write operations in process function 'AES_init_ctx'.
WARNING: [XFORM 203-713] Argument 'ctx.RoundKey[4]' has read operations in process function 'AES_ECB_encrypt2'.
ERROR: [XFORM 203-711] Argument 'ctx.RoundKey[5]' failed dataflow checking: Cannot read as well as write over function parameter.
WARNING: [XFORM 203-713] Argument 'ctx.RoundKey[5]' has read and write operations in process function 'AES_init_ctx'.
WARNING: [XFORM 203-713] Argument 'ctx.RoundKey[5]' has read operations in process function 'AES_ECB_encrypt2'.
ERROR: [XFORM 203-711] Argument 'ctx.RoundKey[6]' failed dataflow checking: Cannot read as well as write over function parameter.
WARNING: [XFORM 203-713] Argument 'ctx.RoundKey[6]' has read and write operations in process function 'AES_init_ctx'.
WARNING: [XFORM 203-713] Argument 'ctx.RoundKey[6]' has read operations in process function 'AES_ECB_encrypt2'.
ERROR: [XFORM 203-711] Argument 'ctx.RoundKey[7]' failed dataflow checking: Cannot read as well as write over function parameter.
WARNING: [XFORM 203-713] Argument 'ctx.RoundKey[7]' has read and write operations in process function 'AES_init_ctx'.
WARNING: [XFORM 203-713] Argument 'ctx.RoundKey[7]' has read operations in process function 'AES_ECB_encrypt2'.
ERROR: [XFORM 203-711] Argument 'ctx.RoundKey[8]' failed dataflow checking: Cannot read as well as write over function parameter.
WARNING: [XFORM 203-713] Argument 'ctx.RoundKey[8]' has read and write operations in process function 'AES_init_ctx'.
WARNING: [XFORM 203-713] Argument 'ctx.RoundKey[8]' has read operations in process function 'AES_ECB_encrypt2'.
ERROR: [XFORM 203-711] Argument 'ctx.RoundKey[9]' failed dataflow checking: Cannot read as well as write over function parameter.
WARNING: [XFORM 203-713] Argument 'ctx.RoundKey[9]' has read and write operations in process function 'AES_init_ctx'.
WARNING: [XFORM 203-713] Argument 'ctx.RoundKey[9]' has read operations in process function 'AES_ECB_encrypt2'.
ERROR: [XFORM 203-711] Argument 'ctx.RoundKey[10]' failed dataflow checking: Cannot read as well as write over function parameter.
WARNING: [XFORM 203-713] Argument 'ctx.RoundKey[10]' has read and write operations in process function 'AES_init_ctx'.
WARNING: [XFORM 203-713] Argument 'ctx.RoundKey[10]' has read operations in process function 'AES_ECB_encrypt2'.
ERROR: [XFORM 203-711] Argument 'ctx.RoundKey[11]' failed dataflow checking: Cannot read as well as write over function parameter.
WARNING: [XFORM 203-713] Argument 'ctx.RoundKey[11]' has read and write operations in process function 'AES_init_ctx'.
WARNING: [XFORM 203-713] Argument 'ctx.RoundKey[11]' has read operations in process function 'AES_ECB_encrypt2'.
ERROR: [XFORM 203-711] Argument 'ctx.RoundKey[12]' failed dataflow checking: Cannot read as well as write over function parameter.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4644 ; free virtual = 16864
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4644 ; free virtual = 16864
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:437).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4644 ; free virtual = 16863
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES' (aes.c:506) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt2' into 'AES' (aes.c:507) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4643 ; free virtual = 16863
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:301).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:435) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:165) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:175) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in' (aes.c:504) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ctx.RoundKey' (aes.c:504) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'key' (aes.c:504) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'in' (aes.c:504) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES' (aes.c:506) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt2' into 'AES' (aes.c:507) automatically.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:301)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4620 ; free virtual = 16842
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4581 ; free virtual = 16803
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:185) on array 'sbox_14' and 'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:188) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:187) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.49 seconds; current allocated memory: 158.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 161.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 162.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 162.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (9.106ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Cipher' consists of the following:
	'load' operation ('sbox_14_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:258->aes.c:437) on array 'sbox_14' [161]  (2.66 ns)
	multiplexor before 'phi' operation ('UnifiedRetVal_i', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:258->aes.c:437) with incoming values : ('sbox_14_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:258->aes.c:437) ('sbox_13_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:258->aes.c:437) ('sbox_12_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:258->aes.c:437) ('sbox_11_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:258->aes.c:437) ('sbox_10_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:258->aes.c:437) ('sbox_9_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:258->aes.c:437) ('sbox_8_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:258->aes.c:437) ('sbox_7_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:258->aes.c:437) ('sbox_6_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:258->aes.c:437) ('sbox_5_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:258->aes.c:437) ('sbox_4_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:258->aes.c:437) ('sbox_3_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:258->aes.c:437) ('sbox_2_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:258->aes.c:437) ('sbox_1_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:258->aes.c:437) ('sbox_0_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:258->aes.c:437) ('sbox_15_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:258->aes.c:437) [224]  (1.7 ns)
	'phi' operation ('UnifiedRetVal_i', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:258->aes.c:437) with incoming values : ('sbox_14_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:258->aes.c:437) ('sbox_13_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:41->aes.c:258->aes.c:437) ('sbox_12_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:38->aes.c:258->aes.c:437) ('sbox_11_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:35->aes.c:258->aes.c:437) ('sbox_10_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:258->aes.c:437) ('sbox_9_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:29->aes.c:258->aes.c:437) ('sbox_8_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:26->aes.c:258->aes.c:437) ('sbox_7_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:23->aes.c:258->aes.c:437) ('sbox_6_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:20->aes.c:258->aes.c:437) ('sbox_5_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:17->aes.c:258->aes.c:437) ('sbox_4_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:14->aes.c:258->aes.c:437) ('sbox_3_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:11->aes.c:258->aes.c:437) ('sbox_2_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:8->aes.c:258->aes.c:437) ('sbox_1_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:5->aes.c:258->aes.c:437) ('sbox_0_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:2->aes.c:258->aes.c:437) ('sbox_15_load_4', aesl_mux_load.16[16 x i8]P.i8.i64:47->aes.c:258->aes.c:437) [224]  (0 ns)
	'call' operation ('call_ret', aes.c:439) to 'MixColumns' [1275]  (1.42 ns)
	'xor' operation ('xor_ln240_41', aes.c:240->aes.c:440) [1322]  (0.66 ns)
	'phi' operation ('state29_0', aes.c:240->aes.c:430) with incoming values : ('xor_ln240_9', aes.c:240->aes.c:430) ('xor_ln240_41', aes.c:240->aes.c:440) [140]  (0 ns)
	'getelementptr' operation ('sbox_10_addr_16', aesl_mux_load.16[16 x i8]P.i8.i64:31->aes.c:258->aes.c:437) [596]  (0 ns)
	'load' operation ('sbox_10_load_16', aesl_mux_load.16[16 x i8]P.i8.i64:32->aes.c:258->aes.c:437) on array 'sbox_10' [597]  (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.94 seconds; current allocated memory: 179.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.85 seconds; current allocated memory: 193.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.62 seconds; current allocated memory: 197.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 198.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 200.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 208.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 4.35 seconds; current allocated memory: 223.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_Iv' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AES' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES/ctx_Iv_address0' to 0.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES/ctx_Iv_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4647 ; free virtual = 16867
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4647 ; free virtual = 16867
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:437).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4645 ; free virtual = 16865
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:319) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4645 ; free virtual = 16865
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (aes.c:301).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:435) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:425) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (aes.c:319) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (aes.c:301)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4624 ; free virtual = 16846
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4605 ; free virtual = 16845
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.7 seconds; current allocated memory: 118.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 118.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 119.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 121.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 122.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4306 ; free virtual = 16611
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4306 ; free virtual = 16611
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:437).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4309 ; free virtual = 16610
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4309 ; free virtual = 16609
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:435) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:425) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:425)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4287 ; free virtual = 16591
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4286 ; free virtual = 16590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.02 seconds; current allocated memory: 109.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 111.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 113.404 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.04 MHz
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_rom' using block ROMs.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4310 ; free virtual = 16610
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4310 ; free virtual = 16610
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:437).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4308 ; free virtual = 16609
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4308 ; free virtual = 16609
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:435) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:425) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:425)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4285 ; free virtual = 16590
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4274 ; free virtual = 16589
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.01 seconds; current allocated memory: 109.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 111.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 113.406 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.04 MHz
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_rom' using block ROMs.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4312 ; free virtual = 16615
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4312 ; free virtual = 16615
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:437).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4312 ; free virtual = 16613
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4312 ; free virtual = 16613
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:435) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:425) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:425)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4290 ; free virtual = 16594
INFO: [XFORM 203-541] Flattening a loop nest 'SubBytes_label35' (aes.c:253:3) in function 'Cipher'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4289 ; free virtual = 16593
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.93 seconds; current allocated memory: 110.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 112.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Cipher_mux_165_8_1_1' to 'Cipher_mux_165_8_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_165_8_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4468 ; free virtual = 16771
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4468 ; free virtual = 16771
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:437).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4471 ; free virtual = 16771
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4470 ; free virtual = 16771
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:435) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:425) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:425)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4448 ; free virtual = 16752
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4446 ; free virtual = 16751
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.09 seconds; current allocated memory: 110.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 112.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'Cipher_mux_42_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 115.772 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.04 MHz
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4463 ; free virtual = 16766
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4463 ; free virtual = 16766
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:437).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4463 ; free virtual = 16764
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4463 ; free virtual = 16764
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:435) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:425) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:425)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4440 ; free virtual = 16745
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4439 ; free virtual = 16743
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.84 seconds; current allocated memory: 109.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 111.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 113.404 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.04 MHz
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_rom' using block ROMs.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4457 ; free virtual = 16760
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4457 ; free virtual = 16760
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:437).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4458 ; free virtual = 16759
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4458 ; free virtual = 16759
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:435) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:425) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:425)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4436 ; free virtual = 16740
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4435 ; free virtual = 16740
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.66 seconds; current allocated memory: 109.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 110.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 112.847 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.84 MHz
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_rom' using block ROMs.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4443 ; free virtual = 16757
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4443 ; free virtual = 16757
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:437).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4453 ; free virtual = 16755
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4454 ; free virtual = 16755
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:435) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:425) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:425)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4433 ; free virtual = 16736
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4432 ; free virtual = 16735
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.03 seconds; current allocated memory: 109.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 111.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 113.430 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.04 MHz
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_rom' using block ROMs.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4443 ; free virtual = 16746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4443 ; free virtual = 16746
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:437).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4440 ; free virtual = 16745
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4439 ; free virtual = 16745
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:435) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:425) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:425)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4419 ; free virtual = 16726
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4418 ; free virtual = 16726
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.01 seconds; current allocated memory: 109.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 110.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 112.869 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.84 MHz
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_rom' using block ROMs.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4434 ; free virtual = 16734
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4434 ; free virtual = 16734
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:437).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4430 ; free virtual = 16732
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4430 ; free virtual = 16732
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:435) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:425) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:425)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4409 ; free virtual = 16713
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4408 ; free virtual = 16712
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.02 seconds; current allocated memory: 109.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 111.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 113.428 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.04 MHz
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_rom' using block ROMs.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4412 ; free virtual = 16718
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4412 ; free virtual = 16718
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:437).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4409 ; free virtual = 16717
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4408 ; free virtual = 16716
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:435) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:425) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:425)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4388 ; free virtual = 16697
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4387 ; free virtual = 16697
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.02 seconds; current allocated memory: 109.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 111.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 113.429 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.04 MHz
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_rom' using block ROMs.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4399 ; free virtual = 16706
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4399 ; free virtual = 16706
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:437).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4396 ; free virtual = 16705
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4396 ; free virtual = 16705
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:435) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:425) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:425)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4375 ; free virtual = 16686
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 4374 ; free virtual = 16685
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.95 seconds; current allocated memory: 109.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 110.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 112.870 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.84 MHz
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_rom' using block ROMs.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2681 ; free virtual = 15784
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2681 ; free virtual = 15784
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:448).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:441).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:431).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:438).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:439).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:440).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2678 ; free virtual = 15782
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:440) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2677 ; free virtual = 15782
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Cipher' (aes.c:425).
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label33' (aes.c:436) in function 'Cipher' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:425) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:425)...432 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2650 ; free virtual = 15757
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2646 ; free virtual = 15753
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xtime'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.07 seconds; current allocated memory: 127.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 127.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Cipher'.
WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Function: Cipher): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'state_0_0' (aes.c:240->aes.c:448) and wire read on port 'state_0_0' (aes.c:240->aes.c:431).
WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Function: Cipher): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'state_0_0' (aes.c:240->aes.c:448) and wire read on port 'state_0_0' (aes.c:240->aes.c:431).
WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Function: Cipher): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between wire write on port 'state_0_0' (aes.c:240->aes.c:448) and wire read on port 'state_0_0' (aes.c:240->aes.c:431).
WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Function: Cipher): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between wire write on port 'state_0_0' (aes.c:240->aes.c:448) and wire read on port 'state_0_0' (aes.c:240->aes.c:431).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_load_13', aes.c:258->aes.c:438) on array 'sbox' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 34, Depth = 34.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.43 seconds; current allocated memory: 131.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.66 seconds; current allocated memory: 137.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xtime'.
INFO: [HLS 200-111]  Elapsed time: 2.26 seconds; current allocated memory: 138.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2610 ; free virtual = 15693
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2610 ; free virtual = 15693
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:439).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:429).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:444).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:436).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:437).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:438).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2597 ; free virtual = 15693
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:438) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2597 ; free virtual = 15693
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:434) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:425) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:438) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:425)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2583 ; free virtual = 15674
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2582 ; free virtual = 15673
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.29 seconds; current allocated memory: 109.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 111.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 113.430 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.04 MHz
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_rom' using block ROMs.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2595 ; free virtual = 15671
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2595 ; free virtual = 15671
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:458).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:455).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:456).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:448).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:457).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:449).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:450).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2593 ; free virtual = 15671
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:450) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2593 ; free virtual = 15671
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:445) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:425) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:450) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:425)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2571 ; free virtual = 15651
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2570 ; free virtual = 15650
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Loop: Cipher_label33): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'state_0_0' (aes.c:319->aes.c:450) and wire read on port 'state_0_0' (aes.c:240->aes.c:447).
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_load_20', aes.c:258->aes.c:448) on array 'sbox' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.67 seconds; current allocated memory: 109.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 111.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2572 ; free virtual = 15654
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2572 ; free virtual = 15654
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:437).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2569 ; free virtual = 15652
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2568 ; free virtual = 15652
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:435) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:425) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:425)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2547 ; free virtual = 15633
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2547 ; free virtual = 15632
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type xor(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_load_20', aes.c:258->aes.c:437) on array 'sbox' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox'.
WARNING: [SCHED 204-69] Unable to schedule 'xor' operation ('xor_ln240_91', aes.c:240->aes.c:440) due to limited resources (II = 7).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.39 seconds; current allocated memory: 109.464 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 111.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_15' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2540 ; free virtual = 15622
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2540 ; free virtual = 15622
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:437).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2537 ; free virtual = 15621
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2537 ; free virtual = 15621
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:435) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:425) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:425)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2516 ; free virtual = 15602
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2515 ; free virtual = 15601
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type xor(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_load_20', aes.c:258->aes.c:437) on array 'sbox' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox'.
WARNING: [SCHED 204-69] Unable to schedule 'xor' operation ('xor_ln240_92', aes.c:240->aes.c:440) due to limited resources (II = 5).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.51 seconds; current allocated memory: 109.464 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 111.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_15' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2513 ; free virtual = 15595
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2513 ; free virtual = 15595
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:437).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2511 ; free virtual = 15595
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2511 ; free virtual = 15595
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:435) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:425) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:425)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2490 ; free virtual = 15576
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2489 ; free virtual = 15575
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.08 seconds; current allocated memory: 109.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 111.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 113.235 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.04 MHz
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_rom' using block ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2513 ; free virtual = 15596
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2513 ; free virtual = 15596
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:437).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2511 ; free virtual = 15596
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2511 ; free virtual = 15595
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:435) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:425) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:425)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2490 ; free virtual = 15576
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2488 ; free virtual = 15575
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type xor(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_load_20', aes.c:258->aes.c:437) on array 'sbox' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.4 seconds; current allocated memory: 109.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 111.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2503 ; free virtual = 15585
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2503 ; free virtual = 15585
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:437).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2501 ; free virtual = 15585
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2501 ; free virtual = 15585
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:435) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:425) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:425)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2480 ; free virtual = 15566
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2479 ; free virtual = 15565
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.07 seconds; current allocated memory: 109.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 111.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 113.236 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.04 MHz
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_rom' using block ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2497 ; free virtual = 15579
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2497 ; free virtual = 15579
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:437).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2494 ; free virtual = 15578
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2494 ; free virtual = 15578
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:435) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:425) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:425)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2472 ; free virtual = 15559
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2471 ; free virtual = 15558
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.02 seconds; current allocated memory: 109.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 111.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 113.232 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 135.04 MHz
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_rom' using block ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2496 ; free virtual = 15578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2496 ; free virtual = 15578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:437).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2492 ; free virtual = 15578
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2493 ; free virtual = 15578
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:435) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:425) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:425)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2472 ; free virtual = 15559
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2471 ; free virtual = 15558
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type xor(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_load_20', aes.c:258->aes.c:437) on array 'sbox' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.52 seconds; current allocated memory: 109.463 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 111.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2481 ; free virtual = 15564
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2481 ; free virtual = 15564
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:437).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2479 ; free virtual = 15564
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2478 ; free virtual = 15563
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:435) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:425) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:425) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:425)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2457 ; free virtual = 15544
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2456 ; free virtual = 15543
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for operation type xor(II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_load_20', aes.c:258->aes.c:437) on array 'sbox' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox'.
WARNING: [SCHED 204-69] Unable to schedule 'xor' operation ('xor_ln240_47', aes.c:240->aes.c:440) due to limited resources (II = 5).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.52 seconds; current allocated memory: 109.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 111.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/RoundKey_15' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2464 ; free virtual = 15547
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2464 ; free virtual = 15547
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:437).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2460 ; free virtual = 15545
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES' (aes.c:506) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt2' into 'AES' (aes.c:507) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2460 ; free virtual = 15545
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:435) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:165) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:175) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'in' (aes.c:504) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ctx.RoundKey' (aes.c:504) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'key' (aes.c:504) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in' (aes.c:504) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES' (aes.c:506) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt2' into 'AES' (aes.c:507) automatically.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:425)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2436 ; free virtual = 15524
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2403 ; free virtual = 15488
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:185) on array 'sbox_14' and 'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:188) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:187) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.08 seconds; current allocated memory: 151.618 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 154.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Loop: Cipher_label33): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load_10', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:258->aes.c:437) on array 'sbox_14' and 'load' operation ('sbox_14_load_14', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:258->aes.c:437) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_18', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:258->aes.c:437) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.67 seconds; current allocated memory: 174.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.13 seconds; current allocated memory: 187.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.45 seconds; current allocated memory: 188.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 188.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 190.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 5 seconds; current allocated memory: 206.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_Iv' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AES' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES/ctx_Iv_address0' to 0.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES/ctx_Iv_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES/ctx_Iv_we0' to 0.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES/ctx_Iv_d0' to 0.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES/ctx_Iv_address1' to 0.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES/ctx_Iv_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES/ctx_Iv_we1' to 0.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES/ctx_Iv_d1' to 0.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES'.
INFO: [HLS 200-111]  Elapsed time: 8.43 seconds; current allocated memory: 241.263 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_15_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:37 ; elapsed = 00:01:42 . Memory (MB): peak = 1109.723 ; gain = 670.008 ; free physical = 2268 ; free virtual = 15394
INFO: [VHDL 208-304] Generating VHDL RTL for AES.
INFO: [VLOG 209-307] Generating Verilog RTL for AES.
INFO: [HLS 200-112] Total elapsed time: 102.06 seconds; peak allocated memory: 241.263 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2407 ; free virtual = 15493
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2407 ; free virtual = 15493
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:447).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:440).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'Cipher' (aes.c:430).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:445).
INFO: [XFORM 203-603] Inlining function 'SubBytes' into 'Cipher' (aes.c:437).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:446).
INFO: [XFORM 203-603] Inlining function 'ShiftRows' into 'Cipher' (aes.c:438).
INFO: [XFORM 203-603] Inlining function 'MixColumns' into 'Cipher' (aes.c:439).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2405 ; free virtual = 15493
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES' (aes.c:506) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt2' into 'AES' (aes.c:507) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2405 ; free virtual = 15493
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Cipher_label33' (aes.c:435) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label35' (aes.c:253) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label34' (aes.c:256) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label36' (aes.c:311) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (aes.c:165) in function 'KeyExpansion' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (aes.c:175) in function 'KeyExpansion' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'in' (aes.c:504) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ctx.RoundKey' (aes.c:504) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Tmp' (aes.c:305) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'rsbox'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'key' (aes.c:504) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in' (aes.c:504) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Tm' (aes.c:305) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'Cipher' (aes.c:319->aes.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES' (aes.c:506) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt2' into 'AES' (aes.c:507) automatically.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:185).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:186).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:187).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'KeyExpansion' (aes.c:188).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:437).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16[16 x i8]P.i8.i64' into 'Cipher' (aes.c:258->aes.c:445).
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (aes.c:425)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2381 ; free virtual = 15473
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2352 ; free virtual = 15441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'KeyExpansion' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:185) on array 'sbox_14' and 'load' operation ('sbox_14_load_3', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:188) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_2', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:187) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.23 seconds; current allocated memory: 151.631 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 154.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Cipher_label33'.
WARNING: [SCHED 204-68] The II Violation in module 'Cipher' (Loop: Cipher_label33): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('sbox_14_load_10', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:258->aes.c:437) on array 'sbox_14' and 'load' operation ('sbox_14_load_14', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:258->aes.c:437) on array 'sbox_14'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('sbox_14_load_18', aesl_mux_load.16[16 x i8]P.i8.i64:44->aes.c:258->aes.c:437) on array 'sbox_14' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.57 seconds; current allocated memory: 174.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.25 seconds; current allocated memory: 187.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.38 seconds; current allocated memory: 188.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 188.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_10' to 'KeyExpansion_sboxbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_11' to 'KeyExpansion_sboxcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_12' to 'KeyExpansion_sboxdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_13' to 'KeyExpansion_sboxeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_14' to 'KeyExpansion_sboxfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'KeyExpansion_sbox_15' to 'KeyExpansion_sboxg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 190.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 5.09 seconds; current allocated memory: 206.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/ctx_Iv' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/key_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES/in_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AES' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES/ctx_Iv_address0' to 0.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES/ctx_Iv_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES/ctx_Iv_we0' to 0.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES/ctx_Iv_d0' to 0.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES/ctx_Iv_address1' to 0.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES/ctx_Iv_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES/ctx_Iv_we1' to 0.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'AES/ctx_Iv_d1' to 0.
WARNING: [RTGEN 206-101] Port 'AES/ctx_Iv_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES'.
INFO: [HLS 200-111]  Elapsed time: 8.39 seconds; current allocated memory: 241.273 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.62 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sboxg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_10_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_11_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_12_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_13_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_14_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'Cipher_sbox_15_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:37 ; elapsed = 00:01:42 . Memory (MB): peak = 1109.723 ; gain = 670.008 ; free physical = 2183 ; free virtual = 15312
INFO: [VHDL 208-304] Generating VHDL RTL for AES.
INFO: [VLOG 209-307] Generating Verilog RTL for AES.
INFO: [HLS 200-112] Total elapsed time: 102.38 seconds; peak allocated memory: 241.273 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2390 ; free virtual = 15543
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2390 ; free virtual = 15543
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:473).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:465).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:456).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:472).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:464).
INFO: [XFORM 203-603] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:466).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2372 ; free virtual = 15542
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:463) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2372 ; free virtual = 15541
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (aes.c:384) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (aes.c:387) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3' (aes.c:361) in function 'InvCipher' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (aes.c:384) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (aes.c:387) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:451) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:451) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:451) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:463) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvCipher' (aes.c:370->aes.c:466) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvCipher' (aes.c:451)...144 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2353 ; free virtual = 15523
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2363 ; free virtual = 15521
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.34 seconds; current allocated memory: 110.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 112.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'InvCipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvCipher'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 115.465 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 156.48 MHz
INFO: [RTMG 210-279] Implementing memory 'InvCipher_rsbox_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2309 ; free virtual = 15503
INFO: [VHDL 208-304]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2392 ; free virtual = 15532
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2393 ; free virtual = 15532
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:473).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:465).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:456).
INFO: [XFORM 203-603] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:466).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2390 ; free virtual = 15532
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:463) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2389 ; free virtual = 15531
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (aes.c:361) in function 'InvCipher' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:451) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:451) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:451) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:463) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvCipher' (aes.c:370->aes.c:466) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvCipher' (aes.c:451)...144 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2368 ; free virtual = 15512
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2360 ; free virtual = 15504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.21 seconds; current allocated memory: 121.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 121.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 123.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 125.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_165_8_1_1' to 'InvCipher_mux_165bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'InvCipher_mux_42_8_1_1' to 'InvCipher_mux_42_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_165bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'InvCipher_mux_42_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 126.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_13' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from aes.c:1:
aes.c:369:533: error: expected ')'
  (*state)[i][0] = ( ((0x0e & 1) * a) ^ ((0x0e>>1 & 1) * xtime(a)) ^ ((0x0e>>2 & 1) * xtime(xtime(a))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x0b & 1) * b) ^ ((0x0b>>1 & 1) * xtime(b)) ^ ((0x0b>>2 & 1) * xtime(xtime(b))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x0d & 1) * c) ^ ((0x0d>>1 & 1) * xtime(c)) ^ ((0x0d>>2 & 1) * xtime(xtime(c))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x09 & 1) * d) ^ ((0x09>>1 & 1) * xtime(d)) ^ ((0x09>>2 & 1) * xtime(xtime(d))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(d))));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^
aes.c:369:407: note: to match this '('
  (*state)[i][0] = ( ((0x0e & 1) * a) ^ ((0x0e>>1 & 1) * xtime(a)) ^ ((0x0e>>2 & 1) * xtime(xtime(a))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x0b & 1) * b) ^ ((0x0b>>1 & 1) * xtime(b)) ^ ((0x0b>>2 & 1) * xtime(xtime(b))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x0d & 1) * c) ^ ((0x0d>>1 & 1) * xtime(c)) ^ ((0x0d>>2 & 1) * xtime(xtime(c))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x09 & 1) * d) ^ ((0x09>>1 & 1) * xtime(d)) ^ ((0x09>>2 & 1) * xtime(xtime(d))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(d))));
                                                                                                                                                                                                                                                                                                                                                                                                                      ^
aes.c:369:533: error: expected ')'
  (*state)[i][0] = ( ((0x0e & 1) * a) ^ ((0x0e>>1 & 1) * xtime(a)) ^ ((0x0e>>2 & 1) * xtime(xtime(a))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x0b & 1) * b) ^ ((0x0b>>1 & 1) * xtime(b)) ^ ((0x0b>>2 & 1) * xtime(xtime(b))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x0d & 1) * c) ^ ((0x0d>>1 & 1) * xtime(c)) ^ ((0x0d>>2 & 1) * xtime(xtime(c))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x09 & 1) * d) ^ ((0x09>>1 & 1) * xtime(d)) ^ ((0x09>>2 & 1) * xtime(xtime(d))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(d))));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^
aes.c:369:278: note: to match this '('
  (*state)[i][0] = ( ((0x0e & 1) * a) ^ ((0x0e>>1 & 1) * xtime(a)) ^ ((0x0e>>2 & 1) * xtime(xtime(a))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x0b & 1) * b) ^ ((0x0b>>1 & 1) * xtime(b)) ^ ((0x0b>>2 & 1) * xtime(xtime(b))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x0d & 1) * c) ^ ((0x0d>>1 & 1) * xtime(c)) ^ ((0x0d>>2 & 1) * xtime(xtime(c))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x09 & 1) * d) ^ ((0x09>>1 & 1) * xtime(d)) ^ ((0x09>>2 & 1) * xtime(xtime(d))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(d))));
                                                                                                                                                                                                                                                                                     ^
aes.c:369:533: error: expected ')'
  (*state)[i][0] = ( ((0x0e & 1) * a) ^ ((0x0e>>1 & 1) * xtime(a)) ^ ((0x0e>>2 & 1) * xtime(xtime(a))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x0b & 1) * b) ^ ((0x0b>>1 & 1) * xtime(b)) ^ ((0x0b>>2 & 1) * xtime(xtime(b))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x0d & 1) * c) ^ ((0x0d>>1 & 1) * xtime(c)) ^ ((0x0d>>2 & 1) * xtime(xtime(c))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x09 & 1) * d) ^ ((0x09>>1 & 1) * xtime(d)) ^ ((0x09>>2 & 1) * xtime(xtime(d))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(d))));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^
aes.c:369:149: note: to match this '('
  (*state)[i][0] = ( ((0x0e & 1) * a) ^ ((0x0e>>1 & 1) * xtime(a)) ^ ((0x0e>>2 & 1) * xtime(xtime(a))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x0b & 1) * b) ^ ((0x0b>>1 & 1) * xtime(b)) ^ ((0x0b>>2 & 1) * xtime(xtime(b))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x0d & 1) * c) ^ ((0x0d>>1 & 1) * xtime(c)) ^ ((0x0d>>2 & 1) * xtime(xtime(c))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x09 & 1) * d) ^ ((0x09>>1 & 1) * xtime(d)) ^ ((0x09>>2 & 1) * xtime(xtime(d))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(d))));
                                                                                                                                                    ^
aes.c:369:533: error: expected ')'
  (*state)[i][0] = ( ((0x0e & 1) * a) ^ ((0x0e>>1 & 1) * xtime(a)) ^ ((0x0e>>2 & 1) * xtime(xtime(a))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x0b & 1) * b) ^ ((0x0b>>1 & 1) * xtime(b)) ^ ((0x0b>>2 & 1) * xtime(xtime(b))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x0d & 1) * c) ^ ((0x0d>>1 & 1) * xtime(c)) ^ ((0x0d>>2 & 1) * xtime(xtime(c))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x09 & 1) * d) ^ ((0x09>>1 & 1) * xtime(d)) ^ ((0x09>>2 & 1) * xtime(xtime(d))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(d))));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^
aes.c:369:20: note: to match this '('
  (*state)[i][0] = ( ((0x0e & 1) * a) ^ ((0x0e>>1 & 1) * xtime(a)) ^ ((0x0e>>2 & 1) * xtime(xtime(a))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x0b & 1) * b) ^ ((0x0b>>1 & 1) * xtime(b)) ^ ((0x0b>>2 & 1) * xtime(xtime(b))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x0d & 1) * c) ^ ((0x0d>>1 & 1) * xtime(c)) ^ ((0x0d>>2 & 1) * xtime(xtime(c))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x09 & 1) * d) ^ ((0x09>>1 & 1) * xtime(d)) ^ ((0x09>>2 & 1) * xtime(xtime(d))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(d))));
                   ^
aes.c:370:533: error: expected ')'
  (*state)[i][1] = ( ((0x09 & 1) * a) ^ ((0x09>>1 & 1) * xtime(a)) ^ ((0x09>>2 & 1) * xtime(xtime(a))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x0e & 1) * b) ^ ((0x0e>>1 & 1) * xtime(b)) ^ ((0x0e>>2 & 1) * xtime(xtime(b))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x0b & 1) * c) ^ ((0x0b>>1 & 1) * xtime(c)) ^ ((0x0b>>2 & 1) * xtime(xtime(c))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x0d & 1) * d) ^ ((0x0d>>1 & 1) * xtime(d)) ^ ((0x0d>>2 & 1) * xtime(xtime(d))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(d))));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^
aes.c:370:407: note: to match this '('
  (*state)[i][1] = ( ((0x09 & 1) * a) ^ ((0x09>>1 & 1) * xtime(a)) ^ ((0x09>>2 & 1) * xtime(xtime(a))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x0e & 1) * b) ^ ((0x0e>>1 & 1) * xtime(b)) ^ ((0x0e>>2 & 1) * xtime(xtime(b))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x0b & 1) * c) ^ ((0x0b>>1 & 1) * xtime(c)) ^ ((0x0b>>2 & 1) * xtime(xtime(c))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x0d & 1) * d) ^ ((0x0d>>1 & 1) * xtime(d)) ^ ((0x0d>>2 & 1) * xtime(xtime(d))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(d))));
                                                                                                                                                                                                                                                                                                                                                                                                                      ^
aes.c:370:533: error: expected ')'
  (*state)[i][1] = ( ((0x09 & 1) * a) ^ ((0x09>>1 & 1) * xtime(a)) ^ ((0x09>>2 & 1) * xtime(xtime(a))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x0e & 1) * b) ^ ((0x0e>>1 & 1) * xtime(b)) ^ ((0x0e>>2 & 1) * xtime(xtime(b))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x0b & 1) * c) ^ ((0x0b>>1 & 1) * xtime(c)) ^ ((0x0b>>2 & 1) * xtime(xtime(c))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x0d & 1) * d) ^ ((0x0d>>1 & 1) * xtime(d)) ^ ((0x0d>>2 & 1) * xtime(xtime(d))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(d))));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^
aes.c:370:278: note: to match this '('
  (*state)[i][1] = ( ((0x09 & 1) * a) ^ ((0x09>>1 & 1) * xtime(a)) ^ ((0x09>>2 & 1) * xtime(xtime(a))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x0e & 1) * b) ^ ((0x0e>>1 & 1) * xtime(b)) ^ ((0x0e>>2 & 1) * xtime(xtime(b))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x0b & 1) * c) ^ ((0x0b>>1 & 1) * xtime(c)) ^ ((0x0b>>2 & 1) * xtime(xtime(c))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x0d & 1) * d) ^ ((0x0d>>1 & 1) * xtime(d)) ^ ((0x0d>>2 & 1) * xtime(xtime(d))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(d))));
                                                                                                                                                                                                                                                                                     ^
aes.c:370:533: error: expected ')'
  (*state)[i][1] = ( ((0x09 & 1) * a) ^ ((0x09>>1 & 1) * xtime(a)) ^ ((0x09>>2 & 1) * xtime(xtime(a))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x0e & 1) * b) ^ ((0x0e>>1 & 1) * xtime(b)) ^ ((0x0e>>2 & 1) * xtime(xtime(b))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x0b & 1) * c) ^ ((0x0b>>1 & 1) * xtime(c)) ^ ((0x0b>>2 & 1) * xtime(xtime(c))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x0d & 1) * d) ^ ((0x0d>>1 & 1) * xtime(d)) ^ ((0x0d>>2 & 1) * xtime(xtime(d))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(d))));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^
aes.c:370:149: note: to match this '('
  (*state)[i][1] = ( ((0x09 & 1) * a) ^ ((0x09>>1 & 1) * xtime(a)) ^ ((0x09>>2 & 1) * xtime(xtime(a))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x0e & 1) * b) ^ ((0x0e>>1 & 1) * xtime(b)) ^ ((0x0e>>2 & 1) * xtime(xtime(b))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x0b & 1) * c) ^ ((0x0b>>1 & 1) * xtime(c)) ^ ((0x0b>>2 & 1) * xtime(xtime(c))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x0d & 1) * d) ^ ((0x0d>>1 & 1) * xtime(d)) ^ ((0x0d>>2 & 1) * xtime(xtime(d))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(d))));
                                                                                                                                                    ^
aes.c:370:533: error: expected ')'
  (*state)[i][1] = ( ((0x09 & 1) * a) ^ ((0x09>>1 & 1) * xtime(a)) ^ ((0x09>>2 & 1) * xtime(xtime(a))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x0e & 1) * b) ^ ((0x0e>>1 & 1) * xtime(b)) ^ ((0x0e>>2 & 1) * xtime(xtime(b))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x0b & 1) * c) ^ ((0x0b>>1 & 1) * xtime(c)) ^ ((0x0b>>2 & 1) * xtime(xtime(c))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x0d & 1) * d) ^ ((0x0d>>1 & 1) * xtime(d)) ^ ((0x0d>>2 & 1) * xtime(xtime(d))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(d))));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^
aes.c:370:20: note: to match this '('
  (*state)[i][1] = ( ((0x09 & 1) * a) ^ ((0x09>>1 & 1) * xtime(a)) ^ ((0x09>>2 & 1) * xtime(xtime(a))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x0e & 1) * b) ^ ((0x0e>>1 & 1) * xtime(b)) ^ ((0x0e>>2 & 1) * xtime(xtime(b))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x0b & 1) * c) ^ ((0x0b>>1 & 1) * xtime(c)) ^ ((0x0b>>2 & 1) * xtime(xtime(c))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x0d & 1) * d) ^ ((0x0d>>1 & 1) * xtime(d)) ^ ((0x0d>>2 & 1) * xtime(xtime(d))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(d))));
                   ^
aes.c:371:533: error: expected ')'
  (*state)[i][2] = ( ((0x0d & 1) * a) ^ ((0x0d>>1 & 1) * xtime(a)) ^ ((0x0d>>2 & 1) * xtime(xtime(a))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x09 & 1) * b) ^ ((0x09>>1 & 1) * xtime(b)) ^ ((0x09>>2 & 1) * xtime(xtime(b))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x0e & 1) * c) ^ ((0x0e>>1 & 1) * xtime(c)) ^ ((0x0e>>2 & 1) * xtime(xtime(c))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x0b & 1) * d) ^ ((0x0b>>1 & 1) * xtime(d)) ^ ((0x0b>>2 & 1) * xtime(xtime(d))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(d))));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^
aes.c:371:407: note: to match this '('
  (*state)[i][2] = ( ((0x0d & 1) * a) ^ ((0x0d>>1 & 1) * xtime(a)) ^ ((0x0d>>2 & 1) * xtime(xtime(a))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x09 & 1) * b) ^ ((0x09>>1 & 1) * xtime(b)) ^ ((0x09>>2 & 1) * xtime(xtime(b))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x0e & 1) * c) ^ ((0x0e>>1 & 1) * xtime(c)) ^ ((0x0e>>2 & 1) * xtime(xtime(c))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x0b & 1) * d) ^ ((0x0b>>1 & 1) * xtime(d)) ^ ((0x0b>>2 & 1) * xtime(xtime(d))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(d))));
                                                                                                                                                                                                                                                                                                                                                                                                                      ^
aes.c:371:533: error: expected ')'
  (*state)[i][2] = ( ((0x0d & 1) * a) ^ ((0x0d>>1 & 1) * xtime(a)) ^ ((0x0d>>2 & 1) * xtime(xtime(a))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x09 & 1) * b) ^ ((0x09>>1 & 1) * xtime(b)) ^ ((0x09>>2 & 1) * xtime(xtime(b))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x0e & 1) * c) ^ ((0x0e>>1 & 1) * xtime(c)) ^ ((0x0e>>2 & 1) * xtime(xtime(c))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x0b & 1) * d) ^ ((0x0b>>1 & 1) * xtime(d)) ^ ((0x0b>>2 & 1) * xtime(xtime(d))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(d))));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^
aes.c:371:278: note: to match this '('
  (*state)[i][2] = ( ((0x0d & 1) * a) ^ ((0x0d>>1 & 1) * xtime(a)) ^ ((0x0d>>2 & 1) * xtime(xtime(a))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x09 & 1) * b) ^ ((0x09>>1 & 1) * xtime(b)) ^ ((0x09>>2 & 1) * xtime(xtime(b))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x0e & 1) * c) ^ ((0x0e>>1 & 1) * xtime(c)) ^ ((0x0e>>2 & 1) * xtime(xtime(c))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x0b & 1) * d) ^ ((0x0b>>1 & 1) * xtime(d)) ^ ((0x0b>>2 & 1) * xtime(xtime(d))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(d))));
                                                                                                                                                                                                                                                                                     ^
aes.c:371:533: error: expected ')'
  (*state)[i][2] = ( ((0x0d & 1) * a) ^ ((0x0d>>1 & 1) * xtime(a)) ^ ((0x0d>>2 & 1) * xtime(xtime(a))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x09 & 1) * b) ^ ((0x09>>1 & 1) * xtime(b)) ^ ((0x09>>2 & 1) * xtime(xtime(b))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x0e & 1) * c) ^ ((0x0e>>1 & 1) * xtime(c)) ^ ((0x0e>>2 & 1) * xtime(xtime(c))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x0b & 1) * d) ^ ((0x0b>>1 & 1) * xtime(d)) ^ ((0x0b>>2 & 1) * xtime(xtime(d))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(d))));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^
aes.c:371:149: note: to match this '('
  (*state)[i][2] = ( ((0x0d & 1) * a) ^ ((0x0d>>1 & 1) * xtime(a)) ^ ((0x0d>>2 & 1) * xtime(xtime(a))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x09 & 1) * b) ^ ((0x09>>1 & 1) * xtime(b)) ^ ((0x09>>2 & 1) * xtime(xtime(b))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x0e & 1) * c) ^ ((0x0e>>1 & 1) * xtime(c)) ^ ((0x0e>>2 & 1) * xtime(xtime(c))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x0b & 1) * d) ^ ((0x0b>>1 & 1) * xtime(d)) ^ ((0x0b>>2 & 1) * xtime(xtime(d))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(d))));
                                                                                                                                                    ^
aes.c:371:533: error: expected ')'
  (*state)[i][2] = ( ((0x0d & 1) * a) ^ ((0x0d>>1 & 1) * xtime(a)) ^ ((0x0d>>2 & 1) * xtime(xtime(a))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x09 & 1) * b) ^ ((0x09>>1 & 1) * xtime(b)) ^ ((0x09>>2 & 1) * xtime(xtime(b))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x0e & 1) * c) ^ ((0x0e>>1 & 1) * xtime(c)) ^ ((0x0e>>2 & 1) * xtime(xtime(c))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x0b & 1) * d) ^ ((0x0b>>1 & 1) * xtime(d)) ^ ((0x0b>>2 & 1) * xtime(xtime(d))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(d))));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^
aes.c:371:20: note: to match this '('
  (*state)[i][2] = ( ((0x0d & 1) * a) ^ ((0x0d>>1 & 1) * xtime(a)) ^ ((0x0d>>2 & 1) * xtime(xtime(a))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x09 & 1) * b) ^ ((0x09>>1 & 1) * xtime(b)) ^ ((0x09>>2 & 1) * xtime(xtime(b))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x0e & 1) * c) ^ ((0x0e>>1 & 1) * xtime(c)) ^ ((0x0e>>2 & 1) * xtime(xtime(c))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x0b & 1) * d) ^ ((0x0b>>1 & 1) * xtime(d)) ^ ((0x0b>>2 & 1) * xtime(xtime(d))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(d))));
                   ^
aes.c:372:533: error: expected ')'
  (*state)[i][3] = ( ((0x0b & 1) * a) ^ ((0x0b>>1 & 1) * xtime(a)) ^ ((0x0b>>2 & 1) * xtime(xtime(a))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x0d & 1) * b) ^ ((0x0d>>1 & 1) * xtime(b)) ^ ((0x0d>>2 & 1) * xtime(xtime(b))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x09 & 1) * c) ^ ((0x09>>1 & 1) * xtime(c)) ^ ((0x09>>2 & 1) * xtime(xtime(c))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x0e & 1) * d) ^ ((0x0e>>1 & 1) * xtime(d)) ^ ((0x0e>>2 & 1) * xtime(xtime(d))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(d))));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^
aes.c:372:407: note: to match this '('
  (*state)[i][3] = ( ((0x0b & 1) * a) ^ ((0x0b>>1 & 1) * xtime(a)) ^ ((0x0b>>2 & 1) * xtime(xtime(a))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x0d & 1) * b) ^ ((0x0d>>1 & 1) * xtime(b)) ^ ((0x0d>>2 & 1) * xtime(xtime(b))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x09 & 1) * c) ^ ((0x09>>1 & 1) * xtime(c)) ^ ((0x09>>2 & 1) * xtime(xtime(c))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x0e & 1) * d) ^ ((0x0e>>1 & 1) * xtime(d)) ^ ((0x0e>>2 & 1) * xtime(xtime(d))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(d))));
                                                                                                                                                                                                                                                                                                                                                                                                                      ^
aes.c:372:533: error: expected ')'
  (*state)[i][3] = ( ((0x0b & 1) * a) ^ ((0x0b>>1 & 1) * xtime(a)) ^ ((0x0b>>2 & 1) * xtime(xtime(a))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x0d & 1) * b) ^ ((0x0d>>1 & 1) * xtime(b)) ^ ((0x0d>>2 & 1) * xtime(xtime(b))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x09 & 1) * c) ^ ((0x09>>1 & 1) * xtime(c)) ^ ((0x09>>2 & 1) * xtime(xtime(c))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x0e & 1) * d) ^ ((0x0e>>1 & 1) * xtime(d)) ^ ((0x0e>>2 & 1) * xtime(xtime(d))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(d))));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^
aes.c:372:278: note: to match this '('
  (*state)[i][3] = ( ((0x0b & 1) * a) ^ ((0x0b>>1 & 1) * xtime(a)) ^ ((0x0b>>2 & 1) * xtime(xtime(a))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x0d & 1) * b) ^ ((0x0d>>1 & 1) * xtime(b)) ^ ((0x0d>>2 & 1) * xtime(xtime(b))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x09 & 1) * c) ^ ((0x09>>1 & 1) * xtime(c)) ^ ((0x09>>2 & 1) * xtime(xtime(c))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x0e & 1) * d) ^ ((0x0e>>1 & 1) * xtime(d)) ^ ((0x0e>>2 & 1) * xtime(xtime(d))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(d))));
                                                                                                                                                                                                                                                                                     ^
aes.c:372:533: error: expected ')'
  (*state)[i][3] = ( ((0x0b & 1) * a) ^ ((0x0b>>1 & 1) * xtime(a)) ^ ((0x0b>>2 & 1) * xtime(xtime(a))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x0d & 1) * b) ^ ((0x0d>>1 & 1) * xtime(b)) ^ ((0x0d>>2 & 1) * xtime(xtime(b))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x09 & 1) * c) ^ ((0x09>>1 & 1) * xtime(c)) ^ ((0x09>>2 & 1) * xtime(xtime(c))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x0e & 1) * d) ^ ((0x0e>>1 & 1) * xtime(d)) ^ ((0x0e>>2 & 1) * xtime(xtime(d))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(d))));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^
aes.c:372:149: note: to match this '('
  (*state)[i][3] = ( ((0x0b & 1) * a) ^ ((0x0b>>1 & 1) * xtime(a)) ^ ((0x0b>>2 & 1) * xtime(xtime(a))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x0d & 1) * b) ^ ((0x0d>>1 & 1) * xtime(b)) ^ ((0x0d>>2 & 1) * xtime(xtime(b))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x09 & 1) * c) ^ ((0x09>>1 & 1) * xtime(c)) ^ ((0x09>>2 & 1) * xtime(xtime(c))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x0e & 1) * d) ^ ((0x0e>>1 & 1) * xtime(d)) ^ ((0x0e>>2 & 1) * xtime(xtime(d))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(d))));
                                                                                                                                                    ^
aes.c:372:533: error: expected ')'
  (*state)[i][3] = ( ((0x0b & 1) * a) ^ ((0x0b>>1 & 1) * xtime(a)) ^ ((0x0b>>2 & 1) * xtime(xtime(a))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x0d & 1) * b) ^ ((0x0d>>1 & 1) * xtime(b)) ^ ((0x0d>>2 & 1) * xtime(xtime(b))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x09 & 1) * c) ^ ((0x09>>1 & 1) * xtime(c)) ^ ((0x09>>2 & 1) * xtime(xtime(c))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x0e & 1) * d) ^ ((0x0e>>1 & 1) * xtime(d)) ^ ((0x0e>>2 & 1) * xtime(xtime(d))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(d))));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ^
aes.c:372:20: note: to match this '('
  (*state)[i][3] = ( ((0x0b & 1) * a) ^ ((0x0b>>1 & 1) * xtime(a)) ^ ((0x0b>>2 & 1) * xtime(xtime(a))) ^ ((0x0b>>3 & 1) * xtime(xtime(xtime(a)))) ^ ( ((0x0d & 1) * b) ^ ((0x0d>>1 & 1) * xtime(b)) ^ ((0x0d>>2 & 1) * xtime(xtime(b))) ^ ((0x0d>>3 & 1) * xtime(xtime(xtime(b)))) ^ ( ((0x09 & 1) * c) ^ ((0x09>>1 & 1) * xtime(c)) ^ ((0x09>>2 & 1) * xtime(xtime(c))) ^ ((0x09>>3 & 1) * xtime(xtime(xtime(c)))) ^ ( ((0x0e & 1) * d) ^ ((0x0e>>1 & 1) * xtime(d)) ^ ((0x0e>>2 & 1) * xtime(xtime(d))) ^ ((0x0e>>3 & 1) * xtime(xtime(xtime(d))));
                   ^
16 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2194 ; free virtual = 15327
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2194 ; free virtual = 15327
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:472).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:464).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:455).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:471).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:463).
INFO: [XFORM 203-603] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:465).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2201 ; free virtual = 15325
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:462) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2201 ; free virtual = 15325
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (aes.c:383) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (aes.c:386) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3' (aes.c:360) in function 'InvCipher' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (aes.c:383) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (aes.c:386) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:450) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:450) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:450) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:462) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvCipher' (aes.c:369->aes.c:465) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvCipher' (aes.c:450)...144 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2179 ; free virtual = 15306
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2178 ; free virtual = 15305
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.46 seconds; current allocated memory: 110.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 112.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'InvCipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvCipher'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 115.454 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 156.48 MHz
INFO: [RTMG 210-279] Implementing memory 'InvCipher_rsbox_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2150 ; free virtual = 15284
INFO: [VHDL 208-304]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2269 ; free virtual = 15402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2269 ; free virtual = 15402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:471).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:463).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:454).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:470).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:462).
INFO: [XFORM 203-603] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:464).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2276 ; free virtual = 15403
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:461) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2274 ; free virtual = 15403
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (aes.c:382) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (aes.c:385) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3' (aes.c:359) in function 'InvCipher' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (aes.c:382) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (aes.c:385) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:449) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:449) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:449) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:461) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvCipher' (aes.c:368->aes.c:464) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvCipher' (aes.c:449)...144 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2256 ; free virtual = 15391
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2255 ; free virtual = 15391
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.51 seconds; current allocated memory: 110.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 112.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'InvCipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvCipher'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 115.463 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 156.48 MHz
INFO: [RTMG 210-279] Implementing memory 'InvCipher_rsbox_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2241 ; free virtual = 15371
INFO: [VHDL 208-304]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2284 ; free virtual = 15405
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2284 ; free virtual = 15405
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (aes.c:359) in function 'InvMixColumns': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:471).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:463).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:454).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:470).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:462).
INFO: [XFORM 203-603] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:464).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2280 ; free virtual = 15404
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:461) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2280 ; free virtual = 15404
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3' (aes.c:359) in function 'InvCipher': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (aes.c:382) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (aes.c:385) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (aes.c:359) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (aes.c:382) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (aes.c:385) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:449) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:449) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:449) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:461) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvCipher' (aes.c:449)...152 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2259 ; free virtual = 15384
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2258 ; free virtual = 15383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.67 seconds; current allocated memory: 118.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 118.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.639ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'InvCipher' consists of the following:
	'call' operation ('tmp', aes.c:368->aes.c:464) to 'xtime' [252]  (3.11 ns)
	'call' operation ('tmp_2', aes.c:368->aes.c:464) to 'xtime' [253]  (3.11 ns)
	'call' operation ('tmp_5', aes.c:368->aes.c:464) to 'xtime' [254]  (3.11 ns)
	'xor' operation ('xor_ln368_5', aes.c:368->aes.c:464) [269]  (0 ns)
	'xor' operation ('xor_ln368_8', aes.c:368->aes.c:464) [272]  (0.66 ns)
	'xor' operation ('xor_ln368_9', aes.c:368->aes.c:464) [273]  (0.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 119.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 121.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xtime'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 122.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2247 ; free virtual = 15369
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2247 ; free virtual = 15369
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:471).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:463).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:454).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:470).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:462).
INFO: [XFORM 203-603] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:464).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2244 ; free virtual = 15368
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:461) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2244 ; free virtual = 15367
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (aes.c:382) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (aes.c:385) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3' (aes.c:359) in function 'InvCipher' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (aes.c:382) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (aes.c:385) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:449) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:449) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:449) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:461) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvCipher' (aes.c:368->aes.c:464) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvCipher' (aes.c:449)...144 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2223 ; free virtual = 15348
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (aes.c:459:7) in function 'InvCipher' : 

the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2221 ; free virtual = 15347
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.37 seconds; current allocated memory: 110.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 112.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'InvCipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvCipher'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 115.586 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 156.48 MHz
INFO: [RTMG 210-279] Implementing memory 'InvCipher_rsbox_rom' using block ROMs.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2230 ; free virtual = 15362
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2230 ; free virtual = 15362
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:471).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:463).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:454).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:470).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:462).
INFO: [XFORM 203-603] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:464).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2238 ; free virtual = 15361
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:461) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2220 ; free virtual = 15361
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (aes.c:382) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (aes.c:385) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3' (aes.c:359) in function 'InvCipher' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (aes.c:382) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (aes.c:385) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:449) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:449) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:449) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:461) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvCipher' (aes.c:368->aes.c:464) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvCipher' (aes.c:449)...144 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2200 ; free virtual = 15342
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2197 ; free virtual = 15341
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.62 seconds; current allocated memory: 110.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 112.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'InvCipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvCipher'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 115.461 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 156.48 MHz
INFO: [RTMG 210-279] Implementing memory 'InvCipher_rsbox_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2165 ; free virtual = 15321
INFO: [VHDL 208-304]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2229 ; free virtual = 15361
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2229 ; free virtual = 15361
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:472).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:464).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:454).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:471).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:463).
INFO: [XFORM 203-603] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:465).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2212 ; free virtual = 15360
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:462) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2216 ; free virtual = 15360
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (aes.c:459) in function 'InvCipher' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-2.3' (aes.c:359) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (aes.c:382) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (aes.c:385) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (aes.c:359) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (aes.c:382) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (aes.c:385) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:449) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:449) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:449) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:462) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvCipher' (aes.c:449)...152 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2210 ; free virtual = 15340
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2196 ; free virtual = 15339
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xtime'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.25 seconds; current allocated memory: 118.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 118.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'InvCipher' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('rsbox_load_27', aes.c:388->aes.c:463) on array 'rsbox' and 'load' operation ('rsbox_load_29', aes.c:388->aes.c:463) on array 'rsbox'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('rsbox_load_20', aes.c:388->aes.c:463) on array 'rsbox' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'rsbox'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 119.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 121.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xtime'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 122.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2211 ; free virtual = 15344
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2211 ; free virtual = 15344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:483).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:478).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:469).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:481).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:471).
INFO: [XFORM 203-603] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:479).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2199 ; free virtual = 15343
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:470) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2197 ; free virtual = 15343
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (aes.c:382) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (aes.c:385) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2' (aes.c:359) in function 'InvCipher' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (aes.c:382) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (aes.c:385) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:449) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:449) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:449) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:470) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvCipher' (aes.c:368->aes.c:479) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvCipher' (aes.c:449)...144 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2191 ; free virtual = 15323
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2190 ; free virtual = 15322
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.42 seconds; current allocated memory: 110.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 112.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'InvCipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvCipher'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 115.594 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 172.09 MHz
INFO: [RTMG 210-279] Implementing memory 'InvCipher_rsbox_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2164 ; free virtual = 15305
INFO: [VHDL 208-304]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2222 ; free virtual = 15344
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2222 ; free virtual = 15344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:483).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:478).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:469).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:481).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:471).
INFO: [XFORM 203-603] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:479).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2219 ; free virtual = 15343
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:470) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2219 ; free virtual = 15343
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (aes.c:475) in function 'InvCipher' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-3.2' (aes.c:359) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (aes.c:382) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (aes.c:385) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (aes.c:359) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (aes.c:382) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (aes.c:385) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:449) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:449) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:449) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:470) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvCipher' (aes.c:449)...152 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2198 ; free virtual = 15324
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2187 ; free virtual = 15323
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xtime'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.96 seconds; current allocated memory: 118.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 118.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'InvCipher' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('rsbox_load_27', aes.c:388->aes.c:481) on array 'rsbox' and 'load' operation ('rsbox_load_29', aes.c:388->aes.c:481) on array 'rsbox'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('rsbox_load_20', aes.c:388->aes.c:481) on array 'rsbox' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'rsbox'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 119.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 121.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xtime'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 122.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2187 ; free virtual = 15320
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2187 ; free virtual = 15320
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:483).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:478).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:469).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:481).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:471).
INFO: [XFORM 203-603] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:479).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2170 ; free virtual = 15319
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:470) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2174 ; free virtual = 15319
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (aes.c:382) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (aes.c:385) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.2' (aes.c:359) in function 'InvCipher' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (aes.c:382) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (aes.c:385) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:449) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:449) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:449) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:470) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'InvCipher' (aes.c:368->aes.c:479) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvCipher' (aes.c:449)...144 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2154 ; free virtual = 15300
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2168 ; free virtual = 15299
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.59 seconds; current allocated memory: 110.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 112.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'InvCipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvCipher'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 115.590 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 172.09 MHz
INFO: [RTMG 210-279] Implementing memory 'InvCipher_rsbox_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2137 ; free virtual = 15280
INFO: [VHDL 208-304]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2159 ; free virtual = 15310
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2159 ; free virtual = 15310
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:483).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:478).
INFO: [XFORM 203-603] Inlining function 'AddRoundKey' into 'InvCipher' (aes.c:469).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:481).
INFO: [XFORM 203-603] Inlining function 'InvSubBytes' into 'InvCipher' (aes.c:471).
INFO: [XFORM 203-603] Inlining function 'InvMixColumns' into 'InvCipher' (aes.c:479).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2154 ; free virtual = 15309
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:470) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2164 ; free virtual = 15309
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (aes.c:475) in function 'InvCipher' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-3.2' (aes.c:359) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label38' (aes.c:235) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label37' (aes.c:238) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (aes.c:382) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (aes.c:385) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (aes.c:359) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (aes.c:382) in function 'InvCipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3.1' (aes.c:385) in function 'InvCipher' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:449) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (aes.c:449) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'state' (aes.c:449) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'InvShiftRows' into 'InvCipher' (aes.c:470) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'InvCipher' (aes.c:449)...152 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2160 ; free virtual = 15290
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 2139 ; free virtual = 15289
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'InvCipher' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'xtime'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.22 seconds; current allocated memory: 118.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 118.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'InvCipher' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('rsbox_load_27', aes.c:388->aes.c:481) on array 'rsbox' and 'load' operation ('rsbox_load_29', aes.c:388->aes.c:481) on array 'rsbox'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('rsbox_load_20', aes.c:388->aes.c:481) on array 'rsbox' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'rsbox'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 119.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 121.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xtime' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xtime'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 122.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvCipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/state_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'InvCipher/RoundKey_0' to 'ap_memory'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
