<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html><head><title>module ti.catalog.arm.cortexm3.concertoInit.Boot</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/*
</span>     2    <span class="comment"> * Copyright (c) 2016, Texas Instruments Incorporated
</span>     3    <span class="comment"> * All rights reserved.
</span>     4    <span class="comment"> *
</span>     5    <span class="comment"> * Redistribution and use in source and binary forms, with or without
</span>     6    <span class="comment"> * modification, are permitted provided that the following conditions
</span>     7    <span class="comment"> * are met:
</span>     8    <span class="comment"> *
</span>     9    <span class="comment"> * *  Redistributions of source code must retain the above copyright
</span>    10    <span class="comment"> *    notice, this list of conditions and the following disclaimer.
</span>    11    <span class="comment"> *
</span>    12    <span class="comment"> * *  Redistributions in binary form must reproduce the above copyright
</span>    13    <span class="comment"> *    notice, this list of conditions and the following disclaimer in the
</span>    14    <span class="comment"> *    documentation and/or other materials provided with the distribution.
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of
</span>    17    <span class="comment"> *    its contributors may be used to endorse or promote products derived
</span>    18    <span class="comment"> *    from this software without specific prior written permission.
</span>    19    <span class="comment"> *
</span>    20    <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
</span>    21    <span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
</span>    22    <span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
</span>    23    <span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
</span>    24    <span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
</span>    25    <span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
</span>    26    <span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
</span>    27    <span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
</span>    28    <span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
</span>    29    <span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
</span>    30    <span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
</span>    31    <span class="comment"> */</span>
    32    
    33    <span class="comment">/*
</span>    34    <span class="comment"> *  ======== Boot.xdc ========
</span>    35    <span class="comment"> *
</span>    36    <span class="comment"> */</span>
    37    
    38    <span class=key>package</span> ti.catalog.arm.cortexm3.concertoInit;
    39    
    40    import xdc.rov.ViewInfo;
    41    
    42    <span class="xdoc">/*!
</span>    43    <span class="xdoc"> *  ======== Boot ========
</span>    44    <span class="xdoc"> *  Concerto M3 Boot Support.
</span>    45    <span class="xdoc"> *
</span>    46    <span class="xdoc"> *  The Boot module supports boot initialization for the Concerto M3 core.
</span>    47    <span class="xdoc"> *  A special boot init function is created based on the configuration
</span>    48    <span class="xdoc"> *  settings for this module.  This function is hooked into the
</span>    49    <span class="xdoc"> *  xdc.runtime.Reset.fxns[] array and called very early at boot time (prior
</span>    50    <span class="xdoc"> *  to cinit processing).
</span>    51    <span class="xdoc"> *
</span>    52    <span class="xdoc"> *  The code to support the boot module is placed in a separate section
</span>    53    <span class="xdoc"> *  named `".text:.bootCodeSection"` to allow placement of this section in
</span>    54    <span class="xdoc"> *  the linker .cmd file if necessary. This section is a subsection of the
</span>    55    <span class="xdoc"> *  `".text"` section so this code will be placed into the .text section unless
</span>    56    <span class="xdoc"> *  explicitly placed, either through
</span>    57    <span class="xdoc"> *  `{<b>@link</b> xdc.cfg.Program#sectMap Program.sectMap}` or through a linker
</span>    58    <span class="xdoc"> *  command file.
</span>    59    <span class="xdoc"> */</span>
    60    @Template(<span class="string">"./Boot.xdt"</span>)
    61    @NoRuntime
    62    <span class=key>module</span> Boot
    63    {
    64        <span class="xdoc">/*! System PLL Fractional Multiplier (SPLLFMULT) value */</span>
    65        <span class=key>metaonly</span> <span class=key>enum</span> FractMult {
    66            Fract_0  = 0x000,       <span class="xdoc">/*! Fractional multiplier is 0 */</span>
    67            Fract_25 = 0x100,       <span class="xdoc">/*! Fractional multiplier is 0.25 */</span>
    68            Fract_50 = 0x200,       <span class="xdoc">/*! Fractional multiplier is 0.5 */</span>
    69            Fract_75 = 0x300        <span class="xdoc">/*! Fractional multiplier is 0.75 */</span>
    70        }
    71    
    72        <span class="xdoc">/*! System Clock Divider (SYSDIVSEL) value */</span>
    73        <span class=key>metaonly</span> <span class=key>enum</span> SysDiv {
    74            Div_1 = 0x0,            <span class="xdoc">/*! Divide by 1 */</span>
    75            Div_2 = 0x1,            <span class="xdoc">/*! Divide by 2 */</span>
    76            Div_4 = 0x2,            <span class="xdoc">/*! Divide by 4 */</span>
    77            Div_8 = 0x3             <span class="xdoc">/*! Divide by 8 */</span>
    78        };
    79    
    80        <span class="xdoc">/*! M3 Subsystem Clock Divider (M3SSDIVSEL) value */</span>
    81        <span class=key>metaonly</span> <span class=key>enum</span> M3Div {
    82            M3Div_1 = 0x0,          <span class="xdoc">/*! Divide by 1 */</span>
    83            M3Div_2 = 0x1,          <span class="xdoc">/*! Divide by 2 */</span>
    84            M3Div_4 = 0x2           <span class="xdoc">/*! Divide by 4 */</span>
    85        };
    86    
    87        <span class=key>metaonly</span> <span class=key>struct</span> ModuleView {
    88            Bool configureClocks;
    89            UInt OSCCLK;
    90            UInt SPLLIMULT;
    91            String SPLLFMULT;
    92            String SYSDIVSEL;
    93            String M3SSDIVSEL;
    94            Bool bootC28;
    95        }
    96    
    97        @Facet
    98        <span class=key>metaonly</span> <span class=key>config</span> ViewInfo.Instance rovViewInfo =
    99            ViewInfo.create({
   100                viewMap: [
   101                [
   102                    <span class="string">'Module'</span>,
   103                    {
   104                        type: ViewInfo.MODULE,
   105                        viewInitFxn: <span class="string">'viewInitModule'</span>,
   106                        structName: <span class="string">'ModuleView'</span>
   107                    }
   108                ],
   109                ]
   110            });
   111    
   112         <span class="xdoc">/*!
</span>   113    <span class="xdoc">     *  Flash controller configuration flag, default is true.
</span>   114    <span class="xdoc">     *
</span>   115    <span class="xdoc">     *  Set to true to enable the configuration of the Flash controller
</span>   116    <span class="xdoc">     *  wait states, program and data cache.
</span>   117    <span class="xdoc">     */</span>
   118        <span class=key>metaonly</span> <span class=key>config</span> Bool configureFlashController = <span class=key>true</span>;
   119    
   120        <span class="xdoc">/*!
</span>   121    <span class="xdoc">     *  Clock configuration flag, default is false.
</span>   122    <span class="xdoc">     *
</span>   123    <span class="xdoc">     *  Set to true to configure the PLL and system and M3 subsystem clock
</span>   124    <span class="xdoc">     *  dividers.
</span>   125    <span class="xdoc">     */</span>
   126        <span class=key>config</span> Bool configureClocks = <span class=key>false</span>;
   127    
   128        <span class="xdoc">/*!
</span>   129    <span class="xdoc">     *  ======== sharedMemoryEnable ========
</span>   130    <span class="xdoc">     *  Shared RAM memory enable mask.
</span>   131    <span class="xdoc">     *
</span>   132    <span class="xdoc">     *  This parameter is used for writing the MEMCNF register.
</span>   133    <span class="xdoc">     *  By default, all shared RAM segments will be enabled at runtime.
</span>   134    <span class="xdoc">     *  To disable a shared RAM segment, set the corresponding bit to 0.
</span>   135    <span class="xdoc">     *  If any data is loaded to a shared RAM segment, the segment must
</span>   136    <span class="xdoc">     *  be enabled prior to loading the program through other means.
</span>   137    <span class="xdoc">     */</span>
   138        <span class=key>config</span> Bits32 sharedMemoryEnable = 0xffffffff;
   139    
   140        <span class="xdoc">/*!
</span>   141    <span class="xdoc">     *  ======== sharedMemoryOwnerMask ========
</span>   142    <span class="xdoc">     *  Shared RAM owner select mask.
</span>   143    <span class="xdoc">     *
</span>   144    <span class="xdoc">     *  This parameter is used for writing the MSxMSEL register.
</span>   145    <span class="xdoc">     *  By default, each value of each shared RAM select bit is '0'.
</span>   146    <span class="xdoc">     *  This means the M3 is the owner and has write access based upon
</span>   147    <span class="xdoc">     *  the sharedMemoryAccess bits.  Setting a '1' in any bit position
</span>   148    <span class="xdoc">     *  makes the C28 the owner of that shared RAM segment.
</span>   149    <span class="xdoc">     */</span>
   150        <span class=key>config</span> Bits32 sharedMemoryOwnerMask = 0;
   151    
   152        <span class="xdoc">/*!
</span>   153    <span class="xdoc">     *  ======== sharedMemoryAccess ========
</span>   154    <span class="xdoc">     *  Shared RAM M3 write access.
</span>   155    <span class="xdoc">     *
</span>   156    <span class="xdoc">     *  This parameter is used for writing the MSxSRCR registers.
</span>   157    <span class="xdoc">     *  It determines the M3 write access for each shared RAM segment only
</span>   158    <span class="xdoc">     *  when the M3 is the owner of the shared RAM segment.
</span>   159    <span class="xdoc">     *  By default, the M3 is allowed to CPU fetch, DMA write, and CPU write.
</span>   160    <span class="xdoc">     *
</span>   161    <span class="xdoc">     *  Bit 0 is for CPU fetch. 0 - fetch allowed, 1 - fetch not allowed
</span>   162    <span class="xdoc">     *  Bit 1 is for DMA write. 0 - write allowed, 1 - write not allowed
</span>   163    <span class="xdoc">     *  Bit 2 is for CPU write. 0 - write allowed, 1 - write not allowed
</span>   164    <span class="xdoc">     */</span>
   165        <span class=key>config</span> Bits32 sharedMemoryAccess[8];
   166    
   167        <span class="xdoc">/*!
</span>   168    <span class="xdoc">     *  OSCCLK input frequency to PLL, in MHz. Default is 20 MHz.
</span>   169    <span class="xdoc">     *
</span>   170    <span class="xdoc">     *  This is the frequency of the oscillator clock (OSCCLK) input to the
</span>   171    <span class="xdoc">     *  PLL.
</span>   172    <span class="xdoc">     */</span>
   173        <span class=key>metaonly</span> <span class=key>config</span> UInt OSCCLK = 20;
   174    
   175        <span class="xdoc">/*! System PLL Integer Multiplier (SPLLIMULT) value */</span>
   176        <span class=key>metaonly</span> <span class=key>config</span> UInt SPLLIMULT = 1;
   177    
   178        <span class="xdoc">/*! System PLL Fractional Multiplier (SPLLFMULT) value */</span>
   179        <span class=key>metaonly</span> <span class=key>config</span> FractMult SPLLFMULT = Fract_0;
   180    
   181        <span class="xdoc">/*! System Clock Divider (SYSDIVSEL) value */</span>
   182        <span class=key>metaonly</span> <span class=key>config</span> SysDiv SYSDIVSEL = Div_8;
   183    
   184        <span class="xdoc">/*! M3 Subsystem Clock Divider (M3SSDIVSEL) value */</span>
   185        <span class=key>metaonly</span> <span class=key>config</span> M3Div M3SSDIVSEL = M3Div_4;
   186    
   187        <span class="xdoc">/*!
</span>   188    <span class="xdoc">     *  Flash controller wait states configuration flag, default is true.
</span>   189    <span class="xdoc">     *
</span>   190    <span class="xdoc">     *  Set to true to configure the Flash controller wait states.  The number
</span>   191    <span class="xdoc">     *  of wait states is computed based upon the CPU frequency.
</span>   192    <span class="xdoc">     */</span>
   193        <span class=key>metaonly</span> <span class=key>config</span> Bool configureFlashWaitStates = <span class=key>true</span>;
   194    
   195        <span class="xdoc">/*!
</span>   196    <span class="xdoc">     *  Flash controller program cache enable flag, default is true.
</span>   197    <span class="xdoc">     *
</span>   198    <span class="xdoc">     *  Set to true to enable the Flash controller's program cache.
</span>   199    <span class="xdoc">     */</span>
   200        <span class=key>metaonly</span> <span class=key>config</span> Bool enableFlashProgramCache = <span class=key>true</span>;
   201    
   202        <span class="xdoc">/*!
</span>   203    <span class="xdoc">     *  Flash controller data cache enable flag, default is true.
</span>   204    <span class="xdoc">     *
</span>   205    <span class="xdoc">     *  Set to true to enable the Flash controller's data cache.
</span>   206    <span class="xdoc">     */</span>
   207        <span class=key>metaonly</span> <span class=key>config</span> Bool enableFlashDataCache = <span class=key>true</span>;
   208    
   209        <span class="xdoc">/*!
</span>   210    <span class="xdoc">     *  Function to be called when Limp mode is detected.
</span>   211    <span class="xdoc">     *
</span>   212    <span class="xdoc">     *  This function is called when the Boot module is about to configure
</span>   213    <span class="xdoc">     *  the PLL, but finds the device operating in Limp mode (i.e., the mode
</span>   214    <span class="xdoc">     *  when a missing OSCCLK input has been detected).
</span>   215    <span class="xdoc">     *
</span>   216    <span class="xdoc">     *  If this function is not specified by the application, a default
</span>   217    <span class="xdoc">     *  function will be used, which spins in an infinite loop.
</span>   218    <span class="xdoc">     */</span>
   219        <span class=key>metaonly</span> <span class=key>config</span> Fxn limpAbortFunction;
   220    
   221        <span class="xdoc">/*!
</span>   222    <span class="xdoc">     *  Boot from Flash flag.  Default is true.
</span>   223    <span class="xdoc">     *
</span>   224    <span class="xdoc">     *  Set to true to enable booting the M3 from Flash.
</span>   225    <span class="xdoc">     */</span>
   226        <span class=key>metaonly</span> <span class=key>config</span> Bool bootFromFlash = <span class=key>true</span>;
   227    
   228        <span class="xdoc">/*!
</span>   229    <span class="xdoc">     *  Initiate booting of the C28 processor.  Default is false.
</span>   230    <span class="xdoc">     *
</span>   231    <span class="xdoc">     *  Set to true to enable the M3 to initiate boot of the C28.
</span>   232    <span class="xdoc">     *
</span>   233    <span class="xdoc">     *  If enabled, this will occur after the optional clock configuration
</span>   234    <span class="xdoc">     *  step, enabled by `{<b>@link</b> #configureClocks}`.
</span>   235    <span class="xdoc">     */</span>
   236        <span class=key>metaonly</span> <span class=key>config</span> Bool bootC28 = <span class=key>false</span>;
   237    
   238        <span class="xdoc">/*!
</span>   239    <span class="xdoc">     *  Initialize C28 RAM regions before booting the C28 processor.
</span>   240    <span class="xdoc">     *  Default is true.
</span>   241    <span class="xdoc">     *
</span>   242    <span class="xdoc">     *  Set to true to enable initialization of these C28 RAM regions: M1,
</span>   243    <span class="xdoc">     *  CtoM, LO, L1, L2, and L3.  RAM locations will be zeroed, and the ECC or
</span>   244    <span class="xdoc">     *  parity bits will be initialized.
</span>   245    <span class="xdoc">     */</span>
   246        <span class=key>metaonly</span> <span class=key>config</span> Bool initC28RAMs = <span class=key>true</span>;
   247    
   248        <span class="xdoc">/*!
</span>   249    <span class="xdoc">     *  Configure Shared RAM regions before booting the C28 processor.
</span>   250    <span class="xdoc">     *  Default is true.
</span>   251    <span class="xdoc">     *
</span>   252    <span class="xdoc">     *  Set to true to enable Shared RAM regions S0-S7, to set the
</span>   253    <span class="xdoc">     *  owner of each region and the write access permissions for the onwer.
</span>   254    <span class="xdoc">     */</span>
   255        <span class=key>metaonly</span> <span class=key>config</span> Bool configSharedRAMs = <span class=key>true</span>;
   256    
   257        <span class="xdoc">/*!
</span>   258    <span class="xdoc">     *  ======== loadSegment ========
</span>   259    <span class="xdoc">     *  Specifies where to load the flash function
</span>   260    <span class="xdoc">     *
</span>   261    <span class="xdoc">     *  If 'configureFlashWaitStates' is true, then this parameter
</span>   262    <span class="xdoc">     *  determines where the ".ti_catalog_c2800_initF2837x_flashfuncs"
</span>   263    <span class="xdoc">     *  section gets loaded.
</span>   264    <span class="xdoc">     */</span>
   265        <span class=key>metaonly</span> <span class=key>config</span> String loadSegment;
   266    
   267        <span class="xdoc">/*!
</span>   268    <span class="xdoc">     *  ======== runSegment ========
</span>   269    <span class="xdoc">     *  Specifies where to run the flash function
</span>   270    <span class="xdoc">     *
</span>   271    <span class="xdoc">     *  If 'configureFlashWaitStates' is true then this parameter
</span>   272    <span class="xdoc">     *  determines where the ".ti_catalog_c2800_initF2837x_flashfuncs"
</span>   273    <span class="xdoc">     *  section gets executed at runtime.
</span>   274    <span class="xdoc">     */</span>
   275        <span class=key>metaonly</span> <span class=key>config</span> String runSegment;
   276    
   277        <span class="xdoc">/*!
</span>   278    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   279    <span class="xdoc">     *  ======== getFrequency ========
</span>   280    <span class="xdoc">     *  Gets the resulting M3 CPU frequency (in Hz) given the Clock
</span>   281    <span class="xdoc">     *  configuration parameters.
</span>   282    <span class="xdoc">     *
</span>   283    <span class="xdoc">     */</span>
   284        UInt32 getFrequency();
   285    
   286        <span class="xdoc">/*!
</span>   287    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   288    <span class="xdoc">     *  ======== registerFreqListener ========
</span>   289    <span class="xdoc">     *  Register a module to be notified whenever the frequency changes.
</span>   290    <span class="xdoc">     *
</span>   291    <span class="xdoc">     *  The registered module must have a function named 'fireFrequencyUpdate'
</span>   292    <span class="xdoc">     *  which takes the new frequency as an argument.
</span>   293    <span class="xdoc">     */</span>
   294        <span class=key>function</span> registerFreqListener();
   295    
   296    <span class=key>internal</span>:
   297    
   298        <span class="comment">/* The computed timestamp frequency */</span>
   299        <span class=key>metaonly</span> <span class=key>config</span> UInt timestampFreq;
   300    
   301        <span class="comment">/* Used to display the computed M3 frequency value in the Grace page. */</span>
   302        <span class=key>metaonly</span> <span class=key>config</span> String displayFrequency;
   303    
   304        <span class="comment">/* Used to display the computed C28 frequency value in the Grace page. */</span>
   305        <span class=key>metaonly</span> <span class=key>config</span> String displayFrequency28;
   306    
   307        <span class="comment">/* The computed Flash wait states */</span>
   308        <span class=key>metaonly</span> <span class=key>config</span> UInt flashWaitStates = 3;
   309    
   310        <span class="comment">/* The computed values to write the MSxSRCR registers */</span>
   311        <span class=key>metaonly</span> <span class=key>config</span> Bits32 MSxSRCR[2];
   312    
   313    };
</pre>
</body></html>
