/// Verilog Memory Probe File (.prb) generated by ./ex3_asm

/// bit[31:28] : memory type (0000 : data, 1111 : end-of-memory
/// bit[27:16] : address
/// bit[15:0]  : data

00280000	///	 A: 0028 [0000]: (    0:    0)   
00290000	///	 B: 0029 [0000]: (    0:    0)   
002ad4c0	///	CL: 002a [d4c0]: (-11072:54464)   
002b0001	///	CH: 002b [0001]: (    1:    1)   
002cea60	///	AH: 002c [ea60]: (-5536:60000)   
002d0000	///	 K: 002d [0000]: (    0:    0)   
f0000000	///	end-of-memory
