Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Thu Feb 22 11:47:36 2018
| Host         : kammce-Lenovo-Y40-80 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -file Keyboard_DEMO_timing_summary_routed.rpt -warn_on_violation -rpx VGA_Terminal_timing_summary_routed.rpx
| Design       : Keyboard_DEMO
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: keyboard/sync_clk/sync_out_reg[0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga_term/pixel_clock_generator/pclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 202 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.857        0.000                      0                  410        0.174        0.000                      0                  410        4.500        0.000                       0                   198  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.857        0.000                      0                  410        0.174        0.000                      0                  410        4.500        0.000                       0                   198  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 vga_term/cu/v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_term/cu/buffer_data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 3.925ns (48.474%)  route 4.172ns (51.526%))
  Logic Levels:           14  (CARRY4=9 LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.628     5.231    vga_term/cu/clk_IBUF_BUFG
    SLICE_X34Y80         FDCE                                         r  vga_term/cu/v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDCE (Prop_fdce_C_Q)         0.478     5.709 r  vga_term/cu/v_reg[2]/Q
                         net (fo=1, routed)           0.578     6.287    vga_term/cu/v[2]
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851     7.138 r  vga_term/cu/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.138    vga_term/cu/v_reg[4]_i_2_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  vga_term/cu/v_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.252    vga_term/cu/v_reg[8]_i_2_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.586 f  vga_term/cu/v_reg[12]_i_2/O[1]
                         net (fo=2, routed)           0.645     8.231    cu/v0[10]
    SLICE_X38Y76         LUT1 (Prop_lut1_I0_O)        0.303     8.534 r  buffer_data_out[6]_i_60/O
                         net (fo=1, routed)           0.000     8.534    vga_term/cu/v_reg[12]_0[2]
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.910 r  vga_term/cu/buffer_data_out_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.910    vga_term/cu/buffer_data_out_reg[6]_i_38_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.027 r  vga_term/cu/buffer_data_out_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.027    vga_term/cu/buffer_data_out_reg[6]_i_36_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.144 r  vga_term/cu/buffer_data_out_reg[6]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.144    vga_term/cu/buffer_data_out_reg[6]_i_37_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.261 r  vga_term/cu/buffer_data_out_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.261    vga_term/cu/buffer_data_out_reg[6]_i_39_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.378 r  vga_term/cu/buffer_data_out_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.378    vga_term/cu/buffer_data_out_reg[6]_i_35_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.701 r  vga_term/cu/buffer_data_out_reg[6]_i_34/O[1]
                         net (fo=1, routed)           0.638    10.339    vga_term/cu/buffer_data_out2[30]
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.306    10.645 r  vga_term/cu/buffer_data_out[6]_i_13/O
                         net (fo=1, routed)           0.716    11.362    vga_term/cu/buffer_data_out[6]_i_13_n_0
    SLICE_X39Y77         LUT5 (Prop_lut5_I0_O)        0.124    11.486 f  vga_term/cu/buffer_data_out[6]_i_5/O
                         net (fo=7, routed)           0.456    11.942    keyboard/scan_code_register/v_reg[8]
    SLICE_X39Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.066 f  keyboard/scan_code_register/buffer_data_out[6]_i_4/O
                         net (fo=7, routed)           1.138    13.204    vga_term/cu/sel0[3]
    SLICE_X31Y70         LUT6 (Prop_lut6_I2_O)        0.124    13.328 r  vga_term/cu/buffer_data_out[4]_i_1/O
                         net (fo=1, routed)           0.000    13.328    vga_term/cu/buffer_data_out[4]_i_1_n_0
    SLICE_X31Y70         FDCE                                         r  vga_term/cu/buffer_data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         1.509    14.932    vga_term/cu/clk_IBUF_BUFG
    SLICE_X31Y70         FDCE                                         r  vga_term/cu/buffer_data_out_reg[4]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X31Y70         FDCE (Setup_fdce_C_D)        0.029    15.184    vga_term/cu/buffer_data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -13.328    
  -------------------------------------------------------------------
                         slack                                  1.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.526%)  route 0.121ns (39.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.558     1.477    clk_IBUF_BUFG
    SLICE_X43Y77         FDCE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  state_reg[2]/Q
                         net (fo=11, routed)          0.121     1.740    keyboard/scan_code_register/state_reg[2]_0[2]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.045     1.785 r  keyboard/scan_code_register/state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.785    keyboard_n_22
    SLICE_X42Y77         FDCE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=197, routed)         0.825     1.990    clk_IBUF_BUFG
    SLICE_X42Y77         FDCE                                         r  state_reg[0]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X42Y77         FDCE (Hold_fdce_C_D)         0.120     1.610    state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13  vga_term/buffer_ram/ram_reg/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y70  vga_term/cu/buffer_data_out_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y67  address_reg[10]/C



