#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1377041b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x137704350 .scope module, "TestBench" "TestBench" 3 4;
 .timescale 0 0;
v0x137719e20_0 .var "Clk", 0 0;
v0x137719eb0_0 .var "Reset", 0 0;
v0x137719f40_0 .var/i "i", 31 0;
v0x137719fd0_0 .var/i "outfile", 31 0;
v0x13771a060_0 .var/i "start", 31 0;
E_0x1377044d0 .event negedge, v0x137717620_0;
E_0x137704510 .event anyedge, v0x13771a060_0;
S_0x137704560 .scope module, "u_CPU" "CPU" 3 13, 4 1 0, S_0x137704350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /NODIR 0 "";
v0x137718e70_0 .net *"_ivl_13", 6 0, L_0x13771aea0;  1 drivers
v0x137718f20_0 .net *"_ivl_15", 2 0, L_0x13771af40;  1 drivers
v0x137718fd0_0 .net "alu_ctrl", 2 0, v0x1377158e0_0;  1 drivers
v0x1377190c0_0 .net "alu_data2", 31 0, L_0x13771a770;  1 drivers
v0x1377191a0_0 .net "alu_op", 1 0, v0x137716280_0;  1 drivers
v0x1377192b0_0 .net "alu_result", 31 0, v0x1377150e0_0;  1 drivers
v0x137719380_0 .net "alu_src", 0 0, v0x137716350_0;  1 drivers
v0x137719450_0 .net "clk_i", 0 0, v0x137719e20_0;  1 drivers
v0x137719520_0 .net "imm_ext", 31 0, L_0x13771ab00;  1 drivers
v0x137719630_0 .net "instr", 31 0, L_0x13771b480;  1 drivers
v0x1377196c0_0 .net "opcode", 6 0, L_0x13771a140;  1 drivers
v0x137719750_0 .net "pc_cur", 31 0, v0x137717790_0;  1 drivers
v0x1377197e0_0 .net "pc_next", 31 0, L_0x13771a540;  1 drivers
v0x1377198b0_0 .net "rd", 4 0, L_0x13771a4a0;  1 drivers
v0x137719940_0 .net "reg_write", 0 0, v0x1377163e0_0;  1 drivers
v0x137719a10_0 .net "rs1", 4 0, L_0x13771a260;  1 drivers
v0x137719aa0_0 .net "rs1_data", 31 0, L_0x13771b6f0;  1 drivers
v0x137719c70_0 .net "rs2", 4 0, L_0x13771a340;  1 drivers
v0x137719d00_0 .net "rs2_data", 31 0, L_0x13771b9e0;  1 drivers
v0x137719d90_0 .net "rst_i", 0 0, v0x137719eb0_0;  1 drivers
L_0x13771a140 .part L_0x13771b480, 0, 7;
L_0x13771a260 .part L_0x13771b480, 15, 5;
L_0x13771a340 .part L_0x13771b480, 20, 5;
L_0x13771a4a0 .part L_0x13771b480, 7, 5;
L_0x13771ae00 .part L_0x13771b480, 20, 12;
L_0x13771aea0 .part L_0x13771b480, 25, 7;
L_0x13771af40 .part L_0x13771b480, 12, 3;
L_0x13771b0e0 .concat [ 3 7 0 0], L_0x13771af40, L_0x13771aea0;
S_0x137704790 .scope module, "u_ALU" "ALU" 4 58, 5 1 0, S_0x137704560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x137704960 .param/l "ADD" 1 5 20, C4<011>;
P_0x1377049a0 .param/l "ADDI" 1 5 23, C4<110>;
P_0x1377049e0 .param/l "AND" 1 5 17, C4<000>;
P_0x137704a20 .param/l "MUL" 1 5 22, C4<101>;
P_0x137704a60 .param/l "SLL" 1 5 19, C4<010>;
P_0x137704aa0 .param/l "SRAI" 1 5 24, C4<111>;
P_0x137704ae0 .param/l "SUB" 1 5 21, C4<100>;
P_0x137704b20 .param/l "XOR" 1 5 18, C4<001>;
v0x137704eb0_0 .net "ALUCtrl_i", 2 0, v0x1377158e0_0;  alias, 1 drivers
v0x137714f70_0 .net "data1_i", 31 0, L_0x13771b6f0;  alias, 1 drivers
v0x137715020_0 .net "data2_i", 31 0, L_0x13771a770;  alias, 1 drivers
v0x1377150e0_0 .var "data_o", 31 0;
E_0x137704e50 .event anyedge, v0x137704eb0_0, v0x137714f70_0, v0x137715020_0;
S_0x1377151f0 .scope module, "u_ALU_Control" "ALU_Control" 4 65, 6 1 0, S_0x137704560;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "func_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
P_0x1377153c0 .param/l "ADD" 1 6 18, C4<011>;
P_0x137715400 .param/l "ADDI" 1 6 21, C4<110>;
P_0x137715440 .param/l "AND" 1 6 15, C4<000>;
P_0x137715480 .param/l "MUL" 1 6 20, C4<101>;
P_0x1377154c0 .param/l "SLL" 1 6 17, C4<010>;
P_0x137715500 .param/l "SRAI" 1 6 22, C4<111>;
P_0x137715540 .param/l "SUB" 1 6 19, C4<100>;
P_0x137715580 .param/l "XOR" 1 6 16, C4<001>;
v0x1377158e0_0 .var "ALUCtrl_o", 2 0;
v0x1377159b0_0 .net "ALUOp_i", 1 0, v0x137716280_0;  alias, 1 drivers
v0x137715a50_0 .net "func_i", 9 0, L_0x13771b0e0;  1 drivers
E_0x137715890 .event anyedge, v0x1377159b0_0, v0x137715a50_0;
S_0x137715b60 .scope module, "u_Add_PC" "Adder" 4 40, 7 1 0, S_0x137704560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x137715d90_0 .net "data1_i", 31 0, v0x137717790_0;  alias, 1 drivers
L_0x128040010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x137715e40_0 .net "data2_i", 31 0, L_0x128040010;  1 drivers
v0x137715ef0_0 .net "data_o", 31 0, L_0x13771a540;  alias, 1 drivers
L_0x13771a540 .arith/sum 32, v0x137717790_0, L_0x128040010;
S_0x137716000 .scope module, "u_Control" "Control" 4 33, 8 1 0, S_0x137704560;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode_i";
    .port_info 1 /OUTPUT 2 "ALUOp_o";
    .port_info 2 /OUTPUT 1 "ALUSrc_o";
    .port_info 3 /OUTPUT 1 "RegWrite_o";
v0x137716280_0 .var "ALUOp_o", 1 0;
v0x137716350_0 .var "ALUSrc_o", 0 0;
v0x1377163e0_0 .var "RegWrite_o", 0 0;
v0x137716490_0 .net "opcode_i", 6 0, L_0x13771a140;  alias, 1 drivers
E_0x137716220 .event anyedge, v0x137716490_0;
S_0x1377165a0 .scope module, "u_Instruction_Memory" "Instruction_Memory" 4 79, 9 1 0, S_0x137704560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x13771b480 .functor BUFZ 32, L_0x13771b180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1377167d0_0 .net *"_ivl_0", 31 0, L_0x13771b180;  1 drivers
v0x137716880_0 .net *"_ivl_2", 31 0, L_0x13771b300;  1 drivers
v0x137716920_0 .net *"_ivl_4", 29 0, L_0x13771b220;  1 drivers
L_0x1280400a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1377169d0_0 .net *"_ivl_6", 1 0, L_0x1280400a0;  1 drivers
v0x137716a80_0 .net "addr_i", 31 0, v0x137717790_0;  alias, 1 drivers
v0x137716b60_0 .net "instr_o", 31 0, L_0x13771b480;  alias, 1 drivers
v0x137716c00 .array "memory", 255 0, 31 0;
L_0x13771b180 .array/port v0x137716c00, L_0x13771b300;
L_0x13771b220 .part v0x137717790_0, 2, 30;
L_0x13771b300 .concat [ 30 2 0 0], L_0x13771b220, L_0x1280400a0;
S_0x137716cd0 .scope module, "u_MUX_ALUSrc" "MUX32" 4 46, 10 1 0, S_0x137704560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_0x128040058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13771a6c0 .functor XNOR 1, v0x137716350_0, L_0x128040058, C4<0>, C4<0>;
v0x137716f10_0 .net/2u *"_ivl_0", 0 0, L_0x128040058;  1 drivers
v0x137716fc0_0 .net *"_ivl_2", 0 0, L_0x13771a6c0;  1 drivers
v0x137717060_0 .net "data1_i", 31 0, L_0x13771b9e0;  alias, 1 drivers
v0x137717120_0 .net "data2_i", 31 0, L_0x13771ab00;  alias, 1 drivers
v0x1377171d0_0 .net "data_o", 31 0, L_0x13771a770;  alias, 1 drivers
v0x1377172b0_0 .net "select_i", 0 0, v0x137716350_0;  alias, 1 drivers
L_0x13771a770 .functor MUXZ 32, L_0x13771ab00, L_0x13771b9e0, L_0x13771a6c0, C4<>;
S_0x1377173a0 .scope module, "u_PC" "PC" 4 72, 11 1 0, S_0x137704560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "pc_i";
    .port_info 3 /OUTPUT 32 "pc_o";
v0x137717620_0 .net "clk_i", 0 0, v0x137719e20_0;  alias, 1 drivers
v0x1377176d0_0 .net "pc_i", 31 0, L_0x13771a540;  alias, 1 drivers
v0x137717790_0 .var "pc_o", 31 0;
v0x137717880_0 .net "rst_i", 0 0, v0x137719eb0_0;  alias, 1 drivers
E_0x1377175c0/0 .event negedge, v0x137717880_0;
E_0x1377175c0/1 .event posedge, v0x137717620_0;
E_0x1377175c0 .event/or E_0x1377175c0/0, E_0x1377175c0/1;
S_0x137717950 .scope module, "u_Registers" "Registers" 4 84, 12 1 0, S_0x137704560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 5 "RS1addr_i";
    .port_info 3 /INPUT 5 "RS2addr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RS1data_o";
    .port_info 8 /OUTPUT 32 "RS2data_o";
L_0x13771b6f0 .functor BUFZ 32, L_0x13771b530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13771b9e0 .functor BUFZ 32, L_0x13771b7a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x137717c40_0 .net "RDaddr_i", 4 0, L_0x13771a4a0;  alias, 1 drivers
v0x137717d00_0 .net "RDdata_i", 31 0, v0x1377150e0_0;  alias, 1 drivers
v0x137717da0_0 .net "RS1addr_i", 4 0, L_0x13771a260;  alias, 1 drivers
v0x137717e50_0 .net "RS1data_o", 31 0, L_0x13771b6f0;  alias, 1 drivers
v0x137717f10_0 .net "RS2addr_i", 4 0, L_0x13771a340;  alias, 1 drivers
v0x137717ff0_0 .net "RS2data_o", 31 0, L_0x13771b9e0;  alias, 1 drivers
v0x137718090_0 .net "RegWrite_i", 0 0, v0x1377163e0_0;  alias, 1 drivers
v0x137718140_0 .net *"_ivl_0", 31 0, L_0x13771b530;  1 drivers
v0x1377181d0_0 .net *"_ivl_10", 6 0, L_0x13771b860;  1 drivers
L_0x128040130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x137718300_0 .net *"_ivl_13", 1 0, L_0x128040130;  1 drivers
v0x1377183b0_0 .net *"_ivl_2", 6 0, L_0x13771b5d0;  1 drivers
L_0x1280400e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x137718460_0 .net *"_ivl_5", 1 0, L_0x1280400e8;  1 drivers
v0x137718510_0 .net *"_ivl_8", 31 0, L_0x13771b7a0;  1 drivers
v0x1377185c0_0 .net "clk_i", 0 0, v0x137719e20_0;  alias, 1 drivers
v0x137718670_0 .var/i "i", 31 0;
v0x137718700 .array/s "register", 31 0, 31 0;
v0x137718790_0 .net "rst_i", 0 0, v0x137719eb0_0;  alias, 1 drivers
L_0x13771b530 .array/port v0x137718700, L_0x13771b5d0;
L_0x13771b5d0 .concat [ 5 2 0 0], L_0x13771a260, L_0x1280400e8;
L_0x13771b7a0 .array/port v0x137718700, L_0x13771b860;
L_0x13771b860 .concat [ 5 2 0 0], L_0x13771a340, L_0x128040130;
S_0x137718970 .scope module, "u_Sign_Extend" "Sign_Extend" 4 53, 13 1 0, S_0x137704560;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x137718ba0_0 .net *"_ivl_1", 0 0, L_0x13771a850;  1 drivers
v0x137718c60_0 .net *"_ivl_2", 19 0, L_0x13771a8f0;  1 drivers
v0x137718d00_0 .net "data_i", 11 0, L_0x13771ae00;  1 drivers
v0x137718d90_0 .net "data_o", 31 0, L_0x13771ab00;  alias, 1 drivers
L_0x13771a850 .part L_0x13771ae00, 11, 1;
LS_0x13771a8f0_0_0 .concat [ 1 1 1 1], L_0x13771a850, L_0x13771a850, L_0x13771a850, L_0x13771a850;
LS_0x13771a8f0_0_4 .concat [ 1 1 1 1], L_0x13771a850, L_0x13771a850, L_0x13771a850, L_0x13771a850;
LS_0x13771a8f0_0_8 .concat [ 1 1 1 1], L_0x13771a850, L_0x13771a850, L_0x13771a850, L_0x13771a850;
LS_0x13771a8f0_0_12 .concat [ 1 1 1 1], L_0x13771a850, L_0x13771a850, L_0x13771a850, L_0x13771a850;
LS_0x13771a8f0_0_16 .concat [ 1 1 1 1], L_0x13771a850, L_0x13771a850, L_0x13771a850, L_0x13771a850;
LS_0x13771a8f0_1_0 .concat [ 4 4 4 4], LS_0x13771a8f0_0_0, LS_0x13771a8f0_0_4, LS_0x13771a8f0_0_8, LS_0x13771a8f0_0_12;
LS_0x13771a8f0_1_4 .concat [ 4 0 0 0], LS_0x13771a8f0_0_16;
L_0x13771a8f0 .concat [ 16 4 0 0], LS_0x13771a8f0_1_0, LS_0x13771a8f0_1_4;
L_0x13771ab00 .concat [ 12 20 0 0], L_0x13771ae00, L_0x13771a8f0;
    .scope S_0x137716000;
T_0 ;
    %wait E_0x137716220;
    %load/vec4 v0x137716490_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x137716280_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137716350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1377163e0_0, 0, 1;
    %jmp T_0.3;
T_0.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x137716280_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137716350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1377163e0_0, 0, 1;
    %jmp T_0.3;
T_0.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x137716280_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137716350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1377163e0_0, 0, 1;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x137704790;
T_1 ;
    %wait E_0x137704e50;
    %load/vec4 v0x137704eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1377150e0_0, 0, 32;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v0x137714f70_0;
    %load/vec4 v0x137715020_0;
    %and;
    %store/vec4 v0x1377150e0_0, 0, 32;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v0x137714f70_0;
    %load/vec4 v0x137715020_0;
    %xor;
    %store/vec4 v0x1377150e0_0, 0, 32;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v0x137714f70_0;
    %load/vec4 v0x137715020_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1377150e0_0, 0, 32;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v0x137714f70_0;
    %load/vec4 v0x137715020_0;
    %add;
    %store/vec4 v0x1377150e0_0, 0, 32;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0x137714f70_0;
    %load/vec4 v0x137715020_0;
    %sub;
    %store/vec4 v0x1377150e0_0, 0, 32;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v0x137714f70_0;
    %load/vec4 v0x137715020_0;
    %mul;
    %store/vec4 v0x1377150e0_0, 0, 32;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0x137714f70_0;
    %load/vec4 v0x137715020_0;
    %add;
    %store/vec4 v0x1377150e0_0, 0, 32;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v0x137714f70_0;
    %load/vec4 v0x137715020_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x1377150e0_0, 0, 32;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1377151f0;
T_2 ;
    %wait E_0x137715890;
    %load/vec4 v0x1377159b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1377158e0_0, 0, 3;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v0x137715a50_0;
    %parti/s 3, 0, 2;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1377158e0_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1377158e0_0, 0, 3;
T_2.5 ;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v0x137715a50_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1377158e0_0, 0, 3;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1377158e0_0, 0, 3;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1377158e0_0, 0, 3;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1377158e0_0, 0, 3;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1377158e0_0, 0, 3;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1377158e0_0, 0, 3;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1377158e0_0, 0, 3;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1377173a0;
T_3 ;
    %wait E_0x1377175c0;
    %load/vec4 v0x137717880_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137717790_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1377176d0_0;
    %assign/vec4 v0x137717790_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x137717950;
T_4 ;
    %wait E_0x1377175c0;
    %load/vec4 v0x137718790_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137718670_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x137718670_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x137718670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137718700, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x137718670_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x137718670_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x137718090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v0x137717c40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x137717d00_0;
    %load/vec4 v0x137717c40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137718700, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x137704350;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x137719e20_0;
    %inv;
    %store/vec4 v0x137719e20_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x137704350;
T_6 ;
    %vpi_call/w 3 19 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call/w 3 20 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13771a060_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137719f40_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x137719f40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x137719f40_0;
    %store/vec4a v0x137716c00, 4, 0;
    %load/vec4 v0x137719f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137719f40_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %vpi_call/w 3 29 "$readmemb", "instruction.txt", v0x137716c00 {0 0 0};
    %vpi_func 3 32 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x137719fd0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137719e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137719eb0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137719eb0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x13771a060_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x137704350;
T_7 ;
    %vpi_call/w 3 43 "$display", "INFO: loading inst from %s", "instruction.txt" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x137704350;
T_8 ;
T_8.0 ;
    %load/vec4 v0x13771a060_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.1, 6;
    %wait E_0x137704510;
    %jmp T_8.0;
T_8.1 ;
    %vpi_call/w 3 49 "$fdisplay", v0x137719fd0_0, "PC = %6d", 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 3 50 "$fdisplay", v0x137719fd0_0, "Registers" {0 0 0};
    %vpi_call/w 3 51 "$fdisplay", v0x137719fd0_0, "x0     = %6d, x8(s0)  = %6d, x16(a6) = %6d, x24(s8)  = %6d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 3 52 "$fdisplay", v0x137719fd0_0, "x1(ra) = %6d, x9(s1)  = %6d, x17(a7) = %6d, x25(s9)  = %6d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 3 53 "$fdisplay", v0x137719fd0_0, "x2(sp) = %6d, x10(a0) = %6d, x18(s2) = %6d, x26(s10) = %6d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 3 54 "$fdisplay", v0x137719fd0_0, "x3(gp) = %6d, x11(a1) = %6d, x19(s3) = %6d, x27(s11) = %6d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 3 55 "$fdisplay", v0x137719fd0_0, "x4(tp) = %6d, x12(a2) = %6d, x20(s4) = %6d, x28(t3)  = %6d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 3 56 "$fdisplay", v0x137719fd0_0, "x5(t0) = %6d, x13(a3) = %6d, x21(s5) = %6d, x29(t4)  = %6d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 3 57 "$fdisplay", v0x137719fd0_0, "x6(t1) = %6d, x14(a4) = %6d, x22(s6) = %6d, x30(t5)  = %6d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 3 58 "$fdisplay", v0x137719fd0_0, "x7(t2) = %6d, x15(a5) = %6d, x23(s7) = %6d, x31(t6)  = %6d", 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call/w 3 59 "$fdisplay", v0x137719fd0_0, "\012" {0 0 0};
T_8.2 ;
    %load/vec4 v0x137717790_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x137716c00, 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_8.3, 6;
    %wait E_0x1377044d0;
    %vpi_call/w 3 65 "$fdisplay", v0x137719fd0_0, "PC = %6d", v0x137717790_0 {0 0 0};
    %vpi_call/w 3 68 "$fdisplay", v0x137719fd0_0, "Registers" {0 0 0};
    %vpi_call/w 3 69 "$fdisplay", v0x137719fd0_0, "x0     = %6d, x8(s0)  = %6d, x16(a6) = %6d, x24(s8)  = %6d", &A<v0x137718700, 0>, &A<v0x137718700, 8>, &A<v0x137718700, 16>, &A<v0x137718700, 24> {0 0 0};
    %vpi_call/w 3 74 "$fdisplay", v0x137719fd0_0, "x1(ra) = %6d, x9(s1)  = %6d, x17(a7) = %6d, x25(s9)  = %6d", &A<v0x137718700, 1>, &A<v0x137718700, 9>, &A<v0x137718700, 17>, &A<v0x137718700, 25> {0 0 0};
    %vpi_call/w 3 79 "$fdisplay", v0x137719fd0_0, "x2(sp) = %6d, x10(a0) = %6d, x18(s2) = %6d, x26(s10) = %6d", &A<v0x137718700, 2>, &A<v0x137718700, 10>, &A<v0x137718700, 18>, &A<v0x137718700, 26> {0 0 0};
    %vpi_call/w 3 84 "$fdisplay", v0x137719fd0_0, "x3(gp) = %6d, x11(a1) = %6d, x19(s3) = %6d, x27(s11) = %6d", &A<v0x137718700, 3>, &A<v0x137718700, 11>, &A<v0x137718700, 19>, &A<v0x137718700, 27> {0 0 0};
    %vpi_call/w 3 89 "$fdisplay", v0x137719fd0_0, "x4(tp) = %6d, x12(a2) = %6d, x20(s4) = %6d, x28(t3)  = %6d", &A<v0x137718700, 4>, &A<v0x137718700, 12>, &A<v0x137718700, 20>, &A<v0x137718700, 28> {0 0 0};
    %vpi_call/w 3 94 "$fdisplay", v0x137719fd0_0, "x5(t0) = %6d, x13(a3) = %6d, x21(s5) = %6d, x29(t4)  = %6d", &A<v0x137718700, 5>, &A<v0x137718700, 13>, &A<v0x137718700, 21>, &A<v0x137718700, 29> {0 0 0};
    %vpi_call/w 3 99 "$fdisplay", v0x137719fd0_0, "x6(t1) = %6d, x14(a4) = %6d, x22(s6) = %6d, x30(t5)  = %6d", &A<v0x137718700, 6>, &A<v0x137718700, 14>, &A<v0x137718700, 22>, &A<v0x137718700, 30> {0 0 0};
    %vpi_call/w 3 104 "$fdisplay", v0x137719fd0_0, "x7(t2) = %6d, x15(a5) = %6d, x23(s7) = %6d, x31(t6)  = %6d", &A<v0x137718700, 7>, &A<v0x137718700, 15>, &A<v0x137718700, 23>, &A<v0x137718700, 31> {0 0 0};
    %vpi_call/w 3 109 "$fdisplay", v0x137719fd0_0, "\012" {0 0 0};
    %jmp T_8.2;
T_8.3 ;
    %vpi_call/w 3 112 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x137704350;
T_9 ;
    %delay 5000, 0;
    %vpi_call/w 3 117 "$display", "Time out!" {0 0 0};
    %vpi_call/w 3 118 "$fclose", v0x137719fd0_0 {0 0 0};
    %vpi_call/w 3 119 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "./tb/testbench.v";
    "./src/CPU.v";
    "./src/ALU.v";
    "./src/ALUControl.v";
    "./src/Adder.v";
    "./src/Control.v";
    "./supplied/Instruction_Memory.v";
    "./src/MUX32.v";
    "./supplied/PC.v";
    "./supplied/Registers.v";
    "./src/SignExtend.v";
