

================================================================
== Synthesis Summary Report of 'cordiccart2pol'
================================================================
+ General Information: 
    * Date:           Sat Oct 26 16:37:50 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        cordiccart2pol
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+----------+-----------+-----+
    |      Modules     | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |         |          |           |     |
    |      & Loops     | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |    FF    |    LUT    | URAM|
    +------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+----------+-----------+-----+
    |+ cordiccart2pol  |     -|  1.99|        4|  40.000|         -|        5|     -|        no|     -|  1 (~0%)|  22 (~0%)|  161 (~0%)|    -|
    +------------------+------+------+---------+--------+----------+---------+------+----------+------+---------+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| r         | ap_vld  | 8        |
| theta     | ap_vld  | 8        |
| x         | ap_none | 8        |
| y         | ap_none | 8        |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------------------------------+
| Argument | Direction | Datatype                            |
+----------+-----------+-------------------------------------+
| x        | in        | ap_fixed<8, 0, AP_TRN, AP_WRAP, 0>  |
| y        | in        | ap_fixed<8, 0, AP_TRN, AP_WRAP, 0>  |
| r        | out       | ap_fixed<8, 0, AP_TRN, AP_WRAP, 0>* |
| theta    | out       | ap_fixed<8, 0, AP_TRN, AP_WRAP, 0>* |
+----------+-----------+-------------------------------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| x        | x            | port    |
| y        | y            | port    |
| r        | r            | port    |
| r        | r_ap_vld     | port    |
| theta    | theta        | port    |
| theta    | theta_ap_vld | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                         | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+------------------------------+-----+--------+--------------+-----+--------+---------+
| + cordiccart2pol             | 1   |        |              |     |        |         |
|   cart_x_V_fu_92_p2          | -   |        | cart_x_V     | sub | fabric | 0       |
|   mul_mul_16s_18ns_35_4_1_U1 | 1   |        | mul_ln1303   | mul | dsp48  | 3       |
|   sub_ln1303_fu_154_p2       | -   |        | sub_ln1303   | sub | fabric | 0       |
|   sub_ln1303_1_fu_186_p2     | -   |        | sub_ln1303_1 | sub | fabric | 0       |
+------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

