/// Verilog Memory Probe File (.prb) generated by ./ex3_asm

/// bit[31:28] : memory type (0000 : data, 1111 : end-of-memory
/// bit[27:16] : address
/// bit[15:0]  : data

// data
0022dd00	///	 X: 0022 [dd00]: (-8960:56576)   	// X = -70 --> X:init
00230000	///	 Y: 0023 [0000]: (    0:    0)   	// Y = 111 --> Y:init
0024e1a6	///	 P: 0024 [e1a6]: (-7770:57766)   	// (init : 0) P = X * Y : result
f0000000	///	end-of-memory
