# simpleProcessorDesignInVerilog
A simple processor design in Verilog with instructions:
andi, blez, balrn, jal, jmor, sll, lw, sw, add, sub, and, or, slt, and beq

