vendor_name = ModelSim
source_file = 1, /home/tomii/Documents/Quartus/test1/test1.vhd
source_file = 1, /home/tomii/Documents/Quartus/test1/db/test1.cbx.xml
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = test1
instance = comp, \output~output\, output~output, test1, 1
instance = comp, \clk~input\, clk~input, test1, 1
instance = comp, \B~input\, B~input, test1, 1
instance = comp, \A~input\, A~input, test1, 1
instance = comp, \temp_sum~0\, temp_sum~0, test1, 1
