{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735163264865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735163264866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 05:47:44 2024 " "Processing started: Thu Dec 26 05:47:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735163264866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163264866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake -c snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163264866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735163265182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735163265183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/sim/tb_snake_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/sim/tb_snake_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_snake_top " "Found entity 1: tb_snake_top" {  } { { "../sim/tb_snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/sim/tb_snake_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163273217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163273217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163273218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163273218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/rtl/hc595_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/rtl/hc595_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc595_ctrl " "Found entity 1: hc595_ctrl" {  } { { "../rtl/hc595_ctrl.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/hc595_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163273219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163273219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/rtl/seg_595_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/rtl/seg_595_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_595_dynamic " "Found entity 1: seg_595_dynamic" {  } { { "../rtl/seg_595_dynamic.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/seg_595_dynamic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163273220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163273220 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA_control.v(168) " "Verilog HDL information at VGA_control.v(168): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 168 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1735163273227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/rtl/vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/rtl/vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_control " "Found entity 1: VGA_control" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163273228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163273228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/rtl/top_seg_595.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/rtl/top_seg_595.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_seg_595 " "Found entity 1: top_seg_595" {  } { { "../rtl/top_seg_595.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/top_seg_595.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163273229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163273229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/rtl/snake_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/rtl/snake_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_top " "Found entity 1: snake_top" {  } { { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163273231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163273231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/rtl/snake.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/rtl/snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake " "Found entity 1: snake" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163273232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163273232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/rtl/seg_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/rtl/seg_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_dynamic " "Found entity 1: seg_dynamic" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/seg_dynamic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163273233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163273233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/rtl/score_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/rtl/score_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_ctrl " "Found entity 1: score_ctrl" {  } { { "../rtl/score_ctrl.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163273234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163273234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/rtl/game_ctrl_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/rtl/game_ctrl_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_ctrl_unit " "Found entity 1: game_ctrl_unit" {  } { { "../rtl/game_ctrl_unit.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/game_ctrl_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163273235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163273235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/rtl/data_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/rtl/data_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_gen " "Found entity 1: data_gen" {  } { { "../rtl/data_gen.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/data_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163273236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163273236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/rtl/bcd_8421.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/rtl/bcd_8421.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_8421 " "Found entity 1: bcd_8421" {  } { { "../rtl/bcd_8421.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/bcd_8421.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163273237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163273237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/rtl/app_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/rtl/app_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 apple_generate " "Found entity 1: apple_generate" {  } { { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163273238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163273238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163273239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163273239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163273240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163273240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/sim/tb_top_seg_595.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/sim/tb_top_seg_595.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top_seg_595 " "Found entity 1: tb_top_seg_595" {  } { { "../sim/tb_top_seg_595.v" "" { Text "D:/FPGA/SNAKEPRO/snake/sim/tb_top_seg_595.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163273241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163273241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/snakepro/snake/sim/tb_key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/snakepro/snake/sim/tb_key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_key_filter " "Found entity 1: tb_key_filter" {  } { { "../sim/tb_key_filter.v" "" { Text "D:/FPGA/SNAKEPRO/snake/sim/tb_key_filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163273242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163273242 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "snake_top " "Elaborating entity \"snake_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735163273335 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_clk snake_top.v(74) " "Verilog HDL or VHDL warning at snake_top.v(74): object \"vga_clk\" assigned a value but never read" {  } { { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735163273336 "|snake_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_sync_n snake_top.v(76) " "Verilog HDL or VHDL warning at snake_top.v(76): object \"vga_sync_n\" assigned a value but never read" {  } { { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735163273336 "|snake_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../rtl/snake_top.v" "pll_inst" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163273341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/pll.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163273365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/pll.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163273366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273366 ""}  } { { "pll.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/pll.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735163273366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163273412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163273412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163273412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter_inst1 " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter_inst1\"" {  } { { "../rtl/snake_top.v" "key_filter_inst1" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163273414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_ctrl_unit game_ctrl_unit:game_ctrl_unit_inst " "Elaborating entity \"game_ctrl_unit\" for hierarchy \"game_ctrl_unit:game_ctrl_unit_inst\"" {  } { { "../rtl/snake_top.v" "game_ctrl_unit_inst" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163273416 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "game_ctrl_unit.v(73) " "Verilog HDL Case Statement warning at game_ctrl_unit.v(73): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../rtl/game_ctrl_unit.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/game_ctrl_unit.v" 73 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1735163273418 "|snake_top|game_ctrl_unit:game_ctrl_unit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apple_generate apple_generate:apple_generate_inst " "Elaborating entity \"apple_generate\" for hierarchy \"apple_generate:apple_generate_inst\"" {  } { { "../rtl/snake_top.v" "apple_generate_inst" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163273432 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_cnt app_generate.v(17) " "Verilog HDL or VHDL warning at app_generate.v(17): object \"clk_cnt\" assigned a value but never read" {  } { { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1735163273432 "|snake_top|apple_generate:apple_generate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 app_generate.v(38) " "Verilog HDL assignment warning at app_generate.v(38): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273433 "|snake_top|apple_generate:apple_generate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 app_generate.v(39) " "Verilog HDL assignment warning at app_generate.v(39): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273433 "|snake_top|apple_generate:apple_generate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 app_generate.v(44) " "Verilog HDL assignment warning at app_generate.v(44): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273434 "|snake_top|apple_generate:apple_generate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 app_generate.v(46) " "Verilog HDL assignment warning at app_generate.v(46): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273434 "|snake_top|apple_generate:apple_generate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 app_generate.v(48) " "Verilog HDL assignment warning at app_generate.v(48): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273434 "|snake_top|apple_generate:apple_generate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 app_generate.v(50) " "Verilog HDL assignment warning at app_generate.v(50): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273434 "|snake_top|apple_generate:apple_generate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 app_generate.v(69) " "Verilog HDL assignment warning at app_generate.v(69): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273435 "|snake_top|apple_generate:apple_generate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 app_generate.v(71) " "Verilog HDL assignment warning at app_generate.v(71): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273435 "|snake_top|apple_generate:apple_generate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 app_generate.v(73) " "Verilog HDL assignment warning at app_generate.v(73): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273435 "|snake_top|apple_generate:apple_generate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 app_generate.v(75) " "Verilog HDL assignment warning at app_generate.v(75): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273435 "|snake_top|apple_generate:apple_generate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 app_generate.v(77) " "Verilog HDL assignment warning at app_generate.v(77): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273435 "|snake_top|apple_generate:apple_generate_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 app_generate.v(79) " "Verilog HDL assignment warning at app_generate.v(79): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273435 "|snake_top|apple_generate:apple_generate_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake snake:snake_inst " "Elaborating entity \"snake\" for hierarchy \"snake:snake_inst\"" {  } { { "../rtl/snake_top.v" "snake_inst" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163273451 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 snake.v(211) " "Verilog HDL assignment warning at snake.v(211): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273457 "|snake_top|snake:snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 snake.v(246) " "Verilog HDL assignment warning at snake.v(246): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273457 "|snake_top|snake:snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 snake.v(252) " "Verilog HDL assignment warning at snake.v(252): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273457 "|snake_top|snake:snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 snake.v(258) " "Verilog HDL assignment warning at snake.v(258): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273457 "|snake_top|snake:snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 snake.v(264) " "Verilog HDL assignment warning at snake.v(264): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273457 "|snake_top|snake:snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 snake.v(149) " "Verilog HDL assignment warning at snake.v(149): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273457 "|snake_top|snake:snake_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 snake.v(195) " "Verilog HDL assignment warning at snake.v(195): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273458 "|snake_top|snake:snake_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "is_exist snake.v(171) " "Verilog HDL Always Construct warning at snake.v(171): variable \"is_exist\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1735163273458 "|snake_top|snake:snake_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "snake_display snake.v(172) " "Verilog HDL Always Construct warning at snake.v(172): variable \"snake_display\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 172 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1735163273458 "|snake_top|snake:snake_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "is_exist snake.v(178) " "Verilog HDL Always Construct warning at snake.v(178): variable \"is_exist\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1735163273458 "|snake_top|snake:snake_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "snake_display snake.v(179) " "Verilog HDL Always Construct warning at snake.v(179): variable \"snake_display\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1735163273458 "|snake_top|snake:snake_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "snake_show snake.v(164) " "Verilog HDL Always Construct warning at snake.v(164): inferring latch(es) for variable \"snake_show\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735163273458 "|snake_top|snake:snake_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i1 snake.v(164) " "Verilog HDL Always Construct warning at snake.v(164): inferring latch(es) for variable \"i1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735163273458 "|snake_top|snake:snake_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snake_show\[0\] snake.v(165) " "Inferred latch for \"snake_show\[0\]\" at snake.v(165)" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163273458 "|snake_top|snake:snake_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snake_show\[1\] snake.v(165) " "Inferred latch for \"snake_show\[1\]\" at snake.v(165)" {  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163273458 "|snake_top|snake:snake_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_control VGA_control:VGA_control_inst " "Elaborating entity \"VGA_control\" for hierarchy \"VGA_control:VGA_control_inst\"" {  } { { "../rtl/snake_top.v" "VGA_control_inst" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163273458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(165) " "Verilog HDL assignment warning at VGA_control.v(165): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273566 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(166) " "Verilog HDL assignment warning at VGA_control.v(166): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273566 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 VGA_control.v(178) " "Verilog HDL assignment warning at VGA_control.v(178): truncated value with size 32 to match size of target (29)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273566 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 VGA_control.v(187) " "Verilog HDL assignment warning at VGA_control.v(187): truncated value with size 32 to match size of target (29)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273566 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 VGA_control.v(198) " "Verilog HDL assignment warning at VGA_control.v(198): truncated value with size 32 to match size of target (29)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273566 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 VGA_control.v(772) " "Verilog HDL assignment warning at VGA_control.v(772): truncated value with size 32 to match size of target (28)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273566 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 VGA_control.v(1293) " "Verilog HDL assignment warning at VGA_control.v(1293): truncated value with size 32 to match size of target (14)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273566 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1306) " "Verilog HDL assignment warning at VGA_control.v(1306): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273566 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1307) " "Verilog HDL assignment warning at VGA_control.v(1307): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273566 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1309) " "Verilog HDL assignment warning at VGA_control.v(1309): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273566 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1310) " "Verilog HDL assignment warning at VGA_control.v(1310): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273566 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1312) " "Verilog HDL assignment warning at VGA_control.v(1312): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273566 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1313) " "Verilog HDL assignment warning at VGA_control.v(1313): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273566 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1315) " "Verilog HDL assignment warning at VGA_control.v(1315): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273566 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1316) " "Verilog HDL assignment warning at VGA_control.v(1316): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273566 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1318) " "Verilog HDL assignment warning at VGA_control.v(1318): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273566 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1319) " "Verilog HDL assignment warning at VGA_control.v(1319): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273566 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1321) " "Verilog HDL assignment warning at VGA_control.v(1321): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273566 "|snake_top|VGA_control:VGA_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_control.v(1322) " "Verilog HDL assignment warning at VGA_control.v(1322): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273566 "|snake_top|VGA_control:VGA_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom VGA_control:VGA_control_inst\|rom:rom_inst " "Elaborating entity \"rom\" for hierarchy \"VGA_control:VGA_control_inst\|rom:rom_inst\"" {  } { { "../rtl/VGA_control.v" "rom_inst" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163273571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163273596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163273598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../matlab/image.mif " "Parameter \"init_file\" = \"../../matlab/image.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163273598 ""}  } { { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735163273598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t7a1 " "Found entity 1: altsyncram_t7a1" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163273637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163273637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t7a1 VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated " "Elaborating entity \"altsyncram_t7a1\" for hierarchy \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163273637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163273672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163273672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_t7a1.tdf" "rden_decode" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163273672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hob " "Found entity 1: mux_hob" {  } { { "db/mux_hob.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/mux_hob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163273713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163273713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hob VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|mux_hob:mux2 " "Elaborating entity \"mux_hob\" for hierarchy \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|mux_hob:mux2\"" {  } { { "db/altsyncram_t7a1.tdf" "mux2" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163273713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_ctrl score_ctrl:score_ctrl_inst " "Elaborating entity \"score_ctrl\" for hierarchy \"score_ctrl:score_ctrl_inst\"" {  } { { "../rtl/snake_top.v" "score_ctrl_inst" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163273718 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_ctrl.v(45) " "Verilog HDL assignment warning at score_ctrl.v(45): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/score_ctrl.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273719 "|snake_top|score_ctrl:score_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_ctrl.v(46) " "Verilog HDL assignment warning at score_ctrl.v(46): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/score_ctrl.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273719 "|snake_top|score_ctrl:score_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_ctrl.v(47) " "Verilog HDL assignment warning at score_ctrl.v(47): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/score_ctrl.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735163273719 "|snake_top|score_ctrl:score_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_seg_595 top_seg_595:top_seg_595_inst " "Elaborating entity \"top_seg_595\" for hierarchy \"top_seg_595:top_seg_595_inst\"" {  } { { "../rtl/snake_top.v" "top_seg_595_inst" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163273719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_gen top_seg_595:top_seg_595_inst\|data_gen:data_gen_inst " "Elaborating entity \"data_gen\" for hierarchy \"top_seg_595:top_seg_595_inst\|data_gen:data_gen_inst\"" {  } { { "../rtl/top_seg_595.v" "data_gen_inst" { Text "D:/FPGA/SNAKEPRO/snake/rtl/top_seg_595.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163273720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_595_dynamic top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst " "Elaborating entity \"seg_595_dynamic\" for hierarchy \"top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst\"" {  } { { "../rtl/top_seg_595.v" "seg_595_dynamic_inst" { Text "D:/FPGA/SNAKEPRO/snake/rtl/top_seg_595.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163273727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_dynamic top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst " "Elaborating entity \"seg_dynamic\" for hierarchy \"top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\"" {  } { { "../rtl/seg_595_dynamic.v" "seg_dynamic_inst" { Text "D:/FPGA/SNAKEPRO/snake/rtl/seg_595_dynamic.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163273728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_8421 top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\|bcd_8421:bcd_8421_inst1 " "Elaborating entity \"bcd_8421\" for hierarchy \"top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\|bcd_8421:bcd_8421_inst1\"" {  } { { "../rtl/seg_dynamic.v" "bcd_8421_inst1" { Text "D:/FPGA/SNAKEPRO/snake/rtl/seg_dynamic.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163273739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc595_ctrl top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst\|hc595_ctrl:hc595_ctrl_inst " "Elaborating entity \"hc595_ctrl\" for hierarchy \"top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst\|hc595_ctrl:hc595_ctrl_inst\"" {  } { { "../rtl/seg_595_dynamic.v" "hc595_ctrl_inst" { Text "D:/FPGA/SNAKEPRO/snake/rtl/seg_595_dynamic.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163273750 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a0 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163277835 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a1 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163277835 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a2 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 87 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163277835 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a8 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163277835 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a9 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 241 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163277835 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a16 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 395 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163277835 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a17 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163277835 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a18 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 439 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163277835 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a24 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 571 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163277835 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a25 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 593 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163277835 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a26 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 615 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163277835 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a32 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 747 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163277835 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a33 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 769 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163277835 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a40 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 923 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163277835 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a41 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 945 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163277835 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a42 " "Synthesized away node \"VGA_control:VGA_control_inst\|rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_t7a1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_t7a1.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/altsyncram_t7a1.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/rom.v" 81 0 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 1282 0 0 } } { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163277835 "|snake_top|VGA_control:VGA_control_inst|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_t7a1:auto_generated|ram_block1a42"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1735163277835 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1735163277835 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_ctrl:score_ctrl_inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_ctrl:score_ctrl_inst\|Mod3\"" {  } { { "../rtl/score_ctrl.v" "Mod3" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163284928 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_ctrl:score_ctrl_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_ctrl:score_ctrl_inst\|Div2\"" {  } { { "../rtl/score_ctrl.v" "Div2" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163284928 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_ctrl:score_ctrl_inst\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_ctrl:score_ctrl_inst\|Mod4\"" {  } { { "../rtl/score_ctrl.v" "Mod4" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163284928 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_ctrl:score_ctrl_inst\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_ctrl:score_ctrl_inst\|Div3\"" {  } { { "../rtl/score_ctrl.v" "Div3" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163284928 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_ctrl:score_ctrl_inst\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_ctrl:score_ctrl_inst\|Mod5\"" {  } { { "../rtl/score_ctrl.v" "Mod5" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163284928 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_ctrl:score_ctrl_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_ctrl:score_ctrl_inst\|Mod0\"" {  } { { "../rtl/score_ctrl.v" "Mod0" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163284928 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_ctrl:score_ctrl_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_ctrl:score_ctrl_inst\|Div0\"" {  } { { "../rtl/score_ctrl.v" "Div0" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163284928 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_ctrl:score_ctrl_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_ctrl:score_ctrl_inst\|Mod1\"" {  } { { "../rtl/score_ctrl.v" "Mod1" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163284928 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_ctrl:score_ctrl_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_ctrl:score_ctrl_inst\|Div1\"" {  } { { "../rtl/score_ctrl.v" "Div1" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163284928 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_ctrl:score_ctrl_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_ctrl:score_ctrl_inst\|Mod2\"" {  } { { "../rtl/score_ctrl.v" "Mod2" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163284928 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1735163284928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_ctrl:score_ctrl_inst\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"score_ctrl:score_ctrl_inst\|lpm_divide:Mod3\"" {  } { { "../rtl/score_ctrl.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163284957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_ctrl:score_ctrl_inst\|lpm_divide:Mod3 " "Instantiated megafunction \"score_ctrl:score_ctrl_inst\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163284957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163284957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163284957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163284957 ""}  } { { "../rtl/score_ctrl.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735163284957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/lpm_divide_m9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163284989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163284989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163285000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163285000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163285016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163285016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163285052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163285052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163285083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163285083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_ctrl:score_ctrl_inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"score_ctrl:score_ctrl_inst\|lpm_divide:Div2\"" {  } { { "../rtl/score_ctrl.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163285091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_ctrl:score_ctrl_inst\|lpm_divide:Div2 " "Instantiated megafunction \"score_ctrl:score_ctrl_inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163285091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163285091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163285091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163285091 ""}  } { { "../rtl/score_ctrl.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735163285091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163285134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163285134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_ctrl:score_ctrl_inst\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"score_ctrl:score_ctrl_inst\|lpm_divide:Div3\"" {  } { { "../rtl/score_ctrl.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163285152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_ctrl:score_ctrl_inst\|lpm_divide:Div3 " "Instantiated megafunction \"score_ctrl:score_ctrl_inst\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163285152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163285152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163285152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735163285152 ""}  } { { "../rtl/score_ctrl.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/score_ctrl.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735163285152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/lpm_divide_mhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163285197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163285197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163285206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163285206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/alt_u_div_g4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735163285224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163285224 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1735163285657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "snake:snake_inst\|snake_show\[0\] " "Latch snake:snake_inst\|snake_show\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_control:VGA_control_inst\|vga_blank_n " "Ports D and ENA on the latch are fed by the same signal VGA_control:VGA_control_inst\|vga_blank_n" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735163285686 ""}  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735163285686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "snake:snake_inst\|snake_show\[1\] " "Latch snake:snake_inst\|snake_show\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_control:VGA_control_inst\|vga_blank_n " "Ports D and ENA on the latch are fed by the same signal VGA_control:VGA_control_inst\|vga_blank_n" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1735163285686 ""}  } { { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1735163285686 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 18 -1 0 } } { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 19 -1 0 } } { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 90 -1 0 } } { "../rtl/seg_dynamic.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/seg_dynamic.v" 122 -1 0 } } { "../rtl/game_ctrl_unit.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/game_ctrl_unit.v" 13 -1 0 } } { "../rtl/snake.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake.v" 68 -1 0 } } { "../rtl/app_generate.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/app_generate.v" 24 -1 0 } } { "../rtl/seg_dynamic.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/seg_dynamic.v" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1735163285691 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1735163285692 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1735163287270 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735163291500 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "score_ctrl:score_ctrl_inst\|lpm_divide:Mod4\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"score_ctrl:score_ctrl_inst\|lpm_divide:Mod4\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/alt_u_div_a4f.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163291521 ""} { "Info" "ISCL_SCL_CELL_NAME" "score_ctrl:score_ctrl_inst\|lpm_divide:Mod4\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"score_ctrl:score_ctrl_inst\|lpm_divide:Mod4\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/alt_u_div_a4f.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163291521 ""} { "Info" "ISCL_SCL_CELL_NAME" "score_ctrl:score_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"score_ctrl:score_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/alt_u_div_a4f.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163291521 ""} { "Info" "ISCL_SCL_CELL_NAME" "score_ctrl:score_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"score_ctrl:score_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/alt_u_div_a4f.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1735163291521 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1735163291521 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/SNAKEPRO/snake/quartus_prj/output_files/snake.map.smsg " "Generated suppressed messages file D:/FPGA/SNAKEPRO/snake/quartus_prj/output_files/snake.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163291961 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1735163292179 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735163292179 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2993 " "Implemented 2993 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1735163292657 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1735163292657 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2931 " "Implemented 2931 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1735163292657 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1735163292657 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1735163292657 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1735163292657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735163292709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 05:48:12 2024 " "Processing ended: Thu Dec 26 05:48:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735163292709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735163292709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735163292709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735163292709 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1735163294384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735163294384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 05:48:14 2024 " "Processing started: Thu Dec 26 05:48:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735163294384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1735163294384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off snake -c snake " "Command: quartus_fit --read_settings_files=off --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1735163294385 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1735163294499 ""}
{ "Info" "0" "" "Project  = snake" {  } {  } 0 0 "Project  = snake" 0 0 "Fitter" 0 0 1735163294500 ""}
{ "Info" "0" "" "Revision = snake" {  } {  } 0 0 "Revision = snake" 0 0 "Fitter" 0 0 1735163294500 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1735163294620 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1735163294620 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "snake EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"snake\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1735163294636 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1735163294683 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1735163294683 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/FPGA/SNAKEPRO/snake/quartus_prj/" { { 0 { 0 ""} 0 1174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1735163294722 ""}  } { { "db/pll_altpll.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/FPGA/SNAKEPRO/snake/quartus_prj/" { { 0 { 0 ""} 0 1174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1735163294722 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1735163294807 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1735163294810 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1735163294878 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1735163294878 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1735163294878 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1735163294878 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/SNAKEPRO/snake/quartus_prj/" { { 0 { 0 ""} 0 5582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1735163294882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/SNAKEPRO/snake/quartus_prj/" { { 0 { 0 ""} 0 5584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1735163294882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/SNAKEPRO/snake/quartus_prj/" { { 0 { 0 ""} 0 5586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1735163294882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/SNAKEPRO/snake/quartus_prj/" { { 0 { 0 ""} 0 5588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1735163294882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/SNAKEPRO/snake/quartus_prj/" { { 0 { 0 ""} 0 5590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1735163294882 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1735163294882 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1735163294883 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1735163294911 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1735163295511 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "snake.sdc " "Synopsys Design Constraints File file not found: 'snake.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1735163295512 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1735163295513 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1735163295519 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~0  from: dataa  to: combout " "Cell: VGA_control_inst\|Add2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163295529 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~10  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163295529 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~12  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163295529 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~14  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163295529 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~16  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163295529 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~18  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163295529 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~2  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163295529 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~4  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163295529 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~6  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163295529 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~8  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163295529 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1735163295529 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1735163295541 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1735163295542 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1735163295542 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1735163295735 ""}  } { { "db/pll_altpll.v" "" { Text "D:/FPGA/SNAKEPRO/snake/quartus_prj/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/SNAKEPRO/snake/quartus_prj/" { { 0 { 0 ""} 0 1174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735163295735 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "snake:snake_inst\|always5~5  " "Automatically promoted node snake:snake_inst\|always5~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1735163295735 ""}  } { { "temporary_test_loc" "" { Generic "D:/FPGA/SNAKEPRO/snake/quartus_prj/" { { 0 { 0 ""} 0 3539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735163295735 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1735163295735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_control:VGA_control_inst\|vga_rgb\[14\] " "Destination node VGA_control:VGA_control_inst\|vga_rgb\[14\]" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/SNAKEPRO/snake/quartus_prj/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1735163295735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_control:VGA_control_inst\|vga_rgb\[10\] " "Destination node VGA_control:VGA_control_inst\|vga_rgb\[10\]" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/SNAKEPRO/snake/quartus_prj/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1735163295735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_control:VGA_control_inst\|vga_rgb\[3\] " "Destination node VGA_control:VGA_control_inst\|vga_rgb\[3\]" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/SNAKEPRO/snake/quartus_prj/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1735163295735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_control:VGA_control_inst\|vga_rgb\[4\] " "Destination node VGA_control:VGA_control_inst\|vga_rgb\[4\]" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/SNAKEPRO/snake/quartus_prj/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1735163295735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_control:VGA_control_inst\|vga_rgb\[5\] " "Destination node VGA_control:VGA_control_inst\|vga_rgb\[5\]" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/SNAKEPRO/snake/quartus_prj/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1735163295735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_control:VGA_control_inst\|vga_rgb\[6\] " "Destination node VGA_control:VGA_control_inst\|vga_rgb\[6\]" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/SNAKEPRO/snake/quartus_prj/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1735163295735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_control:VGA_control_inst\|vga_rgb\[7\] " "Destination node VGA_control:VGA_control_inst\|vga_rgb\[7\]" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/SNAKEPRO/snake/quartus_prj/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1735163295735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_control:VGA_control_inst\|vga_rgb\[11\] " "Destination node VGA_control:VGA_control_inst\|vga_rgb\[11\]" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/SNAKEPRO/snake/quartus_prj/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1735163295735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_control:VGA_control_inst\|vga_rgb\[12\] " "Destination node VGA_control:VGA_control_inst\|vga_rgb\[12\]" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/SNAKEPRO/snake/quartus_prj/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1735163295735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_control:VGA_control_inst\|vga_rgb\[13\] " "Destination node VGA_control:VGA_control_inst\|vga_rgb\[13\]" {  } { { "../rtl/VGA_control.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/VGA_control.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/SNAKEPRO/snake/quartus_prj/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1735163295735 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1735163295735 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1735163295735 ""}  } { { "../rtl/snake_top.v" "" { Text "D:/FPGA/SNAKEPRO/snake/rtl/snake_top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/SNAKEPRO/snake/quartus_prj/" { { 0 { 0 ""} 0 5571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735163295735 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1735163296153 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1735163296155 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1735163296155 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1735163296159 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1735163296166 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1735163296170 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1735163296170 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1735163296172 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1735163296304 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1735163296308 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1735163296308 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735163296406 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1735163296411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1735163297048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735163297525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1735163297548 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1735163303307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735163303307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1735163303863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 3.4% " "1e+03 ns of routing delay (approximately 3.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1735163305897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/FPGA/SNAKEPRO/snake/quartus_prj/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1735163306573 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1735163306573 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1735163321271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1735163331380 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1735163331380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:27 " "Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735163331384 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.87 " "Total time spent on timing analysis during the Fitter is 2.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1735163331549 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1735163331584 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1735163331919 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1735163331920 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1735163332340 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735163333009 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/SNAKEPRO/snake/quartus_prj/output_files/snake.fit.smsg " "Generated suppressed messages file D:/FPGA/SNAKEPRO/snake/quartus_prj/output_files/snake.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1735163333506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6184 " "Peak virtual memory: 6184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735163334305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 05:48:54 2024 " "Processing ended: Thu Dec 26 05:48:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735163334305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735163334305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735163334305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1735163334305 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1735163335891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735163335891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 05:48:55 2024 " "Processing started: Thu Dec 26 05:48:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735163335891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1735163335891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off snake -c snake " "Command: quartus_asm --read_settings_files=off --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1735163335891 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1735163336219 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1735163336587 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1735163336608 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735163336826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 05:48:56 2024 " "Processing ended: Thu Dec 26 05:48:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735163336826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735163336826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735163336826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1735163336826 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1735163337479 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1735163338408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735163338408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 05:48:58 2024 " "Processing started: Thu Dec 26 05:48:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735163338408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1735163338408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta snake -c snake " "Command: quartus_sta snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1735163338408 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1735163338496 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1735163338679 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1735163338680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735163338745 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735163338745 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1735163338938 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "snake.sdc " "Synopsys Design Constraints File file not found: 'snake.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1735163339003 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1735163339003 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1735163339009 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1735163339009 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735163339009 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1735163339009 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_control:VGA_control_inst\|cnt_hs\[0\] VGA_control:VGA_control_inst\|cnt_hs\[0\] " "create_clock -period 1.000 -name VGA_control:VGA_control_inst\|cnt_hs\[0\] VGA_control:VGA_control_inst\|cnt_hs\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735163339012 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735163339012 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~0  from: datab  to: combout " "Cell: VGA_control_inst\|Add2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163339021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~10  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163339021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~12  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163339021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~14  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163339021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~16  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163339021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~18  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163339021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~2  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163339021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~4  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163339021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~6  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163339021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~8  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163339021 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1735163339021 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1735163339028 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735163339029 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1735163339031 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1735163339050 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1735163339134 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1735163339134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.600 " "Worst-case setup slack is -15.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163339136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163339136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.600            -419.350 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -15.600            -419.350 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163339136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.741             -23.296 VGA_control:VGA_control_inst\|cnt_hs\[0\]  " "  -11.741             -23.296 VGA_control:VGA_control_inst\|cnt_hs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163339136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735163339136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.899 " "Worst-case hold slack is -3.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163339150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163339150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.899              -5.229 VGA_control:VGA_control_inst\|cnt_hs\[0\]  " "   -3.899              -5.229 VGA_control:VGA_control_inst\|cnt_hs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163339150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.451               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163339150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735163339150 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1735163339154 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1735163339160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.924 " "Worst-case minimum pulse width slack is -0.924" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163339167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163339167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.924             -12.543 VGA_control:VGA_control_inst\|cnt_hs\[0\]  " "   -0.924             -12.543 VGA_control:VGA_control_inst\|cnt_hs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163339167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.934               0.000 clk  " "    9.934               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163339167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.700               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.700               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163339167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735163339167 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1735163340065 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1735163340092 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1735163340575 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~0  from: datab  to: combout " "Cell: VGA_control_inst\|Add2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163340782 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~10  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163340782 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~12  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163340782 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~14  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163340782 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~16  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163340782 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~18  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163340782 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~2  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163340782 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~4  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163340782 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~6  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163340782 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~8  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163340782 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1735163340782 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735163340783 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1735163340843 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1735163340843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.701 " "Worst-case setup slack is -14.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163340848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163340848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.701            -385.780 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -14.701            -385.780 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163340848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.606             -23.155 VGA_control:VGA_control_inst\|cnt_hs\[0\]  " "  -11.606             -23.155 VGA_control:VGA_control_inst\|cnt_hs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163340848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735163340848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.516 " "Worst-case hold slack is -3.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163340870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163340870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.516              -4.756 VGA_control:VGA_control_inst\|cnt_hs\[0\]  " "   -3.516              -4.756 VGA_control:VGA_control_inst\|cnt_hs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163340870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.400               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163340870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735163340870 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1735163340876 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1735163340882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.943 " "Worst-case minimum pulse width slack is -0.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163340888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163340888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.943             -10.547 VGA_control:VGA_control_inst\|cnt_hs\[0\]  " "   -0.943             -10.547 VGA_control:VGA_control_inst\|cnt_hs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163340888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.943               0.000 clk  " "    9.943               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163340888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.662               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.662               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163340888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735163340888 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1735163341604 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~0  from: datab  to: combout " "Cell: VGA_control_inst\|Add2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163341751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~10  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163341751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~12  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163341751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~14  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163341751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~16  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163341751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~18  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163341751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~2  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163341751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~4  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163341751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~6  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163341751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA_control_inst\|Add2~8  from: cin  to: combout " "Cell: VGA_control_inst\|Add2~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1735163341751 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1735163341751 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735163341751 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1735163341761 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1735163341761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.829 " "Worst-case setup slack is -6.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163341765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163341765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.829            -180.897 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.829            -180.897 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163341765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.926              -9.718 VGA_control:VGA_control_inst\|cnt_hs\[0\]  " "   -4.926              -9.718 VGA_control:VGA_control_inst\|cnt_hs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163341765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735163341765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.983 " "Worst-case hold slack is -1.983" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163341784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163341784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.983              -2.794 VGA_control:VGA_control_inst\|cnt_hs\[0\]  " "   -1.983              -2.794 VGA_control:VGA_control_inst\|cnt_hs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163341784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.185               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163341784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735163341784 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1735163341793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1735163341802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.088 " "Worst-case minimum pulse width slack is -0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163341811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163341811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -0.487 VGA_control:VGA_control_inst\|cnt_hs\[0\]  " "   -0.088              -0.487 VGA_control:VGA_control_inst\|cnt_hs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163341811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594               0.000 clk  " "    9.594               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163341811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.732               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.732               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735163341811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735163341811 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1735163342933 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1735163342936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735163343051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 05:49:03 2024 " "Processing ended: Thu Dec 26 05:49:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735163343051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735163343051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735163343051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1735163343051 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1735163344537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735163344537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 05:49:04 2024 " "Processing started: Thu Dec 26 05:49:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735163344537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1735163344537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off snake -c snake " "Command: quartus_eda --read_settings_files=off --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1735163344538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1735163344947 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "snake.vo D:/FPGA/SNAKEPRO/snake/sim/Questa/ simulation " "Generated file snake.vo in folder \"D:/FPGA/SNAKEPRO/snake/sim/Questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1735163345228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735163345272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 05:49:05 2024 " "Processing ended: Thu Dec 26 05:49:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735163345272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735163345272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735163345272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1735163345272 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 88 s " "Quartus Prime Full Compilation was successful. 0 errors, 88 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1735163345980 ""}
