Analysis & Synthesis report for ddr_proj
Sat Mar  8 16:30:47 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|state
 10. State Machine - |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|ddr_init_state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst
 18. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_p
 19. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_p|ddio_out_qte:auto_generated
 20. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_n
 21. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_n|ddio_out_sqe:auto_generated
 22. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io
 23. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:dqs_io
 24. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated
 25. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_out:dm_pin
 26. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_out:dm_pin|ddio_out_sbf:auto_generated
 27. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io
 28. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated
 29. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io
 30. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated
 31. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io
 32. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated
 33. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io
 34. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated
 35. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io
 36. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated
 37. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io
 38. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated
 39. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io
 40. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated
 41. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io
 42. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated
 43. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io
 44. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:dqs_io
 45. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated
 46. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_out:dm_pin
 47. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_out:dm_pin|ddio_out_sbf:auto_generated
 48. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io
 49. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated
 50. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io
 51. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated
 52. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io
 53. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated
 54. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io
 55. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated
 56. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io
 57. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated
 58. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io
 59. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated
 60. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io
 61. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated
 62. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io
 63. Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated
 64. Source assignments for ddr_ctl_example_driver:driver
 65. Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst
 66. Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_p
 67. Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_n
 68. Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:dqs_io
 69. Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_out:dm_pin
 70. Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io
 71. Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io
 72. Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io
 73. Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io
 74. Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io
 75. Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io
 76. Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io
 77. Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io
 78. Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:dqs_io
 79. Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_out:dm_pin
 80. Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io
 81. Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io
 82. Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io
 83. Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io
 84. Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io
 85. Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io
 86. Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io
 87. Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io
 88. Parameter Settings for User Entity Instance: ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_0_lfsr_inst
 89. Parameter Settings for User Entity Instance: ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_1_lfsr_inst
 90. Parameter Settings for User Entity Instance: ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_2_lfsr_inst
 91. Parameter Settings for User Entity Instance: ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_3_lfsr_inst
 92. Parameter Settings for User Entity Instance: ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component
 93. altpll Parameter Settings by Entity Instance
 94. Port Connectivity Checks: "ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst"
 95. Port Connectivity Checks: "ddr_ctl_example_driver:driver"
 96. Port Connectivity Checks: "ddr_ctl:ddr_ctl_ddr_sdram"
 97. Elapsed Time Per Partition
 98. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Mar  8 16:30:47 2025           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ddr_proj                                        ;
; Top-level Entity Name              ; ddr_proj                                        ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,468                                           ;
;     Total combinational functions  ; 1,004                                           ;
;     Dedicated logic registers      ; 947                                             ;
; Total registers                    ; 947                                             ;
; Total pins                         ; 50                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F484C8       ;                    ;
; Top-level entity name                                                      ; ddr_proj           ; ddr_proj           ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                     ;
+------------------------------------------------------------+-----------------+-----------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                           ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                                                  ; Library ;
+------------------------------------------------------------+-----------------+-----------------------------------+-----------------------------------------------------------------------------------------------+---------+
; ddr_ctl/ddr_proj.vhd                                       ; yes             ; User VHDL File                    ; /home/ax/fpga/_DDR_RAM/ddr_proj/ddr_ctl/ddr_proj.vhd                                          ;         ;
; ddr_ctl/ddr_sdram_controller-library/auk_ddr_functions.vhd ; yes             ; Encrypted User VHDL File          ; /home/ax/fpga/_DDR_RAM/ddr_proj/ddr_ctl/ddr_sdram_controller-library/auk_ddr_functions.vhd    ;         ;
; ddr_ctl/ddr_ctl.vhd                                        ; yes             ; User Wizard-Generated File        ; /home/ax/fpga/_DDR_RAM/ddr_proj/ddr_ctl/ddr_ctl.vhd                                           ;         ;
; ddr_ctl_auk_ddr_sdram.vhd                                  ; yes             ; Auto-Found VHDL File              ; /home/ax/fpga/_DDR_RAM/ddr_proj/ddr_ctl/ddr_ctl_auk_ddr_sdram.vhd                             ;         ;
; auk_ddr_controller.vhd                                     ; yes             ; Encrypted Auto-Found VHDL File    ; /home/ax/fpga/_DDR_RAM/ddr_proj/ddr_ctl/ddr_sdram_controller-library/auk_ddr_controller.vhd   ;         ;
; auk_ddr_input_buf.vhd                                      ; yes             ; Encrypted Auto-Found VHDL File    ; /home/ax/fpga/_DDR_RAM/ddr_proj/ddr_ctl/ddr_sdram_controller-library/auk_ddr_input_buf.vhd    ;         ;
; auk_ddr_bank_details.vhd                                   ; yes             ; Encrypted Auto-Found VHDL File    ; /home/ax/fpga/_DDR_RAM/ddr_proj/ddr_ctl/ddr_sdram_controller-library/auk_ddr_bank_details.vhd ;         ;
; auk_ddr_init.vhd                                           ; yes             ; Encrypted Auto-Found VHDL File    ; /home/ax/fpga/_DDR_RAM/ddr_proj/ddr_ctl/ddr_sdram_controller-library/auk_ddr_init.vhd         ;         ;
; auk_ddr_timers.vhd                                         ; yes             ; Encrypted Auto-Found VHDL File    ; /home/ax/fpga/_DDR_RAM/ddr_proj/ddr_ctl/ddr_sdram_controller-library/auk_ddr_timers.vhd       ;         ;
; ddr_ctl_auk_ddr_datapath.vhd                               ; yes             ; Auto-Found VHDL File              ; /home/ax/fpga/_DDR_RAM/ddr_proj/ddr_ctl/ddr_ctl_auk_ddr_datapath.vhd                          ;         ;
; ddr_ctl_auk_ddr_clk_gen.vhd                                ; yes             ; Auto-Found VHDL File              ; /home/ax/fpga/_DDR_RAM/ddr_proj/ddr_ctl/ddr_ctl_auk_ddr_clk_gen.vhd                           ;         ;
; altddio_out.tdf                                            ; yes             ; Megafunction                      ; /home/ax/altera/13.0sp1web/quartus/libraries/megafunctions/altddio_out.tdf                    ;         ;
; aglobal130.inc                                             ; yes             ; Megafunction                      ; /home/ax/altera/13.0sp1web/quartus/libraries/megafunctions/aglobal130.inc                     ;         ;
; stratix_ddio.inc                                           ; yes             ; Megafunction                      ; /home/ax/altera/13.0sp1web/quartus/libraries/megafunctions/stratix_ddio.inc                   ;         ;
; cyclone_ddio.inc                                           ; yes             ; Megafunction                      ; /home/ax/altera/13.0sp1web/quartus/libraries/megafunctions/cyclone_ddio.inc                   ;         ;
; lpm_mux.inc                                                ; yes             ; Megafunction                      ; /home/ax/altera/13.0sp1web/quartus/libraries/megafunctions/lpm_mux.inc                        ;         ;
; stratix_lcell.inc                                          ; yes             ; Megafunction                      ; /home/ax/altera/13.0sp1web/quartus/libraries/megafunctions/stratix_lcell.inc                  ;         ;
; db/ddio_out_qte.tdf                                        ; yes             ; Auto-Generated Megafunction       ; /home/ax/fpga/_DDR_RAM/ddr_proj/db/ddio_out_qte.tdf                                           ;         ;
; db/ddio_out_sqe.tdf                                        ; yes             ; Auto-Generated Megafunction       ; /home/ax/fpga/_DDR_RAM/ddr_proj/db/ddio_out_sqe.tdf                                           ;         ;
; ddr_ctl_auk_ddr_dqs_group.vhd                              ; yes             ; Auto-Found VHDL File              ; /home/ax/fpga/_DDR_RAM/ddr_proj/ddr_ctl/ddr_ctl_auk_ddr_dqs_group.vhd                         ;         ;
; altddio_bidir.tdf                                          ; yes             ; Megafunction                      ; /home/ax/altera/13.0sp1web/quartus/libraries/megafunctions/altddio_bidir.tdf                  ;         ;
; db/ddio_bidir_50l.tdf                                      ; yes             ; Auto-Generated Megafunction       ; /home/ax/fpga/_DDR_RAM/ddr_proj/db/ddio_bidir_50l.tdf                                         ;         ;
; db/ddio_out_sbf.tdf                                        ; yes             ; Auto-Generated Megafunction       ; /home/ax/fpga/_DDR_RAM/ddr_proj/db/ddio_out_sbf.tdf                                           ;         ;
; db/ddio_bidir_c0l.tdf                                      ; yes             ; Auto-Generated Megafunction       ; /home/ax/fpga/_DDR_RAM/ddr_proj/db/ddio_bidir_c0l.tdf                                         ;         ;
; ddr_ctl_example_driver.vhd                                 ; yes             ; Auto-Found VHDL File              ; /home/ax/fpga/_DDR_RAM/ddr_proj/ddr_ctl/ddr_ctl_example_driver.vhd                            ;         ;
; example_lfsr8.v                                            ; yes             ; Auto-Found Verilog HDL File       ; /home/ax/fpga/_DDR_RAM/ddr_proj/ddr_ctl/ddr_sdram_controller-library/example_lfsr8.v          ;         ;
; ddr_pll_cycloneii.vhd                                      ; yes             ; Auto-Found Wizard-Generated File  ; /home/ax/fpga/_DDR_RAM/ddr_proj/ddr_ctl/ddr_pll_cycloneii.vhd                                 ;         ;
; altpll.tdf                                                 ; yes             ; Megafunction                      ; /home/ax/altera/13.0sp1web/quartus/libraries/megafunctions/altpll.tdf                         ;         ;
; stratix_pll.inc                                            ; yes             ; Megafunction                      ; /home/ax/altera/13.0sp1web/quartus/libraries/megafunctions/stratix_pll.inc                    ;         ;
; stratixii_pll.inc                                          ; yes             ; Megafunction                      ; /home/ax/altera/13.0sp1web/quartus/libraries/megafunctions/stratixii_pll.inc                  ;         ;
; cycloneii_pll.inc                                          ; yes             ; Megafunction                      ; /home/ax/altera/13.0sp1web/quartus/libraries/megafunctions/cycloneii_pll.inc                  ;         ;
; pzdyqx.vhd                                                 ; yes             ; Encrypted Megafunction            ; /home/ax/altera/13.0sp1web/quartus/libraries/megafunctions/pzdyqx.vhd                         ;         ;
; sld_hub.vhd                                                ; yes             ; Encrypted Megafunction            ; /home/ax/altera/13.0sp1web/quartus/libraries/megafunctions/sld_hub.vhd                        ;         ;
; sld_jtag_hub.vhd                                           ; yes             ; Encrypted Megafunction            ; /home/ax/altera/13.0sp1web/quartus/libraries/megafunctions/sld_jtag_hub.vhd                   ;         ;
; sld_rom_sr.vhd                                             ; yes             ; Encrypted Megafunction            ; /home/ax/altera/13.0sp1web/quartus/libraries/megafunctions/sld_rom_sr.vhd                     ;         ;
+------------------------------------------------------------+-----------------+-----------------------------------+-----------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimated Total logic elements              ; 1,468             ;
;                                             ;                   ;
; Total combinational functions               ; 1004              ;
; Logic element usage by number of LUT inputs ;                   ;
;     -- 4 input functions                    ; 519               ;
;     -- 3 input functions                    ; 249               ;
;     -- <=2 input functions                  ; 236               ;
;                                             ;                   ;
; Logic elements by mode                      ;                   ;
;     -- normal mode                          ; 937               ;
;     -- arithmetic mode                      ; 67                ;
;                                             ;                   ;
; Total registers                             ; 947               ;
;     -- Dedicated logic registers            ; 947               ;
;     -- I/O registers                        ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 50                ;
; Embedded Multiplier 9-bit elements          ; 0                 ;
; Total PLLs                                  ; 1                 ;
;     -- PLLs                                 ; 1                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; soft_reset_reg2_n ;
; Maximum fan-out                             ; 788               ;
; Total fan-out                               ; 6684              ;
; Average fan-out                             ; 3.32              ;
+---------------------------------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                ; Library Name ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ddr_proj                                                              ; 1004 (0)          ; 947 (2)      ; 0           ; 0            ; 0       ; 0         ; 50   ; 0            ; |ddr_proj                                                                                                                                                                                                                          ; work         ;
;    |ddr_ctl:ddr_ctl_ddr_sdram|                                         ; 554 (0)           ; 661 (0)      ; 0           ; 0            ; 0       ; 0         ; 22   ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram                                                                                                                                                                                                ; work         ;
;       |ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|               ; 554 (0)           ; 661 (20)     ; 0           ; 0            ; 0       ; 0         ; 22   ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst                                                                                                                                               ; work         ;
;          |auk_ddr_controller:ddr_control|                              ; 509 (297)         ; 411 (188)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control                                                                                                                ; work         ;
;             |auk_ddr_bank_details:bank_man|                            ; 59 (59)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man                                                                                  ; work         ;
;             |auk_ddr_init:\g_ddr_init:init_block|                      ; 36 (36)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block                                                                            ; work         ;
;             |auk_ddr_input_buf:in_buf|                                 ; 101 (11)          ; 127 (15)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf                                                                                       ; work         ;
;                |custom_fifo:my_fifo|                                   ; 90 (90)           ; 112 (112)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo                                                                   ; work         ;
;             |auk_ddr_timers:\g_timers:0:bank_timer|                    ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:0:bank_timer                                                                          ; work         ;
;             |auk_ddr_timers:\g_timers:1:bank_timer|                    ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:1:bank_timer                                                                          ; work         ;
;             |auk_ddr_timers:\g_timers:2:bank_timer|                    ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:2:bank_timer                                                                          ; work         ;
;             |auk_ddr_timers:\g_timers:3:bank_timer|                    ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:3:bank_timer                                                                          ; work         ;
;          |ddr_ctl_auk_ddr_datapath:ddr_io|                             ; 45 (0)            ; 230 (0)      ; 0           ; 0            ; 0       ; 0         ; 22   ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io                                                                                                               ; work         ;
;             |ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|                      ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 2    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen                                                                           ; work         ;
;                |altddio_out:ddr_clk_out_n|                             ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_n                                                 ; work         ;
;                   |ddio_out_sqe:auto_generated|                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_n|ddio_out_sqe:auto_generated                     ; work         ;
;                |altddio_out:ddr_clk_out_p|                             ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_p                                                 ; work         ;
;                   |ddio_out_qte:auto_generated|                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_p|ddio_out_qte:auto_generated                     ; work         ;
;             |ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|         ; 20 (6)            ; 113 (68)     ; 0           ; 0            ; 0       ; 0         ; 10   ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io                                                              ; work         ;
;                |altddio_bidir:\g_dq_io:0:dq_io|                        ; 1 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 1 (1)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:\g_dq_io:1:dq_io|                        ; 1 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 1 (1)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:\g_dq_io:2:dq_io|                        ; 1 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 1 (1)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:\g_dq_io:3:dq_io|                        ; 1 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 1 (1)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:\g_dq_io:4:dq_io|                        ; 1 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 1 (1)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:\g_dq_io:5:dq_io|                        ; 1 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 1 (1)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:\g_dq_io:6:dq_io|                        ; 1 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 1 (1)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:\g_dq_io:7:dq_io|                        ; 1 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 1 (1)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:dqs_io|                                  ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:dqs_io                                         ; work         ;
;                   |ddio_bidir_50l:auto_generated|                      ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated           ; work         ;
;                |altddio_out:dm_pin|                                    ; 3 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_out:dm_pin                                           ; work         ;
;                   |ddio_out_sbf:auto_generated|                        ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_out:dm_pin|ddio_out_sbf:auto_generated               ; work         ;
;             |ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|         ; 21 (8)            ; 113 (68)     ; 0           ; 0            ; 0       ; 0         ; 10   ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io                                                              ; work         ;
;                |altddio_bidir:\g_dq_io:0:dq_io|                        ; 1 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 1 (1)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:\g_dq_io:1:dq_io|                        ; 1 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 1 (1)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:\g_dq_io:2:dq_io|                        ; 1 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 1 (1)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:\g_dq_io:3:dq_io|                        ; 1 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 1 (1)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:\g_dq_io:4:dq_io|                        ; 1 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 1 (1)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:\g_dq_io:5:dq_io|                        ; 1 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 1 (1)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:\g_dq_io:6:dq_io|                        ; 1 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 1 (1)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:\g_dq_io:7:dq_io|                        ; 1 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 1 (1)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:dqs_io|                                  ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:dqs_io                                         ; work         ;
;                   |ddio_bidir_50l:auto_generated|                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated           ; work         ;
;                |altddio_out:dm_pin|                                    ; 3 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_out:dm_pin                                           ; work         ;
;                   |ddio_out_sbf:auto_generated|                        ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_out:dm_pin|ddio_out_sbf:auto_generated               ; work         ;
;    |ddr_ctl_example_driver:driver|                                     ; 217 (178)         ; 134 (102)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ddr_proj|ddr_ctl_example_driver:driver                                                                                                                                                                                            ; work         ;
;       |example_lfsr8:LFSRGEN_0_lfsr_inst|                              ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ddr_proj|ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_0_lfsr_inst                                                                                                                                                          ; work         ;
;       |example_lfsr8:LFSRGEN_1_lfsr_inst|                              ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ddr_proj|ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_1_lfsr_inst                                                                                                                                                          ; work         ;
;       |example_lfsr8:LFSRGEN_2_lfsr_inst|                              ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ddr_proj|ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_2_lfsr_inst                                                                                                                                                          ; work         ;
;       |example_lfsr8:LFSRGEN_3_lfsr_inst|                              ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ddr_proj|ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_3_lfsr_inst                                                                                                                                                          ; work         ;
;    |ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ddr_proj|ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst                                                                                                                                                                              ; work         ;
;       |altpll:altpll_component|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ddr_proj|ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component                                                                                                                                                      ; work         ;
;    |pzdyqx:nabboc|                                                     ; 121 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ddr_proj|pzdyqx:nabboc                                                                                                                                                                                                            ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                   ; 121 (12)          ; 72 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ddr_proj|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                               ; work         ;
;          |GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1| ; 53 (22)           ; 28 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ddr_proj|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1                                                                                                                   ; work         ;
;             |JEQQ5299:YEAJ1936|                                        ; 31 (31)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ddr_proj|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936                                                                                                 ; work         ;
;          |JEQQ5299:ESUL0435|                                           ; 22 (22)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ddr_proj|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435                                                                                                                                                             ; work         ;
;          |JKWY9152:RUWH6717|                                           ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ddr_proj|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717                                                                                                                                                             ; work         ;
;          |PUDL0439:VWQM3427|                                           ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ddr_proj|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427                                                                                                                                                             ; work         ;
;    |sld_hub:auto_hub|                                                  ; 112 (1)           ; 78 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ddr_proj|sld_hub:auto_hub                                                                                                                                                                                                         ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                   ; 111 (75)          ; 78 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ddr_proj|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                            ; work         ;
;          |sld_rom_sr:hub_info_reg|                                     ; 19 (19)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ddr_proj|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                    ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                   ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ddr_proj|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                  ; work         ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                     ;
+--------+----------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name         ; Version ; Release Date ; License Type ; Entity Instance                                                                                                     ; IP Include File                                                                             ;
+--------+----------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; Altera ; DDR SDRAM Controller ; 13.0    ; N/A          ; N/A          ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram                                                                                 ; /home/ax/fpga/_DDR_RAM/ddr_proj/ddr_ctl/ddr_ctl.vhd                                         ;
; Altera ; DDR SDRAM Controller ; N/A     ; Jul 2013     ; Licensed     ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control ; /home/ax/fpga/_DDR_RAM/ddr_proj/ddr_ctl/ddr_sdram_controller-library/auk_ddr_controller.vhd ;
; Altera ; ALTPLL               ; N/A     ; N/A          ; N/A          ; |ddr_proj|ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst                                                               ; /home/ax/fpga/_DDR_RAM/ddr_proj/ddr_ctl/ddr_pll_cycloneii.vhd                               ;
+--------+----------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|state                                                                                                                                      ;
+-----------------------------+-----------------+-----------------+-----------------+-----------------------------+---------------+--------------------------+--------------+------------------+--------------+-----------------+-------------------+----------------------------+
; Name                        ; state.s_writing ; state.s_reading ; state.s_holding ; state.s_wait_for_write_data ; state.s_write ; state.s_wait_before_read ; state.s_read ; state.s_activate ; state.s_idle ; state.s_refresh ; state.s_precharge ; state.s_wait_for_init_done ;
+-----------------------------+-----------------+-----------------+-----------------+-----------------------------+---------------+--------------------------+--------------+------------------+--------------+-----------------+-------------------+----------------------------+
; state.s_wait_for_init_done  ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 0                          ;
; state.s_precharge           ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 1                 ; 1                          ;
; state.s_refresh             ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 1               ; 0                 ; 1                          ;
; state.s_idle                ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 1            ; 0               ; 0                 ; 1                          ;
; state.s_activate            ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 1                ; 0            ; 0               ; 0                 ; 1                          ;
; state.s_read                ; 0               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 1            ; 0                ; 0            ; 0               ; 0                 ; 1                          ;
; state.s_wait_before_read    ; 0               ; 0               ; 0               ; 0                           ; 0             ; 1                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                          ;
; state.s_write               ; 0               ; 0               ; 0               ; 0                           ; 1             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                          ;
; state.s_wait_for_write_data ; 0               ; 0               ; 0               ; 1                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                          ;
; state.s_holding             ; 0               ; 0               ; 1               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                          ;
; state.s_reading             ; 0               ; 1               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                          ;
; state.s_writing             ; 1               ; 0               ; 0               ; 0                           ; 0             ; 0                        ; 0            ; 0                ; 0            ; 0               ; 0                 ; 1                          ;
+-----------------------------+-----------------+-----------------+-----------------+-----------------------------+---------------+--------------------------+--------------+------------------+--------------+-----------------+-------------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|ddr_init_state                                                                                                              ;
+------------------------------+----------------------------+-----------------------------+------------------------------+----------------------------+-----------------------------+---------------------------+----------------------------+---------------------------+----------------------------+
; Name                         ; ddr_init_state.s_init_done ; ddr_init_state.s_init_lmr_2 ; ddr_init_state.s_init_rfsh_2 ; ddr_init_state.s_init_rfsh ; ddr_init_state.s_init_pch_2 ; ddr_init_state.s_init_lmr ; ddr_init_state.s_init_elmr ; ddr_init_state.s_init_pch ; ddr_init_state.s_init_wait ;
+------------------------------+----------------------------+-----------------------------+------------------------------+----------------------------+-----------------------------+---------------------------+----------------------------+---------------------------+----------------------------+
; ddr_init_state.s_init_wait   ; 0                          ; 0                           ; 0                            ; 0                          ; 0                           ; 0                         ; 0                          ; 0                         ; 0                          ;
; ddr_init_state.s_init_pch    ; 0                          ; 0                           ; 0                            ; 0                          ; 0                           ; 0                         ; 0                          ; 1                         ; 1                          ;
; ddr_init_state.s_init_elmr   ; 0                          ; 0                           ; 0                            ; 0                          ; 0                           ; 0                         ; 1                          ; 0                         ; 1                          ;
; ddr_init_state.s_init_lmr    ; 0                          ; 0                           ; 0                            ; 0                          ; 0                           ; 1                         ; 0                          ; 0                         ; 1                          ;
; ddr_init_state.s_init_pch_2  ; 0                          ; 0                           ; 0                            ; 0                          ; 1                           ; 0                         ; 0                          ; 0                         ; 1                          ;
; ddr_init_state.s_init_rfsh   ; 0                          ; 0                           ; 0                            ; 1                          ; 0                           ; 0                         ; 0                          ; 0                         ; 1                          ;
; ddr_init_state.s_init_rfsh_2 ; 0                          ; 0                           ; 1                            ; 0                          ; 0                           ; 0                         ; 0                          ; 0                         ; 1                          ;
; ddr_init_state.s_init_lmr_2  ; 0                          ; 1                           ; 0                            ; 0                          ; 0                           ; 0                         ; 0                          ; 0                         ; 1                          ;
; ddr_init_state.s_init_done   ; 1                          ; 0                           ; 0                            ; 0                          ; 0                           ; 0                         ; 0                          ; 0                         ; 1                          ;
+------------------------------+----------------------------+-----------------------------+------------------------------+----------------------------+-----------------------------+---------------------------+----------------------------+---------------------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_p|ddio_out_qte:auto_generated|output_cell_L[0]                     ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_p|ddio_out_qte:auto_generated|output_cell_H[0]                     ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_n|ddio_out_sqe:auto_generated|output_cell_L[0]                     ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_n|ddio_out_sqe:auto_generated|output_cell_H[0]                     ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_out:dm_pin|ddio_out_sbf:auto_generated|output_cell_L[0]               ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_out:dm_pin|ddio_out_sbf:auto_generated|output_cell_H[0]               ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_out:dm_pin|ddio_out_sbf:auto_generated|output_cell_L[0]               ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_out:dm_pin|ddio_out_sbf:auto_generated|output_cell_H[0]               ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|cke2[0]                                                                                                                         ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|oe_cell          ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0] ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated|output_cell_L[0]           ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated|output_cell_H[0]           ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated|ext_oe_cell                ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated|output_cell_L[0]           ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated|output_cell_H[0]           ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|dqs_toggle_le_2                                                                                                                 ; yes                                                              ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|be_r[0,1]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|be_r[0,1]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rdata_bcount_eq_1                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rdata_bcount_eq_0                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rdata_bcount_le_1                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rdata_valid_pipe[0]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|last_entry_written[15]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][23]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rdata_valid_pipe[1]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][23]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rdata_valid_pipe[2]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[1][23]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[0][23]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|cs_addr_this[0]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|cs_addr_last[0]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|to_this_chip[0]                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|cs_last_ne_cs_this                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:3:bank_timer|tras_pipe[14,15]                                                                 ; Lost fanout                                                                                                                                                                                                                                  ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:3:bank_timer|twr_pipe[3]                                                                      ; Lost fanout                                                                                                                                                                                                                                  ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:2:bank_timer|tras_pipe[14,15]                                                                 ; Lost fanout                                                                                                                                                                                                                                  ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:2:bank_timer|twr_pipe[3]                                                                      ; Lost fanout                                                                                                                                                                                                                                  ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:1:bank_timer|tras_pipe[14,15]                                                                 ; Lost fanout                                                                                                                                                                                                                                  ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:1:bank_timer|twr_pipe[3]                                                                      ; Lost fanout                                                                                                                                                                                                                                  ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:0:bank_timer|tras_pipe[14,15]                                                                 ; Lost fanout                                                                                                                                                                                                                                  ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:0:bank_timer|twr_pipe[3]                                                                      ; Lost fanout                                                                                                                                                                                                                                  ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trcd_pipe[0..5]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                  ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[6..127]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                  ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trp_pipe[0..5]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                  ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:3:bank_timer|tras_pipe[2..13]                                                                 ; Lost fanout                                                                                                                                                                                                                                  ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:3:bank_timer|twr_pipe[1,2]                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:2:bank_timer|tras_pipe[2..13]                                                                 ; Lost fanout                                                                                                                                                                                                                                  ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:2:bank_timer|twr_pipe[1,2]                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:1:bank_timer|tras_pipe[2..13]                                                                 ; Lost fanout                                                                                                                                                                                                                                  ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:1:bank_timer|twr_pipe[1,2]                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:0:bank_timer|tras_pipe[2..13]                                                                 ; Lost fanout                                                                                                                                                                                                                                  ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:0:bank_timer|twr_pipe[1,2]                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|wdata_req_to_local_if_r                                                                                                ; Merged with ddr_ctl_example_driver:driver|last_wdata_req                                                                                                                                                                                     ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated|oe_cell           ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|dqs_oe_r[0]                                                          ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|doing_wr_to_datapath_r                                                                                                 ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|doing_wr_r                                                           ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|dq_oe                                                                ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|doing_wr_r                                                           ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|doing_wr_r                                                           ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|doing_wr_r                                                           ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|dq_oe                                                                ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|doing_wr_r                                                           ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|doing_rd_pipe[0]                                                     ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|doing_rd_pipe[0]                                                     ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated|oe_cell           ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|dqs_oe_r[0]                                                          ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|doing_rd_pipe[1]                                                     ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|doing_rd_pipe[1]                                                     ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|doing_rd_delayed                                                     ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|doing_rd_delayed                                                     ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|doing_rd_pipedcmds                                                                                                     ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rdata_valid_pipe[3]                                                                                                    ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|am_writing_r                                                                                                           ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|doing_wr_pipedcmds                                                                                                     ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rdata_valid_pipe[4]                                                                                                    ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|control_doing_rd                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|\g_twtr_timers:0:twtr_pipe[0]                                                                                          ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|doing_wr_regdimm                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|finished_twtr_last                                                                                                     ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|finished_twtr                                                                                                          ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|dq_enable_reset[0]                                                   ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|dq_enable_reset[0]                                                   ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rdata_valid_pipe[5]                                                                                                    ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|doing_rd_pipe[0]                                                     ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rdata_valid_pipe[6]                                                                                                    ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|doing_rd_pipe[1]                                                     ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|dqs_oe_r[0]                                                          ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|dqs_oe_r[0]                                                          ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated|ext_oe_cell       ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated|ext_oe_cell       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[11]~reg0                                                                 ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[10]~reg0                                                                 ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[12]~reg0                                                                 ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[10]~reg0                                                                 ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[1]~reg0                                                                  ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[10]~reg0                                                                 ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[2]~reg0                                                                  ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[10]~reg0                                                                 ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[3]~reg0                                                                  ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[10]~reg0                                                                 ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[4]~reg0                                                                  ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[10]~reg0                                                                 ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[7]~reg0                                                                  ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[10]~reg0                                                                 ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[9]~reg0                                                                  ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[10]~reg0                                                                 ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_ba[1]~reg0                                                                    ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[10]~reg0                                                                 ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[5]~reg0                                                                  ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[0]~reg0                                                                  ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[6]~reg0                                                                  ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[0]~reg0                                                                  ;
; ddr_ctl_example_driver:driver|cs_addr                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; ddr_ctl_example_driver:driver|col_addr[0]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|will_finish_trcd                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|doing_term                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|doing_init_lmr_r                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[10]~reg0                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_ba[0]~reg0                                                                    ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[0]~reg0                                                                  ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|state.s_read                                                                                                           ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|doing_rd                                                                                                               ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|state.s_write                                                                                                          ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|doing_wr                                                                                                               ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|ddr_init_state.s_init_done                                                         ; Merged with ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|local_init_done                                                                                                        ;
; Total Number of Removed Registers = 277                                                                                                                                                                                          ;                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[127]                                           ; Lost Fanouts              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[126],                                           ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[125],                                           ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[124],                                           ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[123],                                           ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[122],                                           ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[121],                                           ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[120],                                           ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[119],                                           ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[118],                                           ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[117],                                           ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[116],                                           ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[115],                                           ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[114],                                           ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[113],                                           ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[112],                                           ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[111],                                           ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[110],                                           ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[109],                                           ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[108],                                           ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[107],                                           ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[106],                                           ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[105],                                           ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[104],                                           ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[103],                                           ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[102],                                           ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[101],                                           ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[100],                                           ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[99],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[98],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[97],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[96],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[95],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[94],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[93],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[92],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[91],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[90],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[89],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[88],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[87],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[86],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[85],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[84],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[83],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[82],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[81],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[80],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[79],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[78],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[77],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[76],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[75],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[74],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[73],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[72],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[71],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[70],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[69],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[68],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[67],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[66],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[65],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[64],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[63],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[62],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[61],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[60],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[59],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[58],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[57],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[56],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[55],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[54],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[53],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[52],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[51],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[50],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[49],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[48],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[47],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[46],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[45],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[44],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[43],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[42],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[41],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[40],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[39],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[38],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[37],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[36],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[35],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[34],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[33],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[32],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[31],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[30],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[29],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[28],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[27],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[26],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[25],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[24],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[23],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[22],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[21],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[20],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[19],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[18],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[17],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[16],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[15],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[14],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[13],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[12],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[11],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[10],                                            ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[9],                                             ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[8],                                             ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[7],                                             ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[6]                                              ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trcd_pipe[5]                                             ; Lost Fanouts              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trcd_pipe[4],                                             ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trcd_pipe[3],                                             ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trcd_pipe[2],                                             ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trcd_pipe[1],                                             ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trcd_pipe[0]                                              ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trp_pipe[5]                                              ; Lost Fanouts              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trp_pipe[4],                                              ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trp_pipe[3],                                              ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trp_pipe[2],                                              ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trp_pipe[1],                                              ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trp_pipe[0]                                               ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][23] ; Stuck at GND              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][23], ;
;                                                                                                                                                                    ; due to stuck port data_in ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[1][23], ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[0][23], ;
;                                                                                                                                                                    ;                           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|cs_last_ne_cs_this                                        ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rdata_valid_pipe[0]                                      ; Stuck at GND              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rdata_valid_pipe[1],                                      ;
;                                                                                                                                                                    ; due to stuck port data_in ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rdata_valid_pipe[2]                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|cs_addr_this[0]                                          ; Stuck at GND              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|cs_addr_last[0],                                          ;
;                                                                                                                                                                    ; due to stuck port data_in ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|to_this_chip[0]                                           ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rdata_bcount_eq_1                                        ; Stuck at GND              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|doing_term                                                ;
;                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 947   ;
; Number of registers using Synchronous Clear  ; 107   ;
; Number of registers using Synchronous Load   ; 24    ;
; Number of registers using Asynchronous Clear ; 832   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 530   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                        ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|two_hundred_counter[3]     ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|two_hundred_counter[6]     ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|two_hundred_counter[7]     ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_cas_n                                                                                     ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_cs_n                                                                                      ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ras_n                                                                                     ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_we_n                                                                                      ; 1       ;
; ddr_ctl_example_driver:driver|pnf_persist                                                                                                                                ; 1       ;
; ddr_ctl_example_driver:driver|compare_valid_reg[0]                                                                                                                       ; 1       ;
; ddr_ctl_example_driver:driver|compare_valid_reg[1]                                                                                                                       ; 1       ;
; ddr_ctl_example_driver:driver|compare_valid_reg[2]                                                                                                                       ; 1       ;
; ddr_ctl_example_driver:driver|compare_valid_reg[3]                                                                                                                       ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ddr_cas_n                                                      ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ddr_cs_n[0]                                                    ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ddr_ras_n                                                      ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ddr_we_n                                                       ; 1       ;
; ddr_ctl_example_driver:driver|pnf_persist1                                                                                                                               ; 2       ;
; ddr_ctl_example_driver:driver|compare_valid[0]                                                                                                                           ; 2       ;
; ddr_ctl_example_driver:driver|compare_valid[1]                                                                                                                           ; 2       ;
; ddr_ctl_example_driver:driver|compare_valid[2]                                                                                                                           ; 2       ;
; ddr_ctl_example_driver:driver|compare_valid[3]                                                                                                                           ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|cas_n2                                                         ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|cs_n2[0]                                                       ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ras_n2                                                         ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|we_n2                                                          ; 1       ;
; ddr_ctl_example_driver:driver|compare_reg[0]                                                                                                                             ; 1       ;
; ddr_ctl_example_driver:driver|compare_reg[1]                                                                                                                             ; 1       ;
; ddr_ctl_example_driver:driver|compare_reg[2]                                                                                                                             ; 1       ;
; ddr_ctl_example_driver:driver|compare_reg[3]                                                                                                                             ; 1       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_0_lfsr_inst|lfsr_data[0]                                                                                             ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_1_lfsr_inst|lfsr_data[0]                                                                                             ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_1_lfsr_inst|lfsr_data[1]                                                                                             ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_1_lfsr_inst|lfsr_data[3]                                                                                             ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_2_lfsr_inst|lfsr_data[0]                                                                                             ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_2_lfsr_inst|lfsr_data[2]                                                                                             ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_2_lfsr_inst|lfsr_data[4]                                                                                             ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_3_lfsr_inst|lfsr_data[0]                                                                                             ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_3_lfsr_inst|lfsr_data[1]                                                                                             ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_3_lfsr_inst|lfsr_data[2]                                                                                             ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_3_lfsr_inst|lfsr_data[3]                                                                                             ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_3_lfsr_inst|lfsr_data[4]                                                                                             ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|dqs_toggle_eq_0                                                ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|cs_addr_to_term[0]                                             ; 7       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|all_rows_closed                                                ; 5       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|to_this_bank[1]                                                ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:1:bank_timer|twr_pipe[0]              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|to_this_bank[2]                                                ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:2:bank_timer|twr_pipe[0]              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|to_this_bank[0]                                                ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:0:bank_timer|twr_pipe[0]              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|to_this_bank[3]                                                ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:3:bank_timer|twr_pipe[0]              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|dq_enable[0] ; 25      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|dq_enable[0] ; 25      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                             ; 3       ;
; Total number of inverted registers = 57                                                                                                                                  ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|a2[0]                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|a2[5]                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|read_req_last                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|finished_tras                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|finished_twr_last                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|dqs_must_keep_toggling[0]                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rfsh_counter[10]                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ddr_proj|ddr_ctl_example_driver:driver|reads_remaining[3]                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ddr_proj|ddr_ctl_example_driver:driver|writes_remaining[3]                                                                                                               ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |ddr_proj|ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_0_lfsr_inst|lfsr_data[7]                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ddr_proj|ddr_ctl_example_driver:driver|col_addr[6]                                                                                                                       ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |ddr_proj|ddr_ctl_example_driver:driver|row_addr[9]                                                                                                                       ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|openrows[3][2]          ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|openrows[2][4]          ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|openrows[1][10]         ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|openrows[0][4]          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |ddr_proj|ddr_ctl_example_driver:driver|bank_addr[1]                                                                                                                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[8]~reg0 ;
; 20:1               ; 3 bits    ; 39 LEs        ; 3 LEs                ; 36 LEs                 ; Yes        ; |ddr_proj|ddr_ctl_example_driver:driver|burst_beat_count[2]                                                                                                               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |ddr_proj|ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_3_lfsr_inst|lfsr_data[4]                                                                                    ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|Mux8                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|we_n2                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|state                                                 ;
; 13:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|Selector5         ;
; 15:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|Selector6         ;
; 15:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|Selector8         ;
; 20:1               ; 4 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; Yes        ; |ddr_proj|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ddr_proj|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ddr_proj|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ddr_proj|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |ddr_proj|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                       ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |ddr_proj|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |ddr_proj|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst ;
+----------------+-------+------+-------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                ;
+----------------+-------+------+-------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; ddr_cke                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; ddr_cke~reg0                                                      ;
+----------------+-------+------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_p ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                               ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                              ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_p|ddio_out_qte:auto_generated ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                       ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                        ;
; ALLOW_SYNCH_CTRL_USAGE      ; OFF         ; -    ; -                                                                                                                                                                        ;
; DDIO_OUTPUT_REGISTER        ; HIGH        ; -    ; output_cell_H                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_H                                                                                                                                                            ;
; DDIO_OUTPUT_REGISTER        ; LOW         ; -    ; output_cell_L                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_L                                                                                                                                                            ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_n ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                               ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                              ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_n|ddio_out_sqe:auto_generated ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                       ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                        ;
; ALLOW_SYNCH_CTRL_USAGE      ; OFF         ; -    ; -                                                                                                                                                                        ;
; DDIO_OUTPUT_REGISTER        ; HIGH        ; -    ; output_cell_H                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_H                                                                                                                                                            ;
; DDIO_OUTPUT_REGISTER        ; LOW         ; -    ; output_cell_L                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_L                                                                                                                                                            ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:dqs_io ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                       ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                        ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                            ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                            ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                      ;
; DDIO_INPUT_REGISTER     ; LOW         ; -    ; input_cell_L                                                                                                                                             ;
; DDIO_INPUT_REGISTER     ; HIGH        ; -    ; input_cell_H                                                                                                                                             ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                 ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                  ;
; ALLOW_SYNCH_CTRL_USAGE      ; OFF         ; -    ; -                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER        ; HIGH        ; -    ; output_cell_H                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_H                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER        ; LOW         ; -    ; output_cell_L                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_L                                                                                                                                                                      ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_out:dm_pin ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                     ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                    ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_out:dm_pin|ddio_out_sbf:auto_generated ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                             ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                              ;
; ALLOW_SYNCH_CTRL_USAGE      ; OFF         ; -    ; -                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER        ; HIGH        ; -    ; output_cell_H                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_H                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER        ; LOW         ; -    ; output_cell_L                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_L                                                                                                                                                                  ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                ;
; DDIO_INPUT_REGISTER     ; LOW         ; -    ; input_cell_L                                                                                                                                                       ;
; DDIO_INPUT_REGISTER     ; HIGH        ; -    ; input_cell_H                                                                                                                                                       ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                            ;
; ALLOW_SYNCH_CTRL_USAGE      ; OFF         ; -    ; -                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                 ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER        ; HIGH        ; -    ; output_cell_H                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_H                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER        ; LOW         ; -    ; output_cell_L                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_L                                                                                                                                                                                ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                ;
; DDIO_INPUT_REGISTER     ; LOW         ; -    ; input_cell_L                                                                                                                                                       ;
; DDIO_INPUT_REGISTER     ; HIGH        ; -    ; input_cell_H                                                                                                                                                       ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                            ;
; ALLOW_SYNCH_CTRL_USAGE      ; OFF         ; -    ; -                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                 ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER        ; HIGH        ; -    ; output_cell_H                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_H                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER        ; LOW         ; -    ; output_cell_L                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_L                                                                                                                                                                                ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                ;
; DDIO_INPUT_REGISTER     ; LOW         ; -    ; input_cell_L                                                                                                                                                       ;
; DDIO_INPUT_REGISTER     ; HIGH        ; -    ; input_cell_H                                                                                                                                                       ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                            ;
; ALLOW_SYNCH_CTRL_USAGE      ; OFF         ; -    ; -                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                 ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER        ; HIGH        ; -    ; output_cell_H                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_H                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER        ; LOW         ; -    ; output_cell_L                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_L                                                                                                                                                                                ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                ;
; DDIO_INPUT_REGISTER     ; LOW         ; -    ; input_cell_L                                                                                                                                                       ;
; DDIO_INPUT_REGISTER     ; HIGH        ; -    ; input_cell_H                                                                                                                                                       ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                            ;
; ALLOW_SYNCH_CTRL_USAGE      ; OFF         ; -    ; -                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                 ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER        ; HIGH        ; -    ; output_cell_H                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_H                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER        ; LOW         ; -    ; output_cell_L                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_L                                                                                                                                                                                ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                ;
; DDIO_INPUT_REGISTER     ; LOW         ; -    ; input_cell_L                                                                                                                                                       ;
; DDIO_INPUT_REGISTER     ; HIGH        ; -    ; input_cell_H                                                                                                                                                       ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                            ;
; ALLOW_SYNCH_CTRL_USAGE      ; OFF         ; -    ; -                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                 ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER        ; HIGH        ; -    ; output_cell_H                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_H                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER        ; LOW         ; -    ; output_cell_L                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_L                                                                                                                                                                                ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                ;
; DDIO_INPUT_REGISTER     ; LOW         ; -    ; input_cell_L                                                                                                                                                       ;
; DDIO_INPUT_REGISTER     ; HIGH        ; -    ; input_cell_H                                                                                                                                                       ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                            ;
; ALLOW_SYNCH_CTRL_USAGE      ; OFF         ; -    ; -                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                 ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER        ; HIGH        ; -    ; output_cell_H                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_H                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER        ; LOW         ; -    ; output_cell_L                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_L                                                                                                                                                                                ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                ;
; DDIO_INPUT_REGISTER     ; LOW         ; -    ; input_cell_L                                                                                                                                                       ;
; DDIO_INPUT_REGISTER     ; HIGH        ; -    ; input_cell_H                                                                                                                                                       ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                            ;
; ALLOW_SYNCH_CTRL_USAGE      ; OFF         ; -    ; -                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                 ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER        ; HIGH        ; -    ; output_cell_H                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_H                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER        ; LOW         ; -    ; output_cell_L                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_L                                                                                                                                                                                ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                ;
; DDIO_INPUT_REGISTER     ; LOW         ; -    ; input_cell_L                                                                                                                                                       ;
; DDIO_INPUT_REGISTER     ; HIGH        ; -    ; input_cell_H                                                                                                                                                       ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                            ;
; ALLOW_SYNCH_CTRL_USAGE      ; OFF         ; -    ; -                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                 ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER        ; HIGH        ; -    ; output_cell_H                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_H                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER        ; LOW         ; -    ; output_cell_L                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_L                                                                                                                                                                                ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:dqs_io ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                       ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                        ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                            ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                            ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                      ;
; DDIO_INPUT_REGISTER     ; LOW         ; -    ; input_cell_L                                                                                                                                             ;
; DDIO_INPUT_REGISTER     ; HIGH        ; -    ; input_cell_H                                                                                                                                             ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                 ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                  ;
; ALLOW_SYNCH_CTRL_USAGE      ; OFF         ; -    ; -                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER        ; HIGH        ; -    ; output_cell_H                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_H                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER        ; LOW         ; -    ; output_cell_L                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_L                                                                                                                                                                      ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_out:dm_pin ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                     ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                    ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_out:dm_pin|ddio_out_sbf:auto_generated ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                             ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                              ;
; ALLOW_SYNCH_CTRL_USAGE      ; OFF         ; -    ; -                                                                                                                                                                              ;
; DDIO_OUTPUT_REGISTER        ; HIGH        ; -    ; output_cell_H                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_H                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER        ; LOW         ; -    ; output_cell_L                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_L                                                                                                                                                                  ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                ;
; DDIO_INPUT_REGISTER     ; LOW         ; -    ; input_cell_L                                                                                                                                                       ;
; DDIO_INPUT_REGISTER     ; HIGH        ; -    ; input_cell_H                                                                                                                                                       ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                            ;
; ALLOW_SYNCH_CTRL_USAGE      ; OFF         ; -    ; -                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                 ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER        ; HIGH        ; -    ; output_cell_H                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_H                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER        ; LOW         ; -    ; output_cell_L                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_L                                                                                                                                                                                ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                ;
; DDIO_INPUT_REGISTER     ; LOW         ; -    ; input_cell_L                                                                                                                                                       ;
; DDIO_INPUT_REGISTER     ; HIGH        ; -    ; input_cell_H                                                                                                                                                       ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                            ;
; ALLOW_SYNCH_CTRL_USAGE      ; OFF         ; -    ; -                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                 ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER        ; HIGH        ; -    ; output_cell_H                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_H                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER        ; LOW         ; -    ; output_cell_L                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_L                                                                                                                                                                                ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                ;
; DDIO_INPUT_REGISTER     ; LOW         ; -    ; input_cell_L                                                                                                                                                       ;
; DDIO_INPUT_REGISTER     ; HIGH        ; -    ; input_cell_H                                                                                                                                                       ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                            ;
; ALLOW_SYNCH_CTRL_USAGE      ; OFF         ; -    ; -                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                 ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER        ; HIGH        ; -    ; output_cell_H                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_H                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER        ; LOW         ; -    ; output_cell_L                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_L                                                                                                                                                                                ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                ;
; DDIO_INPUT_REGISTER     ; LOW         ; -    ; input_cell_L                                                                                                                                                       ;
; DDIO_INPUT_REGISTER     ; HIGH        ; -    ; input_cell_H                                                                                                                                                       ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                            ;
; ALLOW_SYNCH_CTRL_USAGE      ; OFF         ; -    ; -                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                 ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER        ; HIGH        ; -    ; output_cell_H                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_H                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER        ; LOW         ; -    ; output_cell_L                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_L                                                                                                                                                                                ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                ;
; DDIO_INPUT_REGISTER     ; LOW         ; -    ; input_cell_L                                                                                                                                                       ;
; DDIO_INPUT_REGISTER     ; HIGH        ; -    ; input_cell_H                                                                                                                                                       ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                            ;
; ALLOW_SYNCH_CTRL_USAGE      ; OFF         ; -    ; -                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                 ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER        ; HIGH        ; -    ; output_cell_H                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_H                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER        ; LOW         ; -    ; output_cell_L                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_L                                                                                                                                                                                ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                ;
; DDIO_INPUT_REGISTER     ; LOW         ; -    ; input_cell_L                                                                                                                                                       ;
; DDIO_INPUT_REGISTER     ; HIGH        ; -    ; input_cell_H                                                                                                                                                       ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                            ;
; ALLOW_SYNCH_CTRL_USAGE      ; OFF         ; -    ; -                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                 ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER        ; HIGH        ; -    ; output_cell_H                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_H                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER        ; LOW         ; -    ; output_cell_L                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_L                                                                                                                                                                                ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                ;
; DDIO_INPUT_REGISTER     ; LOW         ; -    ; input_cell_L                                                                                                                                                       ;
; DDIO_INPUT_REGISTER     ; HIGH        ; -    ; input_cell_H                                                                                                                                                       ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                            ;
; ALLOW_SYNCH_CTRL_USAGE      ; OFF         ; -    ; -                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                 ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER        ; HIGH        ; -    ; output_cell_H                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_H                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER        ; LOW         ; -    ; output_cell_L                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_L                                                                                                                                                                                ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                ;
; DDIO_INPUT_REGISTER     ; LOW         ; -    ; input_cell_L                                                                                                                                                       ;
; DDIO_INPUT_REGISTER     ; HIGH        ; -    ; input_cell_H                                                                                                                                                       ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                            ;
; ALLOW_SYNCH_CTRL_USAGE      ; OFF         ; -    ; -                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                 ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                 ;
; DDIO_OUTPUT_REGISTER        ; HIGH        ; -    ; output_cell_H                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_H                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER        ; LOW         ; -    ; output_cell_L                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; output_cell_L                                                                                                                                                                                ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Source assignments for ddr_ctl_example_driver:driver ;
+-----------------+-------+------+---------------------+
; Assignment      ; Value ; From ; To                  ;
+-----------------+-------+------+---------------------+
; MESSAGE_DISABLE ; 12300 ; -    ; -                   ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                   ;
; MESSAGE_DISABLE ; 14110 ; -    ; -                   ;
+-----------------+-------+------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst ;
+----------------------+------------+-------------------------------------------------------------------------------------+
; Parameter Name       ; Value      ; Type                                                                                ;
+----------------------+------------+-------------------------------------------------------------------------------------+
; gaddr_cmd_negedge    ; true       ; String                                                                              ;
; gextra_pipeline_regs ; true       ; String                                                                              ;
; gfamily              ; Cyclone II ; String                                                                              ;
; ginter_resynch       ; true       ; String                                                                              ;
; glocal_avalon_if     ; false      ; String                                                                              ;
; gmem_type            ; ddr_sdram  ; String                                                                              ;
; gpipeline_commands   ; true       ; String                                                                              ;
; gpipeline_readdata   ; true       ; String                                                                              ;
; greg_dimm            ; false      ; String                                                                              ;
; gstratix_dll_control ; true       ; String                                                                              ;
; guser_refresh        ; false      ; String                                                                              ;
+----------------------+------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_p ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                       ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                       ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone II   ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone II   ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_qte ; Untyped                                                                                                                                                                       ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_n ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                       ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                       ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone II   ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone II   ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_sqe ; Untyped                                                                                                                                                                       ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:dqs_io ;
+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                                                                                                                                              ;
+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                                                                                                                                    ;
; WIDTH                    ; 1              ; Signed Integer                                                                                                                                                                    ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                                                                                                                                           ;
; OE_REG                   ; REGISTERED     ; Untyped                                                                                                                                                                           ;
; extend_oe_disable        ; ON             ; Untyped                                                                                                                                                                           ;
; IMPLEMENT_INPUT_IN_LCELL ; UNUSED         ; Untyped                                                                                                                                                                           ;
; INTENDED_DEVICE_FAMILY   ; Cyclone II     ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY            ; Cyclone II     ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER           ; ddio_bidir_50l ; Untyped                                                                                                                                                                           ;
+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_out:dm_pin ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone II   ; Untyped                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone II   ; Untyped                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_sbf ; Untyped                                                                                                                                                                             ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                                                                                                                                                        ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                                                                                                                                              ;
; WIDTH                    ; 1              ; Signed Integer                                                                                                                                                                              ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                                                                                                                                                     ;
; OE_REG                   ; REGISTERED     ; Untyped                                                                                                                                                                                     ;
; extend_oe_disable        ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; IMPLEMENT_INPUT_IN_LCELL ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY   ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY            ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER           ; ddio_bidir_c0l ; Untyped                                                                                                                                                                                     ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                                                                                                                                                        ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                                                                                                                                              ;
; WIDTH                    ; 1              ; Signed Integer                                                                                                                                                                              ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                                                                                                                                                     ;
; OE_REG                   ; REGISTERED     ; Untyped                                                                                                                                                                                     ;
; extend_oe_disable        ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; IMPLEMENT_INPUT_IN_LCELL ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY   ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY            ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER           ; ddio_bidir_c0l ; Untyped                                                                                                                                                                                     ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                                                                                                                                                        ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                                                                                                                                              ;
; WIDTH                    ; 1              ; Signed Integer                                                                                                                                                                              ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                                                                                                                                                     ;
; OE_REG                   ; REGISTERED     ; Untyped                                                                                                                                                                                     ;
; extend_oe_disable        ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; IMPLEMENT_INPUT_IN_LCELL ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY   ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY            ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER           ; ddio_bidir_c0l ; Untyped                                                                                                                                                                                     ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                                                                                                                                                        ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                                                                                                                                              ;
; WIDTH                    ; 1              ; Signed Integer                                                                                                                                                                              ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                                                                                                                                                     ;
; OE_REG                   ; REGISTERED     ; Untyped                                                                                                                                                                                     ;
; extend_oe_disable        ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; IMPLEMENT_INPUT_IN_LCELL ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY   ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY            ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER           ; ddio_bidir_c0l ; Untyped                                                                                                                                                                                     ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                                                                                                                                                        ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                                                                                                                                              ;
; WIDTH                    ; 1              ; Signed Integer                                                                                                                                                                              ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                                                                                                                                                     ;
; OE_REG                   ; REGISTERED     ; Untyped                                                                                                                                                                                     ;
; extend_oe_disable        ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; IMPLEMENT_INPUT_IN_LCELL ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY   ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY            ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER           ; ddio_bidir_c0l ; Untyped                                                                                                                                                                                     ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                                                                                                                                                        ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                                                                                                                                              ;
; WIDTH                    ; 1              ; Signed Integer                                                                                                                                                                              ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                                                                                                                                                     ;
; OE_REG                   ; REGISTERED     ; Untyped                                                                                                                                                                                     ;
; extend_oe_disable        ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; IMPLEMENT_INPUT_IN_LCELL ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY   ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY            ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER           ; ddio_bidir_c0l ; Untyped                                                                                                                                                                                     ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                                                                                                                                                        ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                                                                                                                                              ;
; WIDTH                    ; 1              ; Signed Integer                                                                                                                                                                              ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                                                                                                                                                     ;
; OE_REG                   ; REGISTERED     ; Untyped                                                                                                                                                                                     ;
; extend_oe_disable        ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; IMPLEMENT_INPUT_IN_LCELL ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY   ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY            ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER           ; ddio_bidir_c0l ; Untyped                                                                                                                                                                                     ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                                                                                                                                                        ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                                                                                                                                              ;
; WIDTH                    ; 1              ; Signed Integer                                                                                                                                                                              ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                                                                                                                                                     ;
; OE_REG                   ; REGISTERED     ; Untyped                                                                                                                                                                                     ;
; extend_oe_disable        ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; IMPLEMENT_INPUT_IN_LCELL ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY   ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY            ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER           ; ddio_bidir_c0l ; Untyped                                                                                                                                                                                     ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:dqs_io ;
+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                                                                                                                                              ;
+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                                                                                                                                    ;
; WIDTH                    ; 1              ; Signed Integer                                                                                                                                                                    ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                                                                                                                                           ;
; OE_REG                   ; REGISTERED     ; Untyped                                                                                                                                                                           ;
; extend_oe_disable        ; ON             ; Untyped                                                                                                                                                                           ;
; IMPLEMENT_INPUT_IN_LCELL ; UNUSED         ; Untyped                                                                                                                                                                           ;
; INTENDED_DEVICE_FAMILY   ; Cyclone II     ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY            ; Cyclone II     ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER           ; ddio_bidir_50l ; Untyped                                                                                                                                                                           ;
+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_out:dm_pin ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone II   ; Untyped                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone II   ; Untyped                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_sbf ; Untyped                                                                                                                                                                             ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                                                                                                                                                        ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                                                                                                                                              ;
; WIDTH                    ; 1              ; Signed Integer                                                                                                                                                                              ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                                                                                                                                                     ;
; OE_REG                   ; REGISTERED     ; Untyped                                                                                                                                                                                     ;
; extend_oe_disable        ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; IMPLEMENT_INPUT_IN_LCELL ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY   ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY            ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER           ; ddio_bidir_c0l ; Untyped                                                                                                                                                                                     ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                                                                                                                                                        ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                                                                                                                                              ;
; WIDTH                    ; 1              ; Signed Integer                                                                                                                                                                              ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                                                                                                                                                     ;
; OE_REG                   ; REGISTERED     ; Untyped                                                                                                                                                                                     ;
; extend_oe_disable        ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; IMPLEMENT_INPUT_IN_LCELL ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY   ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY            ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER           ; ddio_bidir_c0l ; Untyped                                                                                                                                                                                     ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                                                                                                                                                        ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                                                                                                                                              ;
; WIDTH                    ; 1              ; Signed Integer                                                                                                                                                                              ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                                                                                                                                                     ;
; OE_REG                   ; REGISTERED     ; Untyped                                                                                                                                                                                     ;
; extend_oe_disable        ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; IMPLEMENT_INPUT_IN_LCELL ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY   ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY            ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER           ; ddio_bidir_c0l ; Untyped                                                                                                                                                                                     ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                                                                                                                                                        ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                                                                                                                                              ;
; WIDTH                    ; 1              ; Signed Integer                                                                                                                                                                              ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                                                                                                                                                     ;
; OE_REG                   ; REGISTERED     ; Untyped                                                                                                                                                                                     ;
; extend_oe_disable        ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; IMPLEMENT_INPUT_IN_LCELL ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY   ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY            ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER           ; ddio_bidir_c0l ; Untyped                                                                                                                                                                                     ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                                                                                                                                                        ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                                                                                                                                              ;
; WIDTH                    ; 1              ; Signed Integer                                                                                                                                                                              ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                                                                                                                                                     ;
; OE_REG                   ; REGISTERED     ; Untyped                                                                                                                                                                                     ;
; extend_oe_disable        ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; IMPLEMENT_INPUT_IN_LCELL ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY   ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY            ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER           ; ddio_bidir_c0l ; Untyped                                                                                                                                                                                     ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                                                                                                                                                        ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                                                                                                                                              ;
; WIDTH                    ; 1              ; Signed Integer                                                                                                                                                                              ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                                                                                                                                                     ;
; OE_REG                   ; REGISTERED     ; Untyped                                                                                                                                                                                     ;
; extend_oe_disable        ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; IMPLEMENT_INPUT_IN_LCELL ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY   ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY            ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER           ; ddio_bidir_c0l ; Untyped                                                                                                                                                                                     ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                                                                                                                                                        ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                                                                                                                                              ;
; WIDTH                    ; 1              ; Signed Integer                                                                                                                                                                              ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                                                                                                                                                     ;
; OE_REG                   ; REGISTERED     ; Untyped                                                                                                                                                                                     ;
; extend_oe_disable        ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; IMPLEMENT_INPUT_IN_LCELL ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY   ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY            ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER           ; ddio_bidir_c0l ; Untyped                                                                                                                                                                                     ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                                                                                                                                                        ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                                                                                                                                              ;
; WIDTH                    ; 1              ; Signed Integer                                                                                                                                                                              ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                                                                                                                                                     ;
; OE_REG                   ; REGISTERED     ; Untyped                                                                                                                                                                                     ;
; extend_oe_disable        ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; IMPLEMENT_INPUT_IN_LCELL ; UNUSED         ; Untyped                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY   ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY            ; Cyclone II     ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER           ; ddio_bidir_c0l ; Untyped                                                                                                                                                                                     ;
+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_0_lfsr_inst ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; seed           ; 1     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_1_lfsr_inst ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; seed           ; 11    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_2_lfsr_inst ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; seed           ; 21    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_3_lfsr_inst ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; seed           ; 31    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                         ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                      ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                      ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 40000             ; Signed Integer                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                      ;
; LOCK_LOW                      ; 1                 ; Untyped                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                      ;
; SKIP_VCO                      ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                      ;
; BANDWIDTH                     ; 0                 ; Untyped                                                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                      ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                      ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                      ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK2_MULTIPLY_BY              ; 4                 ; Signed Integer                                               ;
; CLK1_MULTIPLY_BY              ; 4                 ; Signed Integer                                               ;
; CLK0_MULTIPLY_BY              ; 4                 ; Signed Integer                                               ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer                                               ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                               ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                               ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK1_PHASE_SHIFT              ; -2500             ; Untyped                                                      ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                      ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                      ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; VCO_MIN                       ; 0                 ; Untyped                                                      ;
; VCO_MAX                       ; 0                 ; Untyped                                                      ;
; VCO_CENTER                    ; 0                 ; Untyped                                                      ;
; PFD_MIN                       ; 0                 ; Untyped                                                      ;
; PFD_MAX                       ; 0                 ; Untyped                                                      ;
; M_INITIAL                     ; 0                 ; Untyped                                                      ;
; M                             ; 0                 ; Untyped                                                      ;
; N                             ; 1                 ; Untyped                                                      ;
; M2                            ; 1                 ; Untyped                                                      ;
; N2                            ; 1                 ; Untyped                                                      ;
; SS                            ; 1                 ; Untyped                                                      ;
; C0_HIGH                       ; 0                 ; Untyped                                                      ;
; C1_HIGH                       ; 0                 ; Untyped                                                      ;
; C2_HIGH                       ; 0                 ; Untyped                                                      ;
; C3_HIGH                       ; 0                 ; Untyped                                                      ;
; C4_HIGH                       ; 0                 ; Untyped                                                      ;
; C5_HIGH                       ; 0                 ; Untyped                                                      ;
; C6_HIGH                       ; 0                 ; Untyped                                                      ;
; C7_HIGH                       ; 0                 ; Untyped                                                      ;
; C8_HIGH                       ; 0                 ; Untyped                                                      ;
; C9_HIGH                       ; 0                 ; Untyped                                                      ;
; C0_LOW                        ; 0                 ; Untyped                                                      ;
; C1_LOW                        ; 0                 ; Untyped                                                      ;
; C2_LOW                        ; 0                 ; Untyped                                                      ;
; C3_LOW                        ; 0                 ; Untyped                                                      ;
; C4_LOW                        ; 0                 ; Untyped                                                      ;
; C5_LOW                        ; 0                 ; Untyped                                                      ;
; C6_LOW                        ; 0                 ; Untyped                                                      ;
; C7_LOW                        ; 0                 ; Untyped                                                      ;
; C8_LOW                        ; 0                 ; Untyped                                                      ;
; C9_LOW                        ; 0                 ; Untyped                                                      ;
; C0_INITIAL                    ; 0                 ; Untyped                                                      ;
; C1_INITIAL                    ; 0                 ; Untyped                                                      ;
; C2_INITIAL                    ; 0                 ; Untyped                                                      ;
; C3_INITIAL                    ; 0                 ; Untyped                                                      ;
; C4_INITIAL                    ; 0                 ; Untyped                                                      ;
; C5_INITIAL                    ; 0                 ; Untyped                                                      ;
; C6_INITIAL                    ; 0                 ; Untyped                                                      ;
; C7_INITIAL                    ; 0                 ; Untyped                                                      ;
; C8_INITIAL                    ; 0                 ; Untyped                                                      ;
; C9_INITIAL                    ; 0                 ; Untyped                                                      ;
; C0_MODE                       ; BYPASS            ; Untyped                                                      ;
; C1_MODE                       ; BYPASS            ; Untyped                                                      ;
; C2_MODE                       ; BYPASS            ; Untyped                                                      ;
; C3_MODE                       ; BYPASS            ; Untyped                                                      ;
; C4_MODE                       ; BYPASS            ; Untyped                                                      ;
; C5_MODE                       ; BYPASS            ; Untyped                                                      ;
; C6_MODE                       ; BYPASS            ; Untyped                                                      ;
; C7_MODE                       ; BYPASS            ; Untyped                                                      ;
; C8_MODE                       ; BYPASS            ; Untyped                                                      ;
; C9_MODE                       ; BYPASS            ; Untyped                                                      ;
; C0_PH                         ; 0                 ; Untyped                                                      ;
; C1_PH                         ; 0                 ; Untyped                                                      ;
; C2_PH                         ; 0                 ; Untyped                                                      ;
; C3_PH                         ; 0                 ; Untyped                                                      ;
; C4_PH                         ; 0                 ; Untyped                                                      ;
; C5_PH                         ; 0                 ; Untyped                                                      ;
; C6_PH                         ; 0                 ; Untyped                                                      ;
; C7_PH                         ; 0                 ; Untyped                                                      ;
; C8_PH                         ; 0                 ; Untyped                                                      ;
; C9_PH                         ; 0                 ; Untyped                                                      ;
; L0_HIGH                       ; 1                 ; Untyped                                                      ;
; L1_HIGH                       ; 1                 ; Untyped                                                      ;
; G0_HIGH                       ; 1                 ; Untyped                                                      ;
; G1_HIGH                       ; 1                 ; Untyped                                                      ;
; G2_HIGH                       ; 1                 ; Untyped                                                      ;
; G3_HIGH                       ; 1                 ; Untyped                                                      ;
; E0_HIGH                       ; 1                 ; Untyped                                                      ;
; E1_HIGH                       ; 1                 ; Untyped                                                      ;
; E2_HIGH                       ; 1                 ; Untyped                                                      ;
; E3_HIGH                       ; 1                 ; Untyped                                                      ;
; L0_LOW                        ; 1                 ; Untyped                                                      ;
; L1_LOW                        ; 1                 ; Untyped                                                      ;
; G0_LOW                        ; 1                 ; Untyped                                                      ;
; G1_LOW                        ; 1                 ; Untyped                                                      ;
; G2_LOW                        ; 1                 ; Untyped                                                      ;
; G3_LOW                        ; 1                 ; Untyped                                                      ;
; E0_LOW                        ; 1                 ; Untyped                                                      ;
; E1_LOW                        ; 1                 ; Untyped                                                      ;
; E2_LOW                        ; 1                 ; Untyped                                                      ;
; E3_LOW                        ; 1                 ; Untyped                                                      ;
; L0_INITIAL                    ; 1                 ; Untyped                                                      ;
; L1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G0_INITIAL                    ; 1                 ; Untyped                                                      ;
; G1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G2_INITIAL                    ; 1                 ; Untyped                                                      ;
; G3_INITIAL                    ; 1                 ; Untyped                                                      ;
; E0_INITIAL                    ; 1                 ; Untyped                                                      ;
; E1_INITIAL                    ; 1                 ; Untyped                                                      ;
; E2_INITIAL                    ; 1                 ; Untyped                                                      ;
; E3_INITIAL                    ; 1                 ; Untyped                                                      ;
; L0_MODE                       ; BYPASS            ; Untyped                                                      ;
; L1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G0_MODE                       ; BYPASS            ; Untyped                                                      ;
; G1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G2_MODE                       ; BYPASS            ; Untyped                                                      ;
; G3_MODE                       ; BYPASS            ; Untyped                                                      ;
; E0_MODE                       ; BYPASS            ; Untyped                                                      ;
; E1_MODE                       ; BYPASS            ; Untyped                                                      ;
; E2_MODE                       ; BYPASS            ; Untyped                                                      ;
; E3_MODE                       ; BYPASS            ; Untyped                                                      ;
; L0_PH                         ; 0                 ; Untyped                                                      ;
; L1_PH                         ; 0                 ; Untyped                                                      ;
; G0_PH                         ; 0                 ; Untyped                                                      ;
; G1_PH                         ; 0                 ; Untyped                                                      ;
; G2_PH                         ; 0                 ; Untyped                                                      ;
; G3_PH                         ; 0                 ; Untyped                                                      ;
; E0_PH                         ; 0                 ; Untyped                                                      ;
; E1_PH                         ; 0                 ; Untyped                                                      ;
; E2_PH                         ; 0                 ; Untyped                                                      ;
; E3_PH                         ; 0                 ; Untyped                                                      ;
; M_PH                          ; 0                 ; Untyped                                                      ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                      ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                      ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                      ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                      ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                      ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                      ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                      ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                                                      ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                      ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                      ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                               ;
+-------------------------------+-------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                        ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; Value                                                               ;
+-------------------------------+---------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                   ;
; Entity Instance               ; ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                              ;
;     -- PLL_TYPE               ; AUTO                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 40000                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                   ;
+-------------------------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr_ctl_example_driver:driver"                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; local_size        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; local_cs_addr     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; local_col_addr[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; burst_begin       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr_ctl:ddr_ctl_ddr_sdram"                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; local_rdvalid_in_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; local_init_done    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; local_refresh_ack  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:03     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Mar  8 16:30:38 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ddr_proj -c ddr_proj
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file ddr_ctl/ddr_proj.vhd
    Info (12022): Found design unit 1: ddr_proj-europa
    Info (12023): Found entity 1: ddr_proj
Info (12021): Found 2 design units, including 0 entities, in source file ddr_ctl/ddr_sdram_controller-library/auk_ddr_functions.vhd
    Info (12022): Found design unit 1: auk_ddr_functions
    Info (12022): Found design unit 2: auk_ddr_functions-body
Info (12021): Found 2 design units, including 1 entities, in source file ddr_ctl/ddr_ctl.vhd
    Info (12022): Found design unit 1: ddr_ctl-SYN
    Info (12023): Found entity 1: ddr_ctl
Info (12127): Elaborating entity "ddr_proj" for the top level hierarchy
Info (12128): Elaborating entity "ddr_ctl" for hierarchy "ddr_ctl:ddr_ctl_ddr_sdram"
Warning (12125): Using design file ddr_ctl/ddr_ctl_auk_ddr_sdram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ddr_ctl_auk_ddr_sdram-europa
    Info (12023): Found entity 1: ddr_ctl_auk_ddr_sdram
Info (12128): Elaborating entity "ddr_ctl_auk_ddr_sdram" for hierarchy "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst"
Warning (10541): VHDL Signal Declaration warning at ddr_ctl_auk_ddr_sdram.vhd(91): used implicit default value for signal "ddr_odt" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12021): Found 2 design units, including 1 entities, in source file ddr_ctl/ddr_sdram_controller-library/auk_ddr_controller.vhd
    Info (12022): Found design unit 1: auk_ddr_controller-rtl
    Info (12023): Found entity 1: auk_ddr_controller
Info (12128): Elaborating entity "auk_ddr_controller" for hierarchy "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control"
Info (12021): Found 4 design units, including 2 entities, in source file ddr_ctl/ddr_sdram_controller-library/auk_ddr_input_buf.vhd
    Info (12022): Found design unit 1: custom_fifo-rtl
    Info (12022): Found design unit 2: auk_ddr_input_buf-rtl
    Info (12023): Found entity 1: custom_fifo
    Info (12023): Found entity 2: auk_ddr_input_buf
Info (12128): Elaborating entity "auk_ddr_input_buf" for hierarchy "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf"
Info (12128): Elaborating entity "custom_fifo" for hierarchy "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo"
Info (12021): Found 2 design units, including 1 entities, in source file ddr_ctl/ddr_sdram_controller-library/auk_ddr_bank_details.vhd
    Info (12022): Found design unit 1: auk_ddr_bank_details-rtl
    Info (12023): Found entity 1: auk_ddr_bank_details
Info (12128): Elaborating entity "auk_ddr_bank_details" for hierarchy "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man"
Info (12021): Found 2 design units, including 1 entities, in source file ddr_ctl/ddr_sdram_controller-library/auk_ddr_init.vhd
    Info (12022): Found design unit 1: auk_ddr_init-rtl
    Info (12023): Found entity 1: auk_ddr_init
Info (12128): Elaborating entity "auk_ddr_init" for hierarchy "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block"
Info (12021): Found 2 design units, including 1 entities, in source file ddr_ctl/ddr_sdram_controller-library/auk_ddr_timers.vhd
    Info (12022): Found design unit 1: auk_ddr_timers-rtl
    Info (12023): Found entity 1: auk_ddr_timers
Info (12128): Elaborating entity "auk_ddr_timers" for hierarchy "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:0:bank_timer"
Warning (12125): Using design file ddr_ctl/ddr_ctl_auk_ddr_datapath.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ddr_ctl_auk_ddr_datapath-europa
    Info (12023): Found entity 1: ddr_ctl_auk_ddr_datapath
Info (12128): Elaborating entity "ddr_ctl_auk_ddr_datapath" for hierarchy "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io"
Warning (12125): Using design file ddr_ctl/ddr_ctl_auk_ddr_clk_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ddr_ctl_auk_ddr_clk_gen-europa
    Info (12023): Found entity 1: ddr_ctl_auk_ddr_clk_gen
Info (12128): Elaborating entity "ddr_ctl_auk_ddr_clk_gen" for hierarchy "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen"
Info (12128): Elaborating entity "altddio_out" for hierarchy "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_p"
Info (12130): Elaborated megafunction instantiation "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_p"
Info (12133): Instantiated megafunction "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_p" with the following parameter:
    Info (12134): Parameter "width" = "1"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_qte.tdf
    Info (12023): Found entity 1: ddio_out_qte
Info (12128): Elaborating entity "ddio_out_qte" for hierarchy "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_p|ddio_out_qte:auto_generated"
Info (12128): Elaborating entity "altddio_out" for hierarchy "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_n"
Info (12130): Elaborated megafunction instantiation "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_n"
Info (12133): Instantiated megafunction "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_n" with the following parameter:
    Info (12134): Parameter "width" = "1"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "invert_output" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_sqe.tdf
    Info (12023): Found entity 1: ddio_out_sqe
Info (12128): Elaborating entity "ddio_out_sqe" for hierarchy "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_n|ddio_out_sqe:auto_generated"
Warning (12125): Using design file ddr_ctl/ddr_ctl_auk_ddr_dqs_group.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ddr_ctl_auk_ddr_dqs_group-europa
    Info (12023): Found entity 1: ddr_ctl_auk_ddr_dqs_group
Info (12128): Elaborating entity "ddr_ctl_auk_ddr_dqs_group" for hierarchy "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io"
Info (12128): Elaborating entity "altddio_bidir" for hierarchy "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:dqs_io"
Info (12130): Elaborated megafunction instantiation "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:dqs_io"
Info (12133): Instantiated megafunction "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:dqs_io" with the following parameter:
    Info (12134): Parameter "width" = "1"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "oe_reg" = "REGISTERED"
    Info (12134): Parameter "extend_oe_disable" = "ON"
    Info (12134): Parameter "implement_input_in_lcell" = "UNUSED"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_bidir"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_bidir_50l.tdf
    Info (12023): Found entity 1: ddio_bidir_50l
Info (12128): Elaborating entity "ddio_bidir_50l" for hierarchy "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated"
Warning (287013): Variable or input pin "inclock" is defined but never used.
Info (12128): Elaborating entity "altddio_out" for hierarchy "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_out:dm_pin"
Info (12130): Elaborated megafunction instantiation "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_out:dm_pin"
Info (12133): Instantiated megafunction "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_out:dm_pin" with the following parameter:
    Info (12134): Parameter "width" = "1"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_sbf.tdf
    Info (12023): Found entity 1: ddio_out_sbf
Info (12128): Elaborating entity "ddio_out_sbf" for hierarchy "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_out:dm_pin|ddio_out_sbf:auto_generated"
Info (12128): Elaborating entity "altddio_bidir" for hierarchy "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io"
Info (12130): Elaborated megafunction instantiation "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io"
Info (12133): Instantiated megafunction "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io" with the following parameter:
    Info (12134): Parameter "width" = "1"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "oe_reg" = "REGISTERED"
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "implement_input_in_lcell" = "UNUSED"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_bidir"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_bidir_c0l.tdf
    Info (12023): Found entity 1: ddio_bidir_c0l
Info (12128): Elaborating entity "ddio_bidir_c0l" for hierarchy "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated"
Warning (12125): Using design file ddr_ctl/ddr_ctl_example_driver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ddr_ctl_example_driver-europa
    Info (12023): Found entity 1: ddr_ctl_example_driver
Info (12128): Elaborating entity "ddr_ctl_example_driver" for hierarchy "ddr_ctl_example_driver:driver"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (12125): Using design file ddr_ctl/ddr_sdram_controller-library/example_lfsr8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: example_lfsr8
Info (12128): Elaborating entity "example_lfsr8" for hierarchy "ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_0_lfsr_inst"
Info (12128): Elaborating entity "example_lfsr8" for hierarchy "ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_1_lfsr_inst"
Info (12128): Elaborating entity "example_lfsr8" for hierarchy "ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_2_lfsr_inst"
Info (12128): Elaborating entity "example_lfsr8" for hierarchy "ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_3_lfsr_inst"
Warning (12125): Using design file ddr_ctl/ddr_pll_cycloneii.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ddr_pll_cycloneii-SYN
    Info (12023): Found entity 1: ddr_pll_cycloneii
Info (12128): Elaborating entity "ddr_pll_cycloneii" for hierarchy "ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "4"
    Info (12134): Parameter "clk1_phase_shift" = "-2500"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "4"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "40000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): ""DDR SDRAM Controller" (6AF7_0055)" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature DDR SDRAM Controller
        Warning (265074): The local_ready output will go low when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (17049): 203 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1560 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 31 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 1500 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 680 megabytes
    Info: Processing ended: Sat Mar  8 16:30:47 2025
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


