Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a56bbdf4fe0d44bd84f1353bcdc51462 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot A2_plus_tb_behav xil_defaultlib.A2_plus_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'a1' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'a2' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b0' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b1' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b2' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'a1' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'a2' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b0' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b1' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b2' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'a1' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'a2' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b0' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b1' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b2' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'a1' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'a2' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b0' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b1' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b2' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'a1' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:100]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'a2' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:101]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b0' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:102]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b1' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b2' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'a1' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'a2' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b0' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b1' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b2' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'a1' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'a2' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b0' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b1' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b2' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'a1' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'a2' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b0' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:155]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b1' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b2' [C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v:157]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_top.v" Line 1. Module A2_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v" Line 1. Module seg_filter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v" Line 1. Module seg_filter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v" Line 1. Module seg_filter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v" Line 1. Module seg_filter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v" Line 1. Module seg_filter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v" Line 1. Module seg_filter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v" Line 1. Module seg_filter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SJTU-Aqueous/Desktop/A2_plus/A2_plus/A2_plus.srcs/sources_1/imports/A2_plus/A2_filter.v" Line 1. Module seg_filter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg_filter
Compiling module xil_defaultlib.A2_top
Compiling module xil_defaultlib.A2_plus_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot A2_plus_tb_behav
