// Seed: 3499664099
module module_0 (
    output supply1 id_0,
    input wor id_1,
    input tri id_2,
    output supply1 id_3,
    output wire id_4,
    input tri1 id_5,
    output tri0 id_6,
    input wand id_7,
    input uwire id_8
);
  initial id_3 = -1;
  genvar id_10;
  wire id_11;
endmodule
module module_1 (
    output logic id_0,
    input tri1 id_1,
    input wand id_2,
    input tri id_3,
    output supply0 id_4,
    input tri id_5,
    input logic id_6,
    output supply0 id_7,
    input tri0 id_8,
    input wire id_9,
    input supply0 id_10,
    output uwire id_11,
    output supply1 id_12,
    output wire id_13,
    input uwire id_14,
    input tri0 id_15,
    id_26,
    output supply0 id_16,
    input tri0 id_17,
    input tri1 id_18,
    output wand id_19,
    input supply0 id_20,
    input tri0 id_21,
    input supply1 id_22,
    input supply1 id_23,
    output wire id_24
);
  always begin : LABEL_0
    if (id_10) id_13 = id_2;
    else id_0 <= id_6;
  end
  if ("") id_27(1, -1);
  else assign id_16 = -1;
  module_0 modCall_1 (
      id_19,
      id_14,
      id_26,
      id_11,
      id_12,
      id_17,
      id_16,
      id_14,
      id_10
  );
  assign modCall_1.type_1 = 0;
  assign id_26 = id_5.id_14;
endmodule
