INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/deneg/project/vivado/6.111.1/rtl/leds.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
