{"vcs1":{"timestamp_begin":1747647126.559056376, "rt":9.75, "ut":9.99, "st":0.62}}
{"vcselab":{"timestamp_begin":1747647136.387912079, "rt":0.42, "ut":0.30, "st":0.11}}
{"link":{"timestamp_begin":1747647136.867344055, "rt":0.47, "ut":0.21, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747647125.830568053}
{"VCS_COMP_START_TIME": 1747647125.830568053}
{"VCS_COMP_END_TIME": 1747647137.481852044}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488136}}
{"vcselab": {"peak_mem": 183884}}
