

================================================================
== Vitis HLS Report for 'ecc_encoder'
================================================================
* Date:           Tue Dec  7 19:20:55 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        ecc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.956 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     46|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       0|     46|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |xor_ln844_10_fu_335_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_11_fu_349_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_12_fu_371_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_13_fu_385_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_14_fu_399_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_15_fu_413_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_16_fu_427_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_17_fu_441_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_18_fu_455_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_19_fu_461_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_1_fu_209_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_20_fu_467_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_21_fu_473_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_22_fu_479_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_2_fu_215_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_3_fu_237_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_4_fu_251_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_5_fu_257_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_6_fu_279_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_7_fu_293_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_8_fu_307_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_9_fu_321_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln844_fu_203_p2     |       xor|   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  46|          23|          23|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_start         |   in|    1|  ap_ctrl_hs|   ecc_encoder|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|   ecc_encoder|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|   ecc_encoder|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|   ecc_encoder|  return value|
|data1            |   in|    8|     ap_none|         data1|        scalar|
|output_r         |  out|    5|      ap_vld|      output_r|       pointer|
|output_r_ap_vld  |  out|    1|      ap_vld|      output_r|       pointer|
+-----------------+-----+-----+------------+--------------+--------------+

