<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/stellaris_common/include/cortex-m4-def.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_2015687c64ef6b8d1cd1783d21d7dac8.html">stellaris_common</a></li><li class="navelem"><a class="el" href="dir_6a82660d8825f9aa73990f8c1de0929b.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">cortex-m4-def.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cortex-m4-def_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// lm4f120h5qr.h - LM4F120H5QR Register Definitions</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// Copyright (c) 2011-2012 Texas Instruments Incorporated.  All rights reserved.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// Software License Agreement</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//   Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//   modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//   are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//   Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//   notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//   Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//   notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//   documentation and/or other materials provided with the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">//   distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//   Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">//   its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">//   from this software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">// This is part of revision 9453 of the Stellaris Firmware Development Package.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef STELLARIS_CORTEX_M4_DEF_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define STELLARIS_CORTEX_M4_DEF_H</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">// Watchdog Timer registers (WATCHDOG0)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae57e63d0ea9326349631ba07e0e42183">   53</a></span>&#160;<span class="preprocessor">#define WATCHDOG0_LOAD_R        (*((volatile unsigned long *)0x40000000))</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9405dd67cc3d499f31e7c67c2b40597d">   54</a></span>&#160;<span class="preprocessor">#define WATCHDOG0_VALUE_R       (*((volatile unsigned long *)0x40000004))</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a98abacabf893869799e0bdf89ea713ac">   55</a></span>&#160;<span class="preprocessor">#define WATCHDOG0_CTL_R         (*((volatile unsigned long *)0x40000008))</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2a98abc2423288e0bf15917a1ad03049">   56</a></span>&#160;<span class="preprocessor">#define WATCHDOG0_ICR_R         (*((volatile unsigned long *)0x4000000C))</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7c928d0fc7af056f8fdd27c56897e887">   57</a></span>&#160;<span class="preprocessor">#define WATCHDOG0_RIS_R         (*((volatile unsigned long *)0x40000010))</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a43e2aae74d2bf354694701eb8ce8d426">   58</a></span>&#160;<span class="preprocessor">#define WATCHDOG0_MIS_R         (*((volatile unsigned long *)0x40000014))</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a351175bfcd6ec1bcbaa01313ba82855b">   59</a></span>&#160;<span class="preprocessor">#define WATCHDOG0_TEST_R        (*((volatile unsigned long *)0x40000418))</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a73ae812c08afeef0b55e368d3a59e58d">   60</a></span>&#160;<span class="preprocessor">#define WATCHDOG0_LOCK_R        (*((volatile unsigned long *)0x40000C00))</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// Watchdog Timer registers (WATCHDOG1)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a386a12bf5bea58eefe04ecf3e7bf6535">   67</a></span>&#160;<span class="preprocessor">#define WATCHDOG1_LOAD_R        (*((volatile unsigned long *)0x40001000))</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad414388b6be780047848ae585dfe2b64">   68</a></span>&#160;<span class="preprocessor">#define WATCHDOG1_VALUE_R       (*((volatile unsigned long *)0x40001004))</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a626bf13ac5f9782326ada0405ef905b3">   69</a></span>&#160;<span class="preprocessor">#define WATCHDOG1_CTL_R         (*((volatile unsigned long *)0x40001008))</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a07647e00d6985e185a128d71284d1da6">   70</a></span>&#160;<span class="preprocessor">#define WATCHDOG1_ICR_R         (*((volatile unsigned long *)0x4000100C))</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af2d6448000d527bcb72311e5ac9d727c">   71</a></span>&#160;<span class="preprocessor">#define WATCHDOG1_RIS_R         (*((volatile unsigned long *)0x40001010))</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a378080b7248ba3b1f64b19fcc7ed4f62">   72</a></span>&#160;<span class="preprocessor">#define WATCHDOG1_MIS_R         (*((volatile unsigned long *)0x40001014))</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a87247132ed4dbd0eeede06540f4f5b74">   73</a></span>&#160;<span class="preprocessor">#define WATCHDOG1_TEST_R        (*((volatile unsigned long *)0x40001418))</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac524c788bd77f86cd3f1caad620f31f4">   74</a></span>&#160;<span class="preprocessor">#define WATCHDOG1_LOCK_R        (*((volatile unsigned long *)0x40001C00))</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">// GPIO registers offset</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a28ba28b4f3ca1ee8de8c8b594002f073">   81</a></span>&#160;<span class="preprocessor">#define GPIO_DATA_R_OFF       (0x3FCUL)</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abd6380da89d810cdb3049b1fe0e23ecf">   82</a></span>&#160;<span class="preprocessor">#define GPIO_DIR_R_OFF        (0x400UL)</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a59e5367b52c53b2594f5db3333027818">   83</a></span>&#160;<span class="preprocessor">#define GPIO_IS_R_OFF         (0x404UL)</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0dbba98efc19fe2403cc7ea2015364b0">   84</a></span>&#160;<span class="preprocessor">#define GPIO_IBE_R_OFF        (0x408UL)</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a682ed864ddf3502ba1f1871e68401c29">   85</a></span>&#160;<span class="preprocessor">#define GPIO_IEV_R_OFF        (0x40CUL)</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9e15f3907cb62e4198351e81a91ded41">   86</a></span>&#160;<span class="preprocessor">#define GPIO_IM_R_OFF         (0x410UL)</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6930b1085c4f720e7b7ff14dfb140951">   87</a></span>&#160;<span class="preprocessor">#define GPIO_RIS_R_OFF        (0x414UL)</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a44d0f0bcc719961afb59cf3a8e50bbec">   88</a></span>&#160;<span class="preprocessor">#define GPIO_MIS_R_OFF        (0x418UL)</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a704fa84431c32b37e9bcdb02e561eef8">   89</a></span>&#160;<span class="preprocessor">#define GPIO_ICR_R_OFF        (0x41CUL)</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a84294ad6414e0161cdb40d20ed03e533">   90</a></span>&#160;<span class="preprocessor">#define GPIO_AFSEL_R_OFF      (0x420UL)</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acfc36691fcd6cc32fe00d17aa1df1a31">   91</a></span>&#160;<span class="preprocessor">#define GPIO_DR2R_R_OFF       (0x500UL)</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a90d0fd30cc069bbbfbb61baf5e5b14bf">   92</a></span>&#160;<span class="preprocessor">#define GPIO_DR4R_R_OFF       (0x504UL)</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a76ad9eabf91c964499d6aa9da8001105">   93</a></span>&#160;<span class="preprocessor">#define GPIO_DR8R_R_OFF       (0x508UL)</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab3ddba1d4a9551dd164692d2c7ba7a3b">   94</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_R_OFF        (0x50CUL)</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a679c0f087ce23d37f2287ac5aff6f31d">   95</a></span>&#160;<span class="preprocessor">#define GPIO_PUR_R_OFF        (0x510UL)</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aef18c7a81056ff9248020e1017dcacc9">   96</a></span>&#160;<span class="preprocessor">#define GPIO_PDR_R_OFF        (0x514UL)</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a62fd8b0409554f45133fab7838dcf2bc">   97</a></span>&#160;<span class="preprocessor">#define GPIO_SLR_R_OFF        (0x518UL)</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0769e347a174522bc8c656c2014fc3ec">   98</a></span>&#160;<span class="preprocessor">#define GPIO_DEN_R_OFF        (0x51CUL)</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad5f710a58f5c0499afa14f410ddc7078">   99</a></span>&#160;<span class="preprocessor">#define GPIO_LOCK_R_OFF       (0x520UL)</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af0c08049dc5aee624f1a4552e5e67109">  100</a></span>&#160;<span class="preprocessor">#define GPIO_CR_R_OFF         (0x524UL)</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aad5e209adf47c75b341ba1fd6cd6989e">  101</a></span>&#160;<span class="preprocessor">#define GPIO_AMSEL_R_OFF      (0x528UL)</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a04872f7e509f5c21415b7aceeb317cd5">  102</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_R_OFF       (0x52CUL)</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad31f98c039519ca44f331048b618efb0">  103</a></span>&#160;<span class="preprocessor">#define GPIO_ADCCTL_R_OFF     (0x530UL)</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5309695e3592ee6e736c545a6b2f0d1f">  104</a></span>&#160;<span class="preprocessor">#define GPIO_DMACTL_R_OFF     (0x534UL)</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6b169ecf2f1d4977cc09bf6107c30e23">  105</a></span>&#160;<span class="preprocessor">#define GPIO_SI_R_OFF         (0x538UL)</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">// GPIO registers (PORTA)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5b3013fcf9ba7a6278530f8bb2b46014">  112</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_DATA_BITS_R  ((volatile unsigned long *)0x40004000)</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aab6c9ecc299957bf3eba9696b940b3b9">  113</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_DATA_R       (*((volatile unsigned long *)0x400043FC))</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7bd88286093153428dc799f5431ecaa6">  114</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_DIR_R        (*((volatile unsigned long *)0x40004400))</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acdaa19016aaead56fe9e9f4dbdb063be">  115</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_IS_R         (*((volatile unsigned long *)0x40004404))</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0e6fc0238c8df41d89a87b8f093807bf">  116</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_IBE_R        (*((volatile unsigned long *)0x40004408))</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0d7c4bbac0295f6c36dfe6423e42240f">  117</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_IEV_R        (*((volatile unsigned long *)0x4000440C))</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6e62e2dc2a886f4911396884f2da5f76">  118</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_IM_R         (*((volatile unsigned long *)0x40004410))</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9376a9af1ded6c9ccd2402394cd119dc">  119</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_RIS_R        (*((volatile unsigned long *)0x40004414))</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4c216a194644f733065b2ee5a75e6ba2">  120</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_MIS_R        (*((volatile unsigned long *)0x40004418))</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#affe8c4927e1de048ed2f9e58f82fe28b">  121</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_ICR_R        (*((volatile unsigned long *)0x4000441C))</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af5b07acb4f1cc3ca489610f8c70f0e95">  122</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_AFSEL_R      (*((volatile unsigned long *)0x40004420))</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a56dd2796abb76c8f58ca69c3b7ab50d8">  123</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_DR2R_R       (*((volatile unsigned long *)0x40004500))</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3ff535d4643c451b9d5038d52b6816e1">  124</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_DR4R_R       (*((volatile unsigned long *)0x40004504))</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a95d93b22279c12d8dc5d1ad208863dcb">  125</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_DR8R_R       (*((volatile unsigned long *)0x40004508))</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae1fccd98503194effe0948c11996e1d3">  126</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_ODR_R        (*((volatile unsigned long *)0x4000450C))</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a29d38a6471dfec693f9ec4bd7f9550a0">  127</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_PUR_R        (*((volatile unsigned long *)0x40004510))</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad0b677bdab618977e4d381c7aba01edc">  128</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_PDR_R        (*((volatile unsigned long *)0x40004514))</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9f0afa967736918a74d0149d15ac6b33">  129</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_SLR_R        (*((volatile unsigned long *)0x40004518))</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a803f6958edee8ea0e1b655978e66b8e1">  130</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_DEN_R        (*((volatile unsigned long *)0x4000451C))</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6f0f5595c812747799cf9ad570b4169f">  131</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_LOCK_R       (*((volatile unsigned long *)0x40004520))</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a51a6914055b43c27be9a2bfceee00fc4">  132</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_CR_R         (*((volatile unsigned long *)0x40004524))</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a41377c72de4d7805cd2252d5bf29be1a">  133</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_AMSEL_R      (*((volatile unsigned long *)0x40004528))</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ade9da9d2c5b929e1b256ea5100dfaf88">  134</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_PCTL_R       (*((volatile unsigned long *)0x4000452C))</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abb32f240ad88d62f47b07801cc60f72d">  135</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_ADCCTL_R     (*((volatile unsigned long *)0x40004530))</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3d310812ebb6cdaa7d59e2cde2133c9b">  136</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_DMACTL_R     (*((volatile unsigned long *)0x40004534))</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a399e52beb55a225eac92fdf0fca6a6d1">  137</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_SI_R         (*((volatile unsigned long *)0x40004538))</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">// GPIO registers (PORTB)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae4d9117f7bb0cbd8e04feb33e3e982f0">  144</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_DATA_BITS_R  ((volatile unsigned long *)0x40005000)</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa8d764ef0ff488cb4d3aa5ebaed85c63">  145</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_DATA_R       (*((volatile unsigned long *)0x400053FC))</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8a1bacf2a566d3044b8796425744fac4">  146</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_DIR_R        (*((volatile unsigned long *)0x40005400))</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af88a773c516c396fff7933502a316a69">  147</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_IS_R         (*((volatile unsigned long *)0x40005404))</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa62c6591a87a691a4624fcfda187cf70">  148</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_IBE_R        (*((volatile unsigned long *)0x40005408))</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad1521653f641bc01316b40dd766fba70">  149</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_IEV_R        (*((volatile unsigned long *)0x4000540C))</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aea9401ccdfc9c389fac3e2eacc044ba5">  150</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_IM_R         (*((volatile unsigned long *)0x40005410))</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9e1b69171492f354618e1b1fc48bb50a">  151</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_RIS_R        (*((volatile unsigned long *)0x40005414))</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a34fd33d7a645a1a21520a6a46667494e">  152</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_MIS_R        (*((volatile unsigned long *)0x40005418))</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab37b472a35307f7848270824c385818c">  153</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_ICR_R        (*((volatile unsigned long *)0x4000541C))</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7022b70050a4f97658dce0aad02d0db1">  154</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_AFSEL_R      (*((volatile unsigned long *)0x40005420))</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2aae00140fbd711a59384a6471185221">  155</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_DR2R_R       (*((volatile unsigned long *)0x40005500))</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a224dc97b5d3b2f085bb2ed9205d27138">  156</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_DR4R_R       (*((volatile unsigned long *)0x40005504))</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abd6ffdef6117b255af8e2286b334cc69">  157</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_DR8R_R       (*((volatile unsigned long *)0x40005508))</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4e276d326aaff3b009a4fb5c33293998">  158</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_ODR_R        (*((volatile unsigned long *)0x4000550C))</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abfcd28903e52c694028b0359a00f22fb">  159</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_PUR_R        (*((volatile unsigned long *)0x40005510))</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a23167c5334c9f71947da1a234b2f2950">  160</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_PDR_R        (*((volatile unsigned long *)0x40005514))</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aad6578121556603b7decda150d543962">  161</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_SLR_R        (*((volatile unsigned long *)0x40005518))</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abcfeaa888e77b65fe7d8f24151a8e54e">  162</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_DEN_R        (*((volatile unsigned long *)0x4000551C))</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afd3c385f1c3122e84bb1695e7bd492c6">  163</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_LOCK_R       (*((volatile unsigned long *)0x40005520))</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a34c7bab0210a3ba8128547736c727969">  164</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_CR_R         (*((volatile unsigned long *)0x40005524))</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4a502a5576e3339072d2163a26ddbf47">  165</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_AMSEL_R      (*((volatile unsigned long *)0x40005528))</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae3541a70b084dde10fc09023c35d0fb6">  166</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_PCTL_R       (*((volatile unsigned long *)0x4000552C))</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a712e67bc7bc409eeabc7b9263db677bd">  167</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_ADCCTL_R     (*((volatile unsigned long *)0x40005530))</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a43913fdeb19504a63badcaf2b90cd3ea">  168</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_DMACTL_R     (*((volatile unsigned long *)0x40005534))</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4aa36b1b42ad161e5b63867809d1b4bc">  169</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_SI_R         (*((volatile unsigned long *)0x40005538))</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">// GPIO registers (PORTC)</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a798ba6b1379bb2d9298ee0784a78c293">  176</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_DATA_BITS_R  ((volatile unsigned long *)0x40006000)</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab20e9dbaab2cc772e0e2e99aed648746">  177</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_DATA_R       (*((volatile unsigned long *)0x400063FC))</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a50980c05ef7be04c5149fa577aadad1c">  178</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_DIR_R        (*((volatile unsigned long *)0x40006400))</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a33eccba4e9d64b7f752b07aab1cffbf0">  179</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_IS_R         (*((volatile unsigned long *)0x40006404))</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a31e036e160db045e0706a8ef690e6aac">  180</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_IBE_R        (*((volatile unsigned long *)0x40006408))</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a17f5e2279a0f2cbaa5b25b3003d49ab5">  181</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_IEV_R        (*((volatile unsigned long *)0x4000640C))</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abaff544aafda1fb1a3eb3676a83be697">  182</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_IM_R         (*((volatile unsigned long *)0x40006410))</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a92f9342ac6905390191fe9ec1efd7c35">  183</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_RIS_R        (*((volatile unsigned long *)0x40006414))</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a065131eff8db20748b4af5191d444f36">  184</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_MIS_R        (*((volatile unsigned long *)0x40006418))</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8fb2716cb88231623b019fc35fc717ee">  185</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_ICR_R        (*((volatile unsigned long *)0x4000641C))</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aebd31e6e018dfc5697d0bdfccfeb7c91">  186</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_AFSEL_R      (*((volatile unsigned long *)0x40006420))</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8b73c39f361c6b0fc54e902e3b22ac34">  187</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_DR2R_R       (*((volatile unsigned long *)0x40006500))</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2dc90e847fbb77c39dd0d7a71289499f">  188</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_DR4R_R       (*((volatile unsigned long *)0x40006504))</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1969a1a6657ec4280b38b434d9e9c8cc">  189</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_DR8R_R       (*((volatile unsigned long *)0x40006508))</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af64ac72b5febc49936749fcb210e0fdd">  190</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_ODR_R        (*((volatile unsigned long *)0x4000650C))</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeaef21d498b81a75664998bb184adf04">  191</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_PUR_R        (*((volatile unsigned long *)0x40006510))</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab9c16e0c069199abee859b72028d4a59">  192</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_PDR_R        (*((volatile unsigned long *)0x40006514))</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8fa3a15f92ec0eae95cbfcf7d8b41a99">  193</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_SLR_R        (*((volatile unsigned long *)0x40006518))</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac13fd6d5ec4afe4147b3458f9b82b929">  194</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_DEN_R        (*((volatile unsigned long *)0x4000651C))</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0dc013d79782d8e4c2764aa868230eda">  195</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_LOCK_R       (*((volatile unsigned long *)0x40006520))</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a02ece7b0366aa8f64a8d56bb22973358">  196</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_CR_R         (*((volatile unsigned long *)0x40006524))</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aebbdbe375f50f7bdcee844b9f8b9388c">  197</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_AMSEL_R      (*((volatile unsigned long *)0x40006528))</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a039bb93eb3dfed63d1a6299a12ccd235">  198</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_PCTL_R       (*((volatile unsigned long *)0x4000652C))</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a40bb4b7f37f2422f737464e03c3a8982">  199</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_ADCCTL_R     (*((volatile unsigned long *)0x40006530))</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a80fe2113e3177bc0373afa9c7aee8ae2">  200</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_DMACTL_R     (*((volatile unsigned long *)0x40006534))</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afaa5495068a675ba4c721e2349265cf5">  201</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_SI_R         (*((volatile unsigned long *)0x40006538))</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">// GPIO registers (PORTD)</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab4ccfddf40588ab8dcb8924babd79527">  208</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_DATA_BITS_R  ((volatile unsigned long *)0x40007000)</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad0d3399a138102ee061bca7015c266c1">  209</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_DATA_R       (*((volatile unsigned long *)0x400073FC))</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6d6b3cdd74974a77f72f48b850350734">  210</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_DIR_R        (*((volatile unsigned long *)0x40007400))</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0b4b43364c49edb08cfba65e0b140bd9">  211</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_IS_R         (*((volatile unsigned long *)0x40007404))</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0d77cb6ec1cc67a6db490c7264530b32">  212</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_IBE_R        (*((volatile unsigned long *)0x40007408))</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac37caf4b4a81e4cf9d576e18c1c61296">  213</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_IEV_R        (*((volatile unsigned long *)0x4000740C))</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4d2ed74e9fbca881c2e96a3076e63732">  214</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_IM_R         (*((volatile unsigned long *)0x40007410))</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afb6da64ad4cee5f6fb5258e2710509fa">  215</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_RIS_R        (*((volatile unsigned long *)0x40007414))</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a93d1dc4c03f03efed80a541d2544e165">  216</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_MIS_R        (*((volatile unsigned long *)0x40007418))</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae19e344d7e4dfa991f699685da0cfc65">  217</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_ICR_R        (*((volatile unsigned long *)0x4000741C))</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a97eeedd60368782e6374a99071b00779">  218</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_AFSEL_R      (*((volatile unsigned long *)0x40007420))</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aca6a0f8d8028c629fad2b379c2ae651a">  219</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_DR2R_R       (*((volatile unsigned long *)0x40007500))</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae8026287b1c6a0f47cf5497357281525">  220</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_DR4R_R       (*((volatile unsigned long *)0x40007504))</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a05ec8b15d8a6aa287724f1573f8126f5">  221</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_DR8R_R       (*((volatile unsigned long *)0x40007508))</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6b4953fa28d41e3442001c64c90abf95">  222</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_ODR_R        (*((volatile unsigned long *)0x4000750C))</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acf4706f2b9ef14286e79c21ead4734c7">  223</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_PUR_R        (*((volatile unsigned long *)0x40007510))</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a19a116ac60c7c20221cb19360181bbd7">  224</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_PDR_R        (*((volatile unsigned long *)0x40007514))</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a25990af8e360f97d9039ad6b20072910">  225</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_SLR_R        (*((volatile unsigned long *)0x40007518))</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a37a81aa284c08f621656d5a3375dd42e">  226</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_DEN_R        (*((volatile unsigned long *)0x4000751C))</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7b56aac6d49c15704f5b9ebc8750a1a4">  227</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_LOCK_R       (*((volatile unsigned long *)0x40007520))</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a92b46ca3cdd353e4c93d2fdb364fa47c">  228</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_CR_R         (*((volatile unsigned long *)0x40007524))</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a405d017e972db8371ab51129aa17c0b1">  229</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_AMSEL_R      (*((volatile unsigned long *)0x40007528))</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9632c3e19b49afe8ce5f8d10c8a45e6e">  230</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_PCTL_R       (*((volatile unsigned long *)0x4000752C))</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaa49f23068e1ac5be157417438b862ee">  231</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_ADCCTL_R     (*((volatile unsigned long *)0x40007530))</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a273b31ad78ce6687586de314c65cff24">  232</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_DMACTL_R     (*((volatile unsigned long *)0x40007534))</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab5bd84e226d5db39c81721514bcdc80c">  233</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_SI_R         (*((volatile unsigned long *)0x40007538))</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">// SSI registers (SSI0)</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a37e8a93da47e45a642ca63b0909791c6">  240</a></span>&#160;<span class="preprocessor">#define SSI0_CR0_R              (*((volatile unsigned long *)0x40008000))</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acd9e4a49690496b43c90352335910f65">  241</a></span>&#160;<span class="preprocessor">#define SSI0_CR1_R              (*((volatile unsigned long *)0x40008004))</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2ee80f5c5299bc332d7d7e015420141d">  242</a></span>&#160;<span class="preprocessor">#define SSI0_DR_R               (*((volatile unsigned long *)0x40008008))</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abcd1aa286b4377d15e60459098178a11">  243</a></span>&#160;<span class="preprocessor">#define SSI0_SR_R               (*((volatile unsigned long *)0x4000800C))</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a62abcca590ab9b26ddc81a75e3198156">  244</a></span>&#160;<span class="preprocessor">#define SSI0_CPSR_R             (*((volatile unsigned long *)0x40008010))</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a25b7fa5a2d5d0fe13cd827dfa3025852">  245</a></span>&#160;<span class="preprocessor">#define SSI0_IM_R               (*((volatile unsigned long *)0x40008014))</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae4234b23309f8979ff4acb30d07edac7">  246</a></span>&#160;<span class="preprocessor">#define SSI0_RIS_R              (*((volatile unsigned long *)0x40008018))</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2839ab205e81812195adb0285a813fd3">  247</a></span>&#160;<span class="preprocessor">#define SSI0_MIS_R              (*((volatile unsigned long *)0x4000801C))</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0eae4d5a9c23dffbb458f2528c947ace">  248</a></span>&#160;<span class="preprocessor">#define SSI0_ICR_R              (*((volatile unsigned long *)0x40008020))</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab46023b0c29bc5ce63aca947ced57bce">  249</a></span>&#160;<span class="preprocessor">#define SSI0_DMACTL_R           (*((volatile unsigned long *)0x40008024))</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a322e9c2590de5efe88fe649126838edf">  250</a></span>&#160;<span class="preprocessor">#define SSI0_CC_R               (*((volatile unsigned long *)0x40008FC8))</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">// SSI registers (SSI1)</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afe2adba8d8bf206e1ea45fd2e4ce2f70">  257</a></span>&#160;<span class="preprocessor">#define SSI1_CR0_R              (*((volatile unsigned long *)0x40009000))</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa30cc3cc67bf2aa14f5670349e1954e0">  258</a></span>&#160;<span class="preprocessor">#define SSI1_CR1_R              (*((volatile unsigned long *)0x40009004))</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae289dfbad40d8d445a26b2709eddcdfb">  259</a></span>&#160;<span class="preprocessor">#define SSI1_DR_R               (*((volatile unsigned long *)0x40009008))</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae9e063ee9ee7a44f3201ea316d3e6e5d">  260</a></span>&#160;<span class="preprocessor">#define SSI1_SR_R               (*((volatile unsigned long *)0x4000900C))</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6bdf589e605dfb910f671bc08a5cdcdb">  261</a></span>&#160;<span class="preprocessor">#define SSI1_CPSR_R             (*((volatile unsigned long *)0x40009010))</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aecfc6eb117f470a0b1739b2ca46527a3">  262</a></span>&#160;<span class="preprocessor">#define SSI1_IM_R               (*((volatile unsigned long *)0x40009014))</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acd362feee6104b7c594640cc92146c04">  263</a></span>&#160;<span class="preprocessor">#define SSI1_RIS_R              (*((volatile unsigned long *)0x40009018))</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af3b6c2cbb331f52216b9dd57dac5d6bc">  264</a></span>&#160;<span class="preprocessor">#define SSI1_MIS_R              (*((volatile unsigned long *)0x4000901C))</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a582b737442dca36dc8c9151bab47f892">  265</a></span>&#160;<span class="preprocessor">#define SSI1_ICR_R              (*((volatile unsigned long *)0x40009020))</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aba19886b743c45fb0b41329a0c411e0c">  266</a></span>&#160;<span class="preprocessor">#define SSI1_DMACTL_R           (*((volatile unsigned long *)0x40009024))</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8a209d9d3249b498823e799d8686e639">  267</a></span>&#160;<span class="preprocessor">#define SSI1_CC_R               (*((volatile unsigned long *)0x40009FC8))</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">// SSI registers (SSI2)</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8d9f0aa1cb0632c50416463e15aed835">  274</a></span>&#160;<span class="preprocessor">#define SSI2_CR0_R              (*((volatile unsigned long *)0x4000A000))</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a836ad30dd9466c096989d22cced06ce4">  275</a></span>&#160;<span class="preprocessor">#define SSI2_CR1_R              (*((volatile unsigned long *)0x4000A004))</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a54d1f42e64e9e813f91fb70283158d27">  276</a></span>&#160;<span class="preprocessor">#define SSI2_DR_R               (*((volatile unsigned long *)0x4000A008))</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af4663d60fb69b0f5bde3398294f88792">  277</a></span>&#160;<span class="preprocessor">#define SSI2_SR_R               (*((volatile unsigned long *)0x4000A00C))</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a485473c9b5ab38de2bc8c00d43979587">  278</a></span>&#160;<span class="preprocessor">#define SSI2_CPSR_R             (*((volatile unsigned long *)0x4000A010))</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3285268feaf0ccccd585b9321cfd878c">  279</a></span>&#160;<span class="preprocessor">#define SSI2_IM_R               (*((volatile unsigned long *)0x4000A014))</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af8495aa6711b1360b7ff42005bb3eae4">  280</a></span>&#160;<span class="preprocessor">#define SSI2_RIS_R              (*((volatile unsigned long *)0x4000A018))</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aff25b07af00121fc80c314cc22c149fe">  281</a></span>&#160;<span class="preprocessor">#define SSI2_MIS_R              (*((volatile unsigned long *)0x4000A01C))</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a285af3e79efe21af7ee9714a4a8471cc">  282</a></span>&#160;<span class="preprocessor">#define SSI2_ICR_R              (*((volatile unsigned long *)0x4000A020))</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a336469e731dab129ce87cc9d33de8d51">  283</a></span>&#160;<span class="preprocessor">#define SSI2_DMACTL_R           (*((volatile unsigned long *)0x4000A024))</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aff49c34ca230817810d37c55a04e1066">  284</a></span>&#160;<span class="preprocessor">#define SSI2_CC_R               (*((volatile unsigned long *)0x4000AFC8))</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">// SSI registers (SSI3)</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a016ce5bc18a99d229a7b7995fb7735bd">  291</a></span>&#160;<span class="preprocessor">#define SSI3_CR0_R              (*((volatile unsigned long *)0x4000B000))</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae5227be0f9bb4cbe01a3ae3e79cc3d06">  292</a></span>&#160;<span class="preprocessor">#define SSI3_CR1_R              (*((volatile unsigned long *)0x4000B004))</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa9e46567c37cbf5cafafcdfbc2ba2c1e">  293</a></span>&#160;<span class="preprocessor">#define SSI3_DR_R               (*((volatile unsigned long *)0x4000B008))</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a249161bb80be3913b8cf68a07d2a8db0">  294</a></span>&#160;<span class="preprocessor">#define SSI3_SR_R               (*((volatile unsigned long *)0x4000B00C))</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3c580122ab1db8dee1e3667d90376a78">  295</a></span>&#160;<span class="preprocessor">#define SSI3_CPSR_R             (*((volatile unsigned long *)0x4000B010))</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa6dfc8650c568235c205fd646087b560">  296</a></span>&#160;<span class="preprocessor">#define SSI3_IM_R               (*((volatile unsigned long *)0x4000B014))</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1ee7423ac51fd03e59f30bc536c2e709">  297</a></span>&#160;<span class="preprocessor">#define SSI3_RIS_R              (*((volatile unsigned long *)0x4000B018))</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5697df01b1f2eb5c45de27e035aea5d4">  298</a></span>&#160;<span class="preprocessor">#define SSI3_MIS_R              (*((volatile unsigned long *)0x4000B01C))</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab9ca3a5d850ddfc1816abdecdcab5f74">  299</a></span>&#160;<span class="preprocessor">#define SSI3_ICR_R              (*((volatile unsigned long *)0x4000B020))</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac35d1089bb6f0fe945984d97452ffd16">  300</a></span>&#160;<span class="preprocessor">#define SSI3_DMACTL_R           (*((volatile unsigned long *)0x4000B024))</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9ed8e588b817debf436f2d394b385244">  301</a></span>&#160;<span class="preprocessor">#define SSI3_CC_R               (*((volatile unsigned long *)0x4000BFC8))</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">// UART registers (UART0)</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a790578e9f5f0a737207fb693978e557d">  308</a></span>&#160;<span class="preprocessor">#define UART0_DR_R              (*((volatile unsigned long *)0x4000C000))</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6d85cebe47a5e7dc1c4992536d1498aa">  309</a></span>&#160;<span class="preprocessor">#define UART0_RSR_R             (*((volatile unsigned long *)0x4000C004))</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a299ebd26b9346599fdf71e5aa3806b16">  310</a></span>&#160;<span class="preprocessor">#define UART0_ECR_R             (*((volatile unsigned long *)0x4000C004))</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae738100d51303b557a9547805432a1c5">  311</a></span>&#160;<span class="preprocessor">#define UART0_FR_R              (*((volatile unsigned long *)0x4000C018))</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa2847f69c2202fc273d496ee5ad0726b">  312</a></span>&#160;<span class="preprocessor">#define UART0_ILPR_R            (*((volatile unsigned long *)0x4000C020))</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae16c9fb116fb143bda75e5389325ebbe">  313</a></span>&#160;<span class="preprocessor">#define UART0_IBRD_R            (*((volatile unsigned long *)0x4000C024))</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4dd10db3d1bd613f3d8bbf86cc534937">  314</a></span>&#160;<span class="preprocessor">#define UART0_FBRD_R            (*((volatile unsigned long *)0x4000C028))</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acb65c4d58de72b98b81b1358f88d8f62">  315</a></span>&#160;<span class="preprocessor">#define UART0_LCRH_R            (*((volatile unsigned long *)0x4000C02C))</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a325cfd8c0c88771955a886d92127372b">  316</a></span>&#160;<span class="preprocessor">#define UART0_CTL_R             (*((volatile unsigned long *)0x4000C030))</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a695e6a7a75019012f46e99b4ee9fbb91">  317</a></span>&#160;<span class="preprocessor">#define UART0_IFLS_R            (*((volatile unsigned long *)0x4000C034))</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae2d0a1142fb2005e44f21dc0704e17ac">  318</a></span>&#160;<span class="preprocessor">#define UART0_IM_R              (*((volatile unsigned long *)0x4000C038))</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9d6bdb1353b6b9ee808811af2dd1a3e7">  319</a></span>&#160;<span class="preprocessor">#define UART0_RIS_R             (*((volatile unsigned long *)0x4000C03C))</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a92e7c42254ef08ad2320b2a879961a65">  320</a></span>&#160;<span class="preprocessor">#define UART0_MIS_R             (*((volatile unsigned long *)0x4000C040))</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a10640b112c27db38978399adb2dbe5ef">  321</a></span>&#160;<span class="preprocessor">#define UART0_ICR_R             (*((volatile unsigned long *)0x4000C044))</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac00e5e46d103960ea6145a9411ca34cb">  322</a></span>&#160;<span class="preprocessor">#define UART0_DMACTL_R          (*((volatile unsigned long *)0x4000C048))</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab6dd3bf8151fe1dcb4d05cac610f811f">  323</a></span>&#160;<span class="preprocessor">#define UART0_LCTL_R            (*((volatile unsigned long *)0x4000C090))</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ade86ecf68c358e27ecb9e1823bbc975f">  324</a></span>&#160;<span class="preprocessor">#define UART0_LSS_R             (*((volatile unsigned long *)0x4000C094))</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0772d7391fa5347f1c7d6a2e630e5046">  325</a></span>&#160;<span class="preprocessor">#define UART0_LTIM_R            (*((volatile unsigned long *)0x4000C098))</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab7d7f81823eba05108c711ca44e2a7e9">  326</a></span>&#160;<span class="preprocessor">#define UART0_9BITADDR_R        (*((volatile unsigned long *)0x4000C0A4))</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a71be5b104e96f5ed6cd963cc8786da1c">  327</a></span>&#160;<span class="preprocessor">#define UART0_9BITAMASK_R       (*((volatile unsigned long *)0x4000C0A8))</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8415c87a9c283e58874b96a86edcd61d">  328</a></span>&#160;<span class="preprocessor">#define UART0_PP_R              (*((volatile unsigned long *)0x4000CFC0))</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adedc541d594d4b9191b2cc9b064b8922">  329</a></span>&#160;<span class="preprocessor">#define UART0_CC_R              (*((volatile unsigned long *)0x4000CFC8))</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">// UART registers (UART1)</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adafb8ccff5dd20ae22dea6e19899f583">  336</a></span>&#160;<span class="preprocessor">#define UART1_DR_R              (*((volatile unsigned long *)0x4000D000))</span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a92126b6fc33b71660eb881032b74c1f1">  337</a></span>&#160;<span class="preprocessor">#define UART1_RSR_R             (*((volatile unsigned long *)0x4000D004))</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a98a3a8d6e1098fe75f321a782ac9f690">  338</a></span>&#160;<span class="preprocessor">#define UART1_ECR_R             (*((volatile unsigned long *)0x4000D004))</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af4e88cb7e1542cf3ae483ce30bf5c594">  339</a></span>&#160;<span class="preprocessor">#define UART1_FR_R              (*((volatile unsigned long *)0x4000D018))</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a407872eb2c37e463c1e18a278b3e6118">  340</a></span>&#160;<span class="preprocessor">#define UART1_ILPR_R            (*((volatile unsigned long *)0x4000D020))</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abba599d2019af5bf654bed2fab6a229a">  341</a></span>&#160;<span class="preprocessor">#define UART1_IBRD_R            (*((volatile unsigned long *)0x4000D024))</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae9eb10c572287ddb7c038c4d8c6dc821">  342</a></span>&#160;<span class="preprocessor">#define UART1_FBRD_R            (*((volatile unsigned long *)0x4000D028))</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a29c4846edfb7a32f1134e7474edb570a">  343</a></span>&#160;<span class="preprocessor">#define UART1_LCRH_R            (*((volatile unsigned long *)0x4000D02C))</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1be96d94ab720a638744c54654bf5829">  344</a></span>&#160;<span class="preprocessor">#define UART1_CTL_R             (*((volatile unsigned long *)0x4000D030))</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a61576c9c161312edfea697201aefc186">  345</a></span>&#160;<span class="preprocessor">#define UART1_IFLS_R            (*((volatile unsigned long *)0x4000D034))</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab065808604e4e7c1dd84f3533c04afe7">  346</a></span>&#160;<span class="preprocessor">#define UART1_IM_R              (*((volatile unsigned long *)0x4000D038))</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aae8f97620898a1dbbeb4645a2bd802ce">  347</a></span>&#160;<span class="preprocessor">#define UART1_RIS_R             (*((volatile unsigned long *)0x4000D03C))</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a22945f4710ec4e3be53405d020638042">  348</a></span>&#160;<span class="preprocessor">#define UART1_MIS_R             (*((volatile unsigned long *)0x4000D040))</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a660e8cf9e6ece816ae413f884486825d">  349</a></span>&#160;<span class="preprocessor">#define UART1_ICR_R             (*((volatile unsigned long *)0x4000D044))</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a25fe6072aabb84d2286f85541e6962fb">  350</a></span>&#160;<span class="preprocessor">#define UART1_DMACTL_R          (*((volatile unsigned long *)0x4000D048))</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a848bdd5ccceea4c6f34a13c82273b553">  351</a></span>&#160;<span class="preprocessor">#define UART1_LCTL_R            (*((volatile unsigned long *)0x4000D090))</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab1fc0f2fd0a441dfb341d34a87d9110e">  352</a></span>&#160;<span class="preprocessor">#define UART1_LSS_R             (*((volatile unsigned long *)0x4000D094))</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adfbafa51a7afd67d975d59a1563488e5">  353</a></span>&#160;<span class="preprocessor">#define UART1_LTIM_R            (*((volatile unsigned long *)0x4000D098))</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7520fa17e597a57422c30edd0a620044">  354</a></span>&#160;<span class="preprocessor">#define UART1_9BITADDR_R        (*((volatile unsigned long *)0x4000D0A4))</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae8f51e8128f21f5bbc2aea2d3d898fe1">  355</a></span>&#160;<span class="preprocessor">#define UART1_9BITAMASK_R       (*((volatile unsigned long *)0x4000D0A8))</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae6e89bc7a402f4efe1691037d721579d">  356</a></span>&#160;<span class="preprocessor">#define UART1_PP_R              (*((volatile unsigned long *)0x4000DFC0))</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ada02b8bacaa4c12e3996683869300ffe">  357</a></span>&#160;<span class="preprocessor">#define UART1_CC_R              (*((volatile unsigned long *)0x4000DFC8))</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">// UART registers (UART2)</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab06006171cb02f784fbcf659438b3764">  364</a></span>&#160;<span class="preprocessor">#define UART2_DR_R              (*((volatile unsigned long *)0x4000E000))</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a74bfef90ba0c926dfae7b6345400eb72">  365</a></span>&#160;<span class="preprocessor">#define UART2_RSR_R             (*((volatile unsigned long *)0x4000E004))</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a001bd7d0a6720b4ea4fd5661fc23559d">  366</a></span>&#160;<span class="preprocessor">#define UART2_ECR_R             (*((volatile unsigned long *)0x4000E004))</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2b3ba1b1a2f7a477799fd6769d384aef">  367</a></span>&#160;<span class="preprocessor">#define UART2_FR_R              (*((volatile unsigned long *)0x4000E018))</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab656813bae668be8ed9cd62a3826aaf5">  368</a></span>&#160;<span class="preprocessor">#define UART2_ILPR_R            (*((volatile unsigned long *)0x4000E020))</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acb80a5f30c70ad8a209b0a54db792b3f">  369</a></span>&#160;<span class="preprocessor">#define UART2_IBRD_R            (*((volatile unsigned long *)0x4000E024))</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5e3056ec63f1566e01c3566ee1cc9354">  370</a></span>&#160;<span class="preprocessor">#define UART2_FBRD_R            (*((volatile unsigned long *)0x4000E028))</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3783038d34ef9b0f220fbd97bafe5886">  371</a></span>&#160;<span class="preprocessor">#define UART2_LCRH_R            (*((volatile unsigned long *)0x4000E02C))</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac820c71c788e54750da75e5cdb5d335c">  372</a></span>&#160;<span class="preprocessor">#define UART2_CTL_R             (*((volatile unsigned long *)0x4000E030))</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ade01338122a05cc241d70aef6074cac8">  373</a></span>&#160;<span class="preprocessor">#define UART2_IFLS_R            (*((volatile unsigned long *)0x4000E034))</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a800110369b6166b1f3bd557d07e72e37">  374</a></span>&#160;<span class="preprocessor">#define UART2_IM_R              (*((volatile unsigned long *)0x4000E038))</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a07caf5bd79ded30034fddc1911129f94">  375</a></span>&#160;<span class="preprocessor">#define UART2_RIS_R             (*((volatile unsigned long *)0x4000E03C))</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a89e27eda398af89d27b6ef89c3d61926">  376</a></span>&#160;<span class="preprocessor">#define UART2_MIS_R             (*((volatile unsigned long *)0x4000E040))</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a605e70756ba1f0d0041382c2a467e049">  377</a></span>&#160;<span class="preprocessor">#define UART2_ICR_R             (*((volatile unsigned long *)0x4000E044))</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab096fe706631dc1572578fd818d4d695">  378</a></span>&#160;<span class="preprocessor">#define UART2_DMACTL_R          (*((volatile unsigned long *)0x4000E048))</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa004f6be1e71a750685b8de45ba36810">  379</a></span>&#160;<span class="preprocessor">#define UART2_LCTL_R            (*((volatile unsigned long *)0x4000E090))</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a356a786303748a020b5a191d826b2c5d">  380</a></span>&#160;<span class="preprocessor">#define UART2_LSS_R             (*((volatile unsigned long *)0x4000E094))</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac01619ef982ee12641e282c7260c5c2e">  381</a></span>&#160;<span class="preprocessor">#define UART2_LTIM_R            (*((volatile unsigned long *)0x4000E098))</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a673940d4adeaa1e1204e026b70385386">  382</a></span>&#160;<span class="preprocessor">#define UART2_9BITADDR_R        (*((volatile unsigned long *)0x4000E0A4))</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a37359d3f66c71d03c8c614c3d37508a8">  383</a></span>&#160;<span class="preprocessor">#define UART2_9BITAMASK_R       (*((volatile unsigned long *)0x4000E0A8))</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac6f9ab08b3dff180b6c9450114c54fec">  384</a></span>&#160;<span class="preprocessor">#define UART2_PP_R              (*((volatile unsigned long *)0x4000EFC0))</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab6117d4e40b14c371636d5b5e689b8f4">  385</a></span>&#160;<span class="preprocessor">#define UART2_CC_R              (*((volatile unsigned long *)0x4000EFC8))</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">// UART registers (UART3)</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0a6a225d3fdb1af808681b1956d6181d">  392</a></span>&#160;<span class="preprocessor">#define UART3_DR_R              (*((volatile unsigned long *)0x4000F000))</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae1504f2991829b8d00b07eddf5ce9e92">  393</a></span>&#160;<span class="preprocessor">#define UART3_RSR_R             (*((volatile unsigned long *)0x4000F004))</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a342a7fd77c515fec2706464822e2c65e">  394</a></span>&#160;<span class="preprocessor">#define UART3_ECR_R             (*((volatile unsigned long *)0x4000F004))</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a76f2644898381e0e3e211241eec9d194">  395</a></span>&#160;<span class="preprocessor">#define UART3_FR_R              (*((volatile unsigned long *)0x4000F018))</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8a4bb7a55e2236f8e2ae3b97589807b4">  396</a></span>&#160;<span class="preprocessor">#define UART3_ILPR_R            (*((volatile unsigned long *)0x4000F020))</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7b18077ec3e9eb370276270a68895cbc">  397</a></span>&#160;<span class="preprocessor">#define UART3_IBRD_R            (*((volatile unsigned long *)0x4000F024))</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afa5e8ebf789182a15c644168591a6e66">  398</a></span>&#160;<span class="preprocessor">#define UART3_FBRD_R            (*((volatile unsigned long *)0x4000F028))</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa562e6a2b7bbf47f462b10527b646384">  399</a></span>&#160;<span class="preprocessor">#define UART3_LCRH_R            (*((volatile unsigned long *)0x4000F02C))</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad36d9fc19a21d466b99de183d3c86a7d">  400</a></span>&#160;<span class="preprocessor">#define UART3_CTL_R             (*((volatile unsigned long *)0x4000F030))</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7762f480f342b5c1f79ccbf2bbbdc042">  401</a></span>&#160;<span class="preprocessor">#define UART3_IFLS_R            (*((volatile unsigned long *)0x4000F034))</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5b35d620f2e860f385422b0db3262d61">  402</a></span>&#160;<span class="preprocessor">#define UART3_IM_R              (*((volatile unsigned long *)0x4000F038))</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af2439efed85623a3478e5fd36cfff304">  403</a></span>&#160;<span class="preprocessor">#define UART3_RIS_R             (*((volatile unsigned long *)0x4000F03C))</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abda6c852218a89a258c86a7f28b0e1ba">  404</a></span>&#160;<span class="preprocessor">#define UART3_MIS_R             (*((volatile unsigned long *)0x4000F040))</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abc88582c271251353fcf733c5078d8e9">  405</a></span>&#160;<span class="preprocessor">#define UART3_ICR_R             (*((volatile unsigned long *)0x4000F044))</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abb3dfbc5d3bdda0b2c2f686b6bddc7b2">  406</a></span>&#160;<span class="preprocessor">#define UART3_DMACTL_R          (*((volatile unsigned long *)0x4000F048))</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae9007b930b9833c0190666a30ae4f9e7">  407</a></span>&#160;<span class="preprocessor">#define UART3_LCTL_R            (*((volatile unsigned long *)0x4000F090))</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af59b6a42f22e4799f7bb18211517d0a8">  408</a></span>&#160;<span class="preprocessor">#define UART3_LSS_R             (*((volatile unsigned long *)0x4000F094))</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae2ab6dd4caff398058db70b07f704773">  409</a></span>&#160;<span class="preprocessor">#define UART3_LTIM_R            (*((volatile unsigned long *)0x4000F098))</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa4bd8f504165af3f9143ab0dc83f6140">  410</a></span>&#160;<span class="preprocessor">#define UART3_9BITADDR_R        (*((volatile unsigned long *)0x4000F0A4))</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7b9adedc6ab1527ef1a1bee43c91ca47">  411</a></span>&#160;<span class="preprocessor">#define UART3_9BITAMASK_R       (*((volatile unsigned long *)0x4000F0A8))</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af2a2a5f68c7389e152f5efc2c30f3161">  412</a></span>&#160;<span class="preprocessor">#define UART3_PP_R              (*((volatile unsigned long *)0x4000FFC0))</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2d8094644b26c4875683a68ab9241aee">  413</a></span>&#160;<span class="preprocessor">#define UART3_CC_R              (*((volatile unsigned long *)0x4000FFC8))</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">// UART registers (UART4)</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9950e89765a3baaa42b0ba96cfee61f0">  420</a></span>&#160;<span class="preprocessor">#define UART4_DR_R              (*((volatile unsigned long *)0x40010000))</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af0d97e819e451a06e2e3d60e7c35260b">  421</a></span>&#160;<span class="preprocessor">#define UART4_RSR_R             (*((volatile unsigned long *)0x40010004))</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6eccbb39ab384f89fca39ed1507cf146">  422</a></span>&#160;<span class="preprocessor">#define UART4_ECR_R             (*((volatile unsigned long *)0x40010004))</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aebaeb7bcd603b4ac196efeefff1a32f2">  423</a></span>&#160;<span class="preprocessor">#define UART4_FR_R              (*((volatile unsigned long *)0x40010018))</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8353fa601317e7ec91cb4861d02dc418">  424</a></span>&#160;<span class="preprocessor">#define UART4_ILPR_R            (*((volatile unsigned long *)0x40010020))</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a998ac44c0b1d40e3ce07fa0e4c09b5db">  425</a></span>&#160;<span class="preprocessor">#define UART4_IBRD_R            (*((volatile unsigned long *)0x40010024))</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7ed699e9524f9d6b642c9671f12c26e3">  426</a></span>&#160;<span class="preprocessor">#define UART4_FBRD_R            (*((volatile unsigned long *)0x40010028))</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad95a57f9700f5e9a4150b094efbac950">  427</a></span>&#160;<span class="preprocessor">#define UART4_LCRH_R            (*((volatile unsigned long *)0x4001002C))</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7e0c2685a20f72ed5b37de5e88239514">  428</a></span>&#160;<span class="preprocessor">#define UART4_CTL_R             (*((volatile unsigned long *)0x40010030))</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6c09859005bb3249f6e9b6cb3e6fe31c">  429</a></span>&#160;<span class="preprocessor">#define UART4_IFLS_R            (*((volatile unsigned long *)0x40010034))</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1c758b83a3f8af4e765c65549fcd5d86">  430</a></span>&#160;<span class="preprocessor">#define UART4_IM_R              (*((volatile unsigned long *)0x40010038))</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3a456770a950a52e9a803c36f099678b">  431</a></span>&#160;<span class="preprocessor">#define UART4_RIS_R             (*((volatile unsigned long *)0x4001003C))</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4466db9b7fe9ed2e20dc390119a67b92">  432</a></span>&#160;<span class="preprocessor">#define UART4_MIS_R             (*((volatile unsigned long *)0x40010040))</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aca1a7c8a1152ed07f4ec0858d3ae01ff">  433</a></span>&#160;<span class="preprocessor">#define UART4_ICR_R             (*((volatile unsigned long *)0x40010044))</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab63c825e2000387a945104074403c096">  434</a></span>&#160;<span class="preprocessor">#define UART4_DMACTL_R          (*((volatile unsigned long *)0x40010048))</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0f988353335b9d020479f6449d7e114e">  435</a></span>&#160;<span class="preprocessor">#define UART4_LCTL_R            (*((volatile unsigned long *)0x40010090))</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1bbd95ec52bb7581daec224be0b26959">  436</a></span>&#160;<span class="preprocessor">#define UART4_LSS_R             (*((volatile unsigned long *)0x40010094))</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab83c2f3924d38af27f9b09c51d1ac844">  437</a></span>&#160;<span class="preprocessor">#define UART4_LTIM_R            (*((volatile unsigned long *)0x40010098))</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adfab84f5fb083360d985b505c7105a93">  438</a></span>&#160;<span class="preprocessor">#define UART4_9BITADDR_R        (*((volatile unsigned long *)0x400100A4))</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2806b292b1719df19ae1104907823dac">  439</a></span>&#160;<span class="preprocessor">#define UART4_9BITAMASK_R       (*((volatile unsigned long *)0x400100A8))</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a54623c06cea6dae22596d0f015ac8be1">  440</a></span>&#160;<span class="preprocessor">#define UART4_PP_R              (*((volatile unsigned long *)0x40010FC0))</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acb62a60d235138b0793c48615954cdaf">  441</a></span>&#160;<span class="preprocessor">#define UART4_CC_R              (*((volatile unsigned long *)0x40010FC8))</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">// UART registers (UART5)</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3929a106c87859f95429f36c956d28a2">  448</a></span>&#160;<span class="preprocessor">#define UART5_DR_R              (*((volatile unsigned long *)0x40011000))</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a71efccaf8db3343775dab199b65ee61d">  449</a></span>&#160;<span class="preprocessor">#define UART5_RSR_R             (*((volatile unsigned long *)0x40011004))</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ace964f3f891a351c676bd7f10219f179">  450</a></span>&#160;<span class="preprocessor">#define UART5_ECR_R             (*((volatile unsigned long *)0x40011004))</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adb885470efdee06c014fec2565efc79e">  451</a></span>&#160;<span class="preprocessor">#define UART5_FR_R              (*((volatile unsigned long *)0x40011018))</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0e0cb5fb0766e63c06323c991736531e">  452</a></span>&#160;<span class="preprocessor">#define UART5_ILPR_R            (*((volatile unsigned long *)0x40011020))</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac9bc24084804c9f30442e8e92c390ca0">  453</a></span>&#160;<span class="preprocessor">#define UART5_IBRD_R            (*((volatile unsigned long *)0x40011024))</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a61524639a92bb59a3878c30a717426e7">  454</a></span>&#160;<span class="preprocessor">#define UART5_FBRD_R            (*((volatile unsigned long *)0x40011028))</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a105ad2372f96e0cc6bb11723102643a0">  455</a></span>&#160;<span class="preprocessor">#define UART5_LCRH_R            (*((volatile unsigned long *)0x4001102C))</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a077672ee6f8699c1b7781712cf91f56c">  456</a></span>&#160;<span class="preprocessor">#define UART5_CTL_R             (*((volatile unsigned long *)0x40011030))</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab9b1368e527a40575b00732381d0890b">  457</a></span>&#160;<span class="preprocessor">#define UART5_IFLS_R            (*((volatile unsigned long *)0x40011034))</span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abc41a538044b2c6a7e8946c8cdd9f68f">  458</a></span>&#160;<span class="preprocessor">#define UART5_IM_R              (*((volatile unsigned long *)0x40011038))</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7c160793e46d9dd11b578e75da1d3b5f">  459</a></span>&#160;<span class="preprocessor">#define UART5_RIS_R             (*((volatile unsigned long *)0x4001103C))</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6f723aef22e71aeea5cb007d9befef53">  460</a></span>&#160;<span class="preprocessor">#define UART5_MIS_R             (*((volatile unsigned long *)0x40011040))</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acc7e4ec92cf52286ea150d6c2f59d3d7">  461</a></span>&#160;<span class="preprocessor">#define UART5_ICR_R             (*((volatile unsigned long *)0x40011044))</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aebf89dd5f2f95d9a60d396978df8c4da">  462</a></span>&#160;<span class="preprocessor">#define UART5_DMACTL_R          (*((volatile unsigned long *)0x40011048))</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2f77627f60ac67e973f69b2851f18758">  463</a></span>&#160;<span class="preprocessor">#define UART5_LCTL_R            (*((volatile unsigned long *)0x40011090))</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aef3e7445ce38a5c30a023b862f15e9c3">  464</a></span>&#160;<span class="preprocessor">#define UART5_LSS_R             (*((volatile unsigned long *)0x40011094))</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abe15bb3aa2ff44f3a19824d743e1e706">  465</a></span>&#160;<span class="preprocessor">#define UART5_LTIM_R            (*((volatile unsigned long *)0x40011098))</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4080eb0c28da6fbb00261498cc392440">  466</a></span>&#160;<span class="preprocessor">#define UART5_9BITADDR_R        (*((volatile unsigned long *)0x400110A4))</span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7b6575947c7b8d97e3026b424909bb3a">  467</a></span>&#160;<span class="preprocessor">#define UART5_9BITAMASK_R       (*((volatile unsigned long *)0x400110A8))</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9d32df8f145774ceeb22a34a533781a5">  468</a></span>&#160;<span class="preprocessor">#define UART5_PP_R              (*((volatile unsigned long *)0x40011FC0))</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a856fd1fd4020b324b080a8de122d7efc">  469</a></span>&#160;<span class="preprocessor">#define UART5_CC_R              (*((volatile unsigned long *)0x40011FC8))</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">// UART registers (UART6)</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac11aa1375701776a29f28eee67b57454">  476</a></span>&#160;<span class="preprocessor">#define UART6_DR_R              (*((volatile unsigned long *)0x40012000))</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae250b33160313e61e36217d5add1b8f9">  477</a></span>&#160;<span class="preprocessor">#define UART6_RSR_R             (*((volatile unsigned long *)0x40012004))</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae3512c4b7cbb3c0fd147af6c25461a1a">  478</a></span>&#160;<span class="preprocessor">#define UART6_ECR_R             (*((volatile unsigned long *)0x40012004))</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a48f4826308365838132649d5dc949f1b">  479</a></span>&#160;<span class="preprocessor">#define UART6_FR_R              (*((volatile unsigned long *)0x40012018))</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad844611ce7eafe5c87fa527f95ec15b8">  480</a></span>&#160;<span class="preprocessor">#define UART6_ILPR_R            (*((volatile unsigned long *)0x40012020))</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acaff473e2952c1c27203b23edc5e834e">  481</a></span>&#160;<span class="preprocessor">#define UART6_IBRD_R            (*((volatile unsigned long *)0x40012024))</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa22e46adcb6734e7e7e6e2049ee7c8e2">  482</a></span>&#160;<span class="preprocessor">#define UART6_FBRD_R            (*((volatile unsigned long *)0x40012028))</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a182d9223ecf164fa45c8498697f402ee">  483</a></span>&#160;<span class="preprocessor">#define UART6_LCRH_R            (*((volatile unsigned long *)0x4001202C))</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2cf7be09059b6faf0b9b695a9a371abd">  484</a></span>&#160;<span class="preprocessor">#define UART6_CTL_R             (*((volatile unsigned long *)0x40012030))</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af10093bc833cd0e5cb74e85f289ad29d">  485</a></span>&#160;<span class="preprocessor">#define UART6_IFLS_R            (*((volatile unsigned long *)0x40012034))</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3174cbf71d78f5d2b030e19eb32a769a">  486</a></span>&#160;<span class="preprocessor">#define UART6_IM_R              (*((volatile unsigned long *)0x40012038))</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa693ac2bc01afc58c269af74af2213eb">  487</a></span>&#160;<span class="preprocessor">#define UART6_RIS_R             (*((volatile unsigned long *)0x4001203C))</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a18433b2437c0c0e0a8e8405ca6eba385">  488</a></span>&#160;<span class="preprocessor">#define UART6_MIS_R             (*((volatile unsigned long *)0x40012040))</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad4c7e7e84086abb2973419d8d19d42cb">  489</a></span>&#160;<span class="preprocessor">#define UART6_ICR_R             (*((volatile unsigned long *)0x40012044))</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a81d1bd6df7f44cb5414196d0aacb2cf8">  490</a></span>&#160;<span class="preprocessor">#define UART6_DMACTL_R          (*((volatile unsigned long *)0x40012048))</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acc5a79b900c1fdf9357aa002796c47ec">  491</a></span>&#160;<span class="preprocessor">#define UART6_LCTL_R            (*((volatile unsigned long *)0x40012090))</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad1c7c1beefbbc1d5e3d7bbb67f03797a">  492</a></span>&#160;<span class="preprocessor">#define UART6_LSS_R             (*((volatile unsigned long *)0x40012094))</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae181b1d292653568ee917daed5e32a05">  493</a></span>&#160;<span class="preprocessor">#define UART6_LTIM_R            (*((volatile unsigned long *)0x40012098))</span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1d60ca101ea984623d6f0c91157f8f2c">  494</a></span>&#160;<span class="preprocessor">#define UART6_9BITADDR_R        (*((volatile unsigned long *)0x400120A4))</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2c20c95f38cec95eacc4247135f1b62d">  495</a></span>&#160;<span class="preprocessor">#define UART6_9BITAMASK_R       (*((volatile unsigned long *)0x400120A8))</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0dd6fd8bbda4090317d80267e963560f">  496</a></span>&#160;<span class="preprocessor">#define UART6_PP_R              (*((volatile unsigned long *)0x40012FC0))</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab0677d9874658eec64060df03f670928">  497</a></span>&#160;<span class="preprocessor">#define UART6_CC_R              (*((volatile unsigned long *)0x40012FC8))</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">// UART registers (UART7)</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8224e3d96aab5fbde0e0df0154e882fb">  504</a></span>&#160;<span class="preprocessor">#define UART7_DR_R              (*((volatile unsigned long *)0x40013000))</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae8d273c5ba2214fd0f6af228c25cb88a">  505</a></span>&#160;<span class="preprocessor">#define UART7_RSR_R             (*((volatile unsigned long *)0x40013004))</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a798442884686ffe0f7f529710d3e8220">  506</a></span>&#160;<span class="preprocessor">#define UART7_ECR_R             (*((volatile unsigned long *)0x40013004))</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac492e0d246eb796cf271d3081daee0d1">  507</a></span>&#160;<span class="preprocessor">#define UART7_FR_R              (*((volatile unsigned long *)0x40013018))</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a40181d4ceddfeb3036e5f9cea06b63a5">  508</a></span>&#160;<span class="preprocessor">#define UART7_ILPR_R            (*((volatile unsigned long *)0x40013020))</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae88c11d893a080a20ea78b75b4b3f7e2">  509</a></span>&#160;<span class="preprocessor">#define UART7_IBRD_R            (*((volatile unsigned long *)0x40013024))</span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8081822edea4ff149f73e897832edc60">  510</a></span>&#160;<span class="preprocessor">#define UART7_FBRD_R            (*((volatile unsigned long *)0x40013028))</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a49efd19e32348af37026d0d30f645f05">  511</a></span>&#160;<span class="preprocessor">#define UART7_LCRH_R            (*((volatile unsigned long *)0x4001302C))</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac972f1ac2b0bd14b3ef61a1d8d3158ff">  512</a></span>&#160;<span class="preprocessor">#define UART7_CTL_R             (*((volatile unsigned long *)0x40013030))</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae10fe46906602e45ac2141e3adecc8b3">  513</a></span>&#160;<span class="preprocessor">#define UART7_IFLS_R            (*((volatile unsigned long *)0x40013034))</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5e19bf8202750b99d5c7422a65f138a5">  514</a></span>&#160;<span class="preprocessor">#define UART7_IM_R              (*((volatile unsigned long *)0x40013038))</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a59a20d776462b2a3dc15600be4d4e252">  515</a></span>&#160;<span class="preprocessor">#define UART7_RIS_R             (*((volatile unsigned long *)0x4001303C))</span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7f2da55158dd1b776f02a9dfa0b3bcc5">  516</a></span>&#160;<span class="preprocessor">#define UART7_MIS_R             (*((volatile unsigned long *)0x40013040))</span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6ca27197b3fdf862aeab7d34c27c7522">  517</a></span>&#160;<span class="preprocessor">#define UART7_ICR_R             (*((volatile unsigned long *)0x40013044))</span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a283480e86d0372398df56d393a873a20">  518</a></span>&#160;<span class="preprocessor">#define UART7_DMACTL_R          (*((volatile unsigned long *)0x40013048))</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a15201e57837f8e47a1e410507424a50b">  519</a></span>&#160;<span class="preprocessor">#define UART7_LCTL_R            (*((volatile unsigned long *)0x40013090))</span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af9a46a76cc0ccb1a9a40dafa2bb35d91">  520</a></span>&#160;<span class="preprocessor">#define UART7_LSS_R             (*((volatile unsigned long *)0x40013094))</span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5ec11bf61bfaca914a5d19bebfb4d7c1">  521</a></span>&#160;<span class="preprocessor">#define UART7_LTIM_R            (*((volatile unsigned long *)0x40013098))</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5022f9e401d7258d2bfed74c48cb8bae">  522</a></span>&#160;<span class="preprocessor">#define UART7_9BITADDR_R        (*((volatile unsigned long *)0x400130A4))</span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4665db88b4601efaed8bb4d25bc1ac4e">  523</a></span>&#160;<span class="preprocessor">#define UART7_9BITAMASK_R       (*((volatile unsigned long *)0x400130A8))</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a75386373391574dd041841b484f042d4">  524</a></span>&#160;<span class="preprocessor">#define UART7_PP_R              (*((volatile unsigned long *)0x40013FC0))</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad2b1d87eaf0af8148fbec3d04ef6b50e">  525</a></span>&#160;<span class="preprocessor">#define UART7_CC_R              (*((volatile unsigned long *)0x40013FC8))</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">// I2C registers (I2C0 MASTER)</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a253a24be8375bdd29af2b756479db7a9">  532</a></span>&#160;<span class="preprocessor">#define I2C0_MASTER_MSA_R       (*((volatile unsigned long *)0x40020000))</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a316ee61470596fbfe53b90fea8ec3e05">  533</a></span>&#160;<span class="preprocessor">#define I2C0_MASTER_MCS_R       (*((volatile unsigned long *)0x40020004))</span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3dcc77b47cc199bc3c1da5435eab7f5b">  534</a></span>&#160;<span class="preprocessor">#define I2C0_MASTER_MDR_R       (*((volatile unsigned long *)0x40020008))</span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a41442ad57b58f63def4707b2ba32ebed">  535</a></span>&#160;<span class="preprocessor">#define I2C0_MASTER_MTPR_R      (*((volatile unsigned long *)0x4002000C))</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af57c531c4105072311d59f6ae4e7e6b3">  536</a></span>&#160;<span class="preprocessor">#define I2C0_MASTER_MIMR_R      (*((volatile unsigned long *)0x40020010))</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0004410ba086e47937fc5c0f78673553">  537</a></span>&#160;<span class="preprocessor">#define I2C0_MASTER_MRIS_R      (*((volatile unsigned long *)0x40020014))</span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af8f1b983c131aced0d9b6fa92ffbde21">  538</a></span>&#160;<span class="preprocessor">#define I2C0_MASTER_MMIS_R      (*((volatile unsigned long *)0x40020018))</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a41745960c024807986a164ab0d727d11">  539</a></span>&#160;<span class="preprocessor">#define I2C0_MASTER_MICR_R      (*((volatile unsigned long *)0x4002001C))</span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0ed63f5d1270fbb19843c1debd07b057">  540</a></span>&#160;<span class="preprocessor">#define I2C0_MASTER_MCR_R       (*((volatile unsigned long *)0x40020020))</span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab68204e6d8f940bc2586db8fb5fdfd91">  541</a></span>&#160;<span class="preprocessor">#define I2C0_MASTER_MCLKOCNT_R  (*((volatile unsigned long *)0x40020024))</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4bc28253705330b3f89b827a0bf1cfdf">  542</a></span>&#160;<span class="preprocessor">#define I2C0_MASTER_MBMON_R     (*((volatile unsigned long *)0x4002002C))</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">// I2C registers (I2C0 SLAVE)</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a79b69c2072a8a3acd1c1c4e7583f0915">  549</a></span>&#160;<span class="preprocessor">#define I2C0_SLAVE_SOAR_R       (*((volatile unsigned long *)0x40020800))</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afa8a3dde9d4e7c57b76a1c7ae4861eda">  550</a></span>&#160;<span class="preprocessor">#define I2C0_SLAVE_SCSR_R       (*((volatile unsigned long *)0x40020804))</span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6720f6b9edc290419047298e0296e012">  551</a></span>&#160;<span class="preprocessor">#define I2C0_SLAVE_SDR_R        (*((volatile unsigned long *)0x40020808))</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aca58c7050cd53f5111e0d9a43076c680">  552</a></span>&#160;<span class="preprocessor">#define I2C0_SLAVE_SIMR_R       (*((volatile unsigned long *)0x4002080C))</span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a711e4f60b0424325b111cc2ab59c1c99">  553</a></span>&#160;<span class="preprocessor">#define I2C0_SLAVE_SRIS_R       (*((volatile unsigned long *)0x40020810))</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afc3727620a2cfd14ca02810b63294853">  554</a></span>&#160;<span class="preprocessor">#define I2C0_SLAVE_SMIS_R       (*((volatile unsigned long *)0x40020814))</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0ac0a1318823527f88698c1d43f7c28d">  555</a></span>&#160;<span class="preprocessor">#define I2C0_SLAVE_SICR_R       (*((volatile unsigned long *)0x40020818))</span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3ddaff29915f131da70be94e9eed3002">  556</a></span>&#160;<span class="preprocessor">#define I2C0_SLAVE_SOAR2_R      (*((volatile unsigned long *)0x4002081C))</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ade97a6620c428ca8a612403a902fb51f">  557</a></span>&#160;<span class="preprocessor">#define I2C0_SLAVE_SACKCTL_R    (*((volatile unsigned long *)0x40020820))</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">// I2C registers (I2C1 MASTER)</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a60d2a5c2bf36a414c0422d3b3bd0bf39">  564</a></span>&#160;<span class="preprocessor">#define I2C1_MASTER_MSA_R       (*((volatile unsigned long *)0x40021000))</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afb0e4185d26ba9688f5eb6725204ecde">  565</a></span>&#160;<span class="preprocessor">#define I2C1_MASTER_MCS_R       (*((volatile unsigned long *)0x40021004))</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1b741729732b56f7319be59d135c8d2f">  566</a></span>&#160;<span class="preprocessor">#define I2C1_MASTER_MDR_R       (*((volatile unsigned long *)0x40021008))</span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adf80b296de06ce44d996fe40777f8d9d">  567</a></span>&#160;<span class="preprocessor">#define I2C1_MASTER_MTPR_R      (*((volatile unsigned long *)0x4002100C))</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a339fb1d60734c2c4f3a366639a973c04">  568</a></span>&#160;<span class="preprocessor">#define I2C1_MASTER_MIMR_R      (*((volatile unsigned long *)0x40021010))</span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a49badea75453e01c9b7754c294af0dca">  569</a></span>&#160;<span class="preprocessor">#define I2C1_MASTER_MRIS_R      (*((volatile unsigned long *)0x40021014))</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6f4ac8cd5ebbf01823e8eb5ac382b9aa">  570</a></span>&#160;<span class="preprocessor">#define I2C1_MASTER_MMIS_R      (*((volatile unsigned long *)0x40021018))</span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa17218f290f931dbecf341b99d523397">  571</a></span>&#160;<span class="preprocessor">#define I2C1_MASTER_MICR_R      (*((volatile unsigned long *)0x4002101C))</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a841054a12324dc9963cd8a2bb998512b">  572</a></span>&#160;<span class="preprocessor">#define I2C1_MASTER_MCR_R       (*((volatile unsigned long *)0x40021020))</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6dc5edba30767578bf6bc606c865ac47">  573</a></span>&#160;<span class="preprocessor">#define I2C1_MASTER_MCLKOCNT_R  (*((volatile unsigned long *)0x40021024))</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a59d7ab1bc6eea04bb2c129ba89073db5">  574</a></span>&#160;<span class="preprocessor">#define I2C1_MASTER_MBMON_R     (*((volatile unsigned long *)0x4002102C))</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">// I2C registers (I2C1 SLAVE)</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abeb634ab1d08fe802f2d2997082b3dcd">  581</a></span>&#160;<span class="preprocessor">#define I2C1_SLAVE_SOAR_R       (*((volatile unsigned long *)0x40021800))</span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7662f496eb3d25b1f24998f40d32ec79">  582</a></span>&#160;<span class="preprocessor">#define I2C1_SLAVE_SCSR_R       (*((volatile unsigned long *)0x40021804))</span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5143dacdab286c8f040bb0a2734107a1">  583</a></span>&#160;<span class="preprocessor">#define I2C1_SLAVE_SDR_R        (*((volatile unsigned long *)0x40021808))</span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4670bc8eabb7d9e42d2cf8eebfb606b4">  584</a></span>&#160;<span class="preprocessor">#define I2C1_SLAVE_SIMR_R       (*((volatile unsigned long *)0x4002180C))</span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0041e883d1e90d40b9c644ba65581e46">  585</a></span>&#160;<span class="preprocessor">#define I2C1_SLAVE_SRIS_R       (*((volatile unsigned long *)0x40021810))</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1fb3a9dc4d4644c6ef8bb2ba161d36ce">  586</a></span>&#160;<span class="preprocessor">#define I2C1_SLAVE_SMIS_R       (*((volatile unsigned long *)0x40021814))</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae77efb5b5c9dc6b6f48fb70946d0bb25">  587</a></span>&#160;<span class="preprocessor">#define I2C1_SLAVE_SICR_R       (*((volatile unsigned long *)0x40021818))</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abbb359aa6b9645237cb4cea1c1395de6">  588</a></span>&#160;<span class="preprocessor">#define I2C1_SLAVE_SOAR2_R      (*((volatile unsigned long *)0x4002181C))</span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ace4753dada0c18db9280c314bf8afc58">  589</a></span>&#160;<span class="preprocessor">#define I2C1_SLAVE_SACKCTL_R    (*((volatile unsigned long *)0x40021820))</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">// I2C registers (I2C2 MASTER)</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af993512fda28888f4f332069881add81">  596</a></span>&#160;<span class="preprocessor">#define I2C2_MASTER_MSA_R       (*((volatile unsigned long *)0x40022000))</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adc701063e73d362527b15f9cbe8179b2">  597</a></span>&#160;<span class="preprocessor">#define I2C2_MASTER_MCS_R       (*((volatile unsigned long *)0x40022004))</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afc5baa92a80f471bd6c40bae20d061ce">  598</a></span>&#160;<span class="preprocessor">#define I2C2_MASTER_MDR_R       (*((volatile unsigned long *)0x40022008))</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4ccc2f811997791b1a9929cdbd11c6ae">  599</a></span>&#160;<span class="preprocessor">#define I2C2_MASTER_MTPR_R      (*((volatile unsigned long *)0x4002200C))</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aef8a0ddba843432f84cdeca7d4632def">  600</a></span>&#160;<span class="preprocessor">#define I2C2_MASTER_MIMR_R      (*((volatile unsigned long *)0x40022010))</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3c099dd424e841887d3ca56632b7e918">  601</a></span>&#160;<span class="preprocessor">#define I2C2_MASTER_MRIS_R      (*((volatile unsigned long *)0x40022014))</span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac864fcbbcd2643dfb26da3d14668c7fd">  602</a></span>&#160;<span class="preprocessor">#define I2C2_MASTER_MMIS_R      (*((volatile unsigned long *)0x40022018))</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a843932dc01dbe9f60f6ef7acd78b7f24">  603</a></span>&#160;<span class="preprocessor">#define I2C2_MASTER_MICR_R      (*((volatile unsigned long *)0x4002201C))</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa66948af000c9974c5106559c703a8f6">  604</a></span>&#160;<span class="preprocessor">#define I2C2_MASTER_MCR_R       (*((volatile unsigned long *)0x40022020))</span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac431fbe3febc27ff9962e2d686313e37">  605</a></span>&#160;<span class="preprocessor">#define I2C2_MASTER_MCLKOCNT_R  (*((volatile unsigned long *)0x40022024))</span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5477f5784f20d7723e91941101b124de">  606</a></span>&#160;<span class="preprocessor">#define I2C2_MASTER_MBMON_R     (*((volatile unsigned long *)0x4002202C))</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">// I2C registers (I2C2 SLAVE)</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2d1f760fdde6e19eef1aa4188bbc081b">  613</a></span>&#160;<span class="preprocessor">#define I2C2_SLAVE_SOAR_R       (*((volatile unsigned long *)0x40022800))</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad89bb47fe8c206a4e17850a5a5908b1d">  614</a></span>&#160;<span class="preprocessor">#define I2C2_SLAVE_SCSR_R       (*((volatile unsigned long *)0x40022804))</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a33b884a7dac556ee71dbe9bb12d685c1">  615</a></span>&#160;<span class="preprocessor">#define I2C2_SLAVE_SDR_R        (*((volatile unsigned long *)0x40022808))</span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afcf5380a651488c571b590ed93a0a74a">  616</a></span>&#160;<span class="preprocessor">#define I2C2_SLAVE_SIMR_R       (*((volatile unsigned long *)0x4002280C))</span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a85189cc0e58199f1f838274530d76a08">  617</a></span>&#160;<span class="preprocessor">#define I2C2_SLAVE_SRIS_R       (*((volatile unsigned long *)0x40022810))</span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6bd131af0c93160f74f1028429bbf8a7">  618</a></span>&#160;<span class="preprocessor">#define I2C2_SLAVE_SMIS_R       (*((volatile unsigned long *)0x40022814))</span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad13753918f73d0e3425b94872f38cb15">  619</a></span>&#160;<span class="preprocessor">#define I2C2_SLAVE_SICR_R       (*((volatile unsigned long *)0x40022818))</span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae6bae3d19253e3a9a9a2e960df26c9a9">  620</a></span>&#160;<span class="preprocessor">#define I2C2_SLAVE_SOAR2_R      (*((volatile unsigned long *)0x4002281C))</span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a23133b2af3b271d56b3dcf5b1e60ccc5">  621</a></span>&#160;<span class="preprocessor">#define I2C2_SLAVE_SACKCTL_R    (*((volatile unsigned long *)0x40022820))</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">// I2C registers (I2C3 MASTER)</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae7480bcccfd65e35f63dd503c2dbfd55">  628</a></span>&#160;<span class="preprocessor">#define I2C3_MASTER_MSA_R       (*((volatile unsigned long *)0x40023000))</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abc6df898103f6cd0524e46954e2991a1">  629</a></span>&#160;<span class="preprocessor">#define I2C3_MASTER_MCS_R       (*((volatile unsigned long *)0x40023004))</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abe20ef862ed9819aefefa1b276847e92">  630</a></span>&#160;<span class="preprocessor">#define I2C3_MASTER_MDR_R       (*((volatile unsigned long *)0x40023008))</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8559077393f71f908f434fb2a506b682">  631</a></span>&#160;<span class="preprocessor">#define I2C3_MASTER_MTPR_R      (*((volatile unsigned long *)0x4002300C))</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab5a6e84b7ba8ed0f0755854f37512755">  632</a></span>&#160;<span class="preprocessor">#define I2C3_MASTER_MIMR_R      (*((volatile unsigned long *)0x40023010))</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac6ebe989ff08e24bb69ba800eeb91b8a">  633</a></span>&#160;<span class="preprocessor">#define I2C3_MASTER_MRIS_R      (*((volatile unsigned long *)0x40023014))</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1c138df5c7b56db1aa92b2c002b94b95">  634</a></span>&#160;<span class="preprocessor">#define I2C3_MASTER_MMIS_R      (*((volatile unsigned long *)0x40023018))</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6930df1b4330bc0c4be17298fdb73a78">  635</a></span>&#160;<span class="preprocessor">#define I2C3_MASTER_MICR_R      (*((volatile unsigned long *)0x4002301C))</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a50abb71ad63a034bd35e6e0c7787d1a1">  636</a></span>&#160;<span class="preprocessor">#define I2C3_MASTER_MCR_R       (*((volatile unsigned long *)0x40023020))</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaada689a0d72f350ae27e82c8bb4e135">  637</a></span>&#160;<span class="preprocessor">#define I2C3_MASTER_MCLKOCNT_R  (*((volatile unsigned long *)0x40023024))</span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab566fc177ed2b157c06340462f635b53">  638</a></span>&#160;<span class="preprocessor">#define I2C3_MASTER_MBMON_R     (*((volatile unsigned long *)0x4002302C))</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">// I2C registers (I2C3 SLAVE)</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1f8a92d5c7782f13a5c493d1e6a59086">  645</a></span>&#160;<span class="preprocessor">#define I2C3_SLAVE_SOAR_R       (*((volatile unsigned long *)0x40023800))</span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0e54c9ca4bbf9f5514a6ba916789e93f">  646</a></span>&#160;<span class="preprocessor">#define I2C3_SLAVE_SCSR_R       (*((volatile unsigned long *)0x40023804))</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8f0dd25cd26fb652c6ca5ca635803a7e">  647</a></span>&#160;<span class="preprocessor">#define I2C3_SLAVE_SDR_R        (*((volatile unsigned long *)0x40023808))</span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7e8737e2e869f57eccf6fc28a90c4744">  648</a></span>&#160;<span class="preprocessor">#define I2C3_SLAVE_SIMR_R       (*((volatile unsigned long *)0x4002380C))</span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6cb970334c0d712ed010bcff471eebd4">  649</a></span>&#160;<span class="preprocessor">#define I2C3_SLAVE_SRIS_R       (*((volatile unsigned long *)0x40023810))</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa2b37b3a9391ab5392aced0717f5b0e7">  650</a></span>&#160;<span class="preprocessor">#define I2C3_SLAVE_SMIS_R       (*((volatile unsigned long *)0x40023814))</span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a01fd25cdbd709bdd9742e3cbd2ee718d">  651</a></span>&#160;<span class="preprocessor">#define I2C3_SLAVE_SICR_R       (*((volatile unsigned long *)0x40023818))</span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2dfa84cf9738ffe76cf6a41e233d6a1f">  652</a></span>&#160;<span class="preprocessor">#define I2C3_SLAVE_SOAR2_R      (*((volatile unsigned long *)0x4002381C))</span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a67df1654bb4bd78571dc20f306efeff0">  653</a></span>&#160;<span class="preprocessor">#define I2C3_SLAVE_SACKCTL_R    (*((volatile unsigned long *)0x40023820))</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">// GPIO registers (PORTE)</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae9faf4686b04df0f4e2f4f7e609f46e6">  660</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_DATA_BITS_R  ((volatile unsigned long *)0x40024000)</span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7e8177f717264265e3fdea037f55d4bd">  661</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_DATA_R       (*((volatile unsigned long *)0x400243FC))</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aabac097a16539e9dc054b9ebb6bfe6c5">  662</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_DIR_R        (*((volatile unsigned long *)0x40024400))</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adde7afeed4261b282542bab89c14b700">  663</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_IS_R         (*((volatile unsigned long *)0x40024404))</span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a81f48d9428706dc1025f51dc9f9e12f4">  664</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_IBE_R        (*((volatile unsigned long *)0x40024408))</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a33f12f0ff8dc4dce6f9402dc2bf10132">  665</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_IEV_R        (*((volatile unsigned long *)0x4002440C))</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a732c0af2b27b08f4d47202eb152cf90f">  666</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_IM_R         (*((volatile unsigned long *)0x40024410))</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a538048dea0ffddfda92bdb091893297e">  667</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_RIS_R        (*((volatile unsigned long *)0x40024414))</span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0b3dec64631bc7020628da9010808f78">  668</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_MIS_R        (*((volatile unsigned long *)0x40024418))</span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a619479c905c57a3dbb4782acf306465d">  669</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_ICR_R        (*((volatile unsigned long *)0x4002441C))</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af2e23e7556959fbbf0cd4c19aab7ebf3">  670</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_AFSEL_R      (*((volatile unsigned long *)0x40024420))</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaeef209d37cd9a2b02dca63fbe554758">  671</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_DR2R_R       (*((volatile unsigned long *)0x40024500))</span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1b9dd78d69ca6a9fd6e781c80896f9c8">  672</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_DR4R_R       (*((volatile unsigned long *)0x40024504))</span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0a05e9db079c2696cf9f96a028770d2c">  673</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_DR8R_R       (*((volatile unsigned long *)0x40024508))</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acf74a9d8b0f24b7020c86b7d1f46df75">  674</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_ODR_R        (*((volatile unsigned long *)0x4002450C))</span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a780d4382200cf49047f85429aeebfbdd">  675</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_PUR_R        (*((volatile unsigned long *)0x40024510))</span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa1c99162bac922e30af2bb6960272e23">  676</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_PDR_R        (*((volatile unsigned long *)0x40024514))</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a40262bc3346f3dff6e6129a8ccb86452">  677</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_SLR_R        (*((volatile unsigned long *)0x40024518))</span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4eb0814dc5e7e015bf1714dcb606f0b5">  678</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_DEN_R        (*((volatile unsigned long *)0x4002451C))</span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a79449afe84506a94221893d7a712c39c">  679</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_LOCK_R       (*((volatile unsigned long *)0x40024520))</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aab70b1d3f9ffa90dc0c70b4fd4479859">  680</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_CR_R         (*((volatile unsigned long *)0x40024524))</span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3da5ec11f639e4aa05b7306a6104cc7c">  681</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_AMSEL_R      (*((volatile unsigned long *)0x40024528))</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa0f23f6b60cb39e1a89f6add5f812dbf">  682</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_PCTL_R       (*((volatile unsigned long *)0x4002452C))</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aae8da8212f1807475156fd19f0c3602d">  683</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_ADCCTL_R     (*((volatile unsigned long *)0x40024530))</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0ae55b373c93d787e582d50cbf1811fe">  684</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_DMACTL_R     (*((volatile unsigned long *)0x40024534))</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6d0bdafe4f2dc4d784ca71b8ed532dbd">  685</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_SI_R         (*((volatile unsigned long *)0x40024538))</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment">// GPIO registers (PORTF)</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a314c4f21d9dca547ed3341e2cb4b3d08">  692</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_DATA_BITS_R  ((volatile unsigned long *)0x40025000)</span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6faf63c7d3a41fd7aa67cb3f49112d58">  693</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_DATA_R       (*((volatile unsigned long *)0x400253FC))</span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4af807e7c41e4e51a09ab6598280d09b">  694</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_DIR_R        (*((volatile unsigned long *)0x40025400))</span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae5c88e86b0480c6616fbfffa2b662d5c">  695</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_IS_R         (*((volatile unsigned long *)0x40025404))</span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a434134f9a6ce95a2ed00f95bd0036255">  696</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_IBE_R        (*((volatile unsigned long *)0x40025408))</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#addaef526c1e47d0cfea5a358bc1b547a">  697</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_IEV_R        (*((volatile unsigned long *)0x4002540C))</span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a974bfdba560cf9c6de47e7cdad14103e">  698</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_IM_R         (*((volatile unsigned long *)0x40025410))</span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a05ad084680b5f7fa7b6ad902da5f1a70">  699</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_RIS_R        (*((volatile unsigned long *)0x40025414))</span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab5b6504d0eeb24ca529e94d7ab625a2f">  700</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_MIS_R        (*((volatile unsigned long *)0x40025418))</span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3fcd87a08e81f3ccef1f68a35bc80586">  701</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_ICR_R        (*((volatile unsigned long *)0x4002541C))</span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8f9c5b1caa2f2206e46d6e55033ba1df">  702</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_AFSEL_R      (*((volatile unsigned long *)0x40025420))</span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a37667045d265b176e2cf0c0c3b816a5b">  703</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_DR2R_R       (*((volatile unsigned long *)0x40025500))</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abc6cf38a6a3e824ebea5dae67a27c0ce">  704</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_DR4R_R       (*((volatile unsigned long *)0x40025504))</span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a86c6742251804956e0f93e51c4271590">  705</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_DR8R_R       (*((volatile unsigned long *)0x40025508))</span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a98c804abefcdbade5ec5faa9675d21cf">  706</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_ODR_R        (*((volatile unsigned long *)0x4002550C))</span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad61970840fbdec3b021a6cd4b176ceb5">  707</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_PUR_R        (*((volatile unsigned long *)0x40025510))</span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a77222051ed5469128efed00163ba3a5e">  708</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_PDR_R        (*((volatile unsigned long *)0x40025514))</span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae84132daf03929b1037052ddf30b9aca">  709</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_SLR_R        (*((volatile unsigned long *)0x40025518))</span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ace684566ac3dee1c9230633165118a61">  710</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_DEN_R        (*((volatile unsigned long *)0x4002551C))</span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a905788cdfb00eea4f716d3ed280f1e20">  711</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_LOCK_R       (*((volatile unsigned long *)0x40025520))</span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5b37d58feb20c8629db10975b31b6dbc">  712</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_CR_R         (*((volatile unsigned long *)0x40025524))</span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a792408dc154a55fd9e0ad13cca3db4c3">  713</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_AMSEL_R      (*((volatile unsigned long *)0x40025528))</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abdf740d2017978b00975ad06bf38f1eb">  714</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_PCTL_R       (*((volatile unsigned long *)0x4002552C))</span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aec7148c263a41c55d4bdfe08f599acc2">  715</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_ADCCTL_R     (*((volatile unsigned long *)0x40025530))</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad7a3131874bda78a7acac7b10103e3a5">  716</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_DMACTL_R     (*((volatile unsigned long *)0x40025534))</span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a994d4b403a8673afa88dff0f74dba02e">  717</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_SI_R         (*((volatile unsigned long *)0x40025538))</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">// Timer registers (TIMER0)</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6d2d53e6b7b828afc792afc379d84022">  724</a></span>&#160;<span class="preprocessor">#define TIMER0_CFG_R            (*((volatile unsigned long *)0x40030000))</span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1738bcdd258af4616b1d275801546930">  725</a></span>&#160;<span class="preprocessor">#define TIMER0_TAMR_R           (*((volatile unsigned long *)0x40030004))</span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a85b0ca2443dfadecee6b260eb1e06aeb">  726</a></span>&#160;<span class="preprocessor">#define TIMER0_TBMR_R           (*((volatile unsigned long *)0x40030008))</span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a593459f1475cbfeef7f8f4950d7f2add">  727</a></span>&#160;<span class="preprocessor">#define TIMER0_CTL_R            (*((volatile unsigned long *)0x4003000C))</span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acfe01a031430065a4b891f3dc71f5328">  728</a></span>&#160;<span class="preprocessor">#define TIMER0_SYNC_R           (*((volatile unsigned long *)0x40030010))</span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad3e78c6999423a34cd0d3b2eadcf8180">  729</a></span>&#160;<span class="preprocessor">#define TIMER0_IMR_R            (*((volatile unsigned long *)0x40030018))</span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1ce5f8e4815c7707dc3abcf01ba6847d">  730</a></span>&#160;<span class="preprocessor">#define TIMER0_RIS_R            (*((volatile unsigned long *)0x4003001C))</span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a19f5e346ffba1310a9009e1c9c223481">  731</a></span>&#160;<span class="preprocessor">#define TIMER0_MIS_R            (*((volatile unsigned long *)0x40030020))</span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa683e7257c56321c0f21c6c5fde1d886">  732</a></span>&#160;<span class="preprocessor">#define TIMER0_ICR_R            (*((volatile unsigned long *)0x40030024))</span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a27708dd110155845f2eaf7d0415ffee0">  733</a></span>&#160;<span class="preprocessor">#define TIMER0_TAILR_R          (*((volatile unsigned long *)0x40030028))</span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acbfb02e7c2af155c2da36fb25c8d484a">  734</a></span>&#160;<span class="preprocessor">#define TIMER0_TBILR_R          (*((volatile unsigned long *)0x4003002C))</span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a02486ca33edca732a54cfd8d28cd221a">  735</a></span>&#160;<span class="preprocessor">#define TIMER0_TAMATCHR_R       (*((volatile unsigned long *)0x40030030))</span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab3b5d638e5a755e092523b1abb727a2a">  736</a></span>&#160;<span class="preprocessor">#define TIMER0_TBMATCHR_R       (*((volatile unsigned long *)0x40030034))</span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae4deadee119b2d93509f9f1f28e471f0">  737</a></span>&#160;<span class="preprocessor">#define TIMER0_TAPR_R           (*((volatile unsigned long *)0x40030038))</span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa770b0de415ec318f95a8862b5f9843d">  738</a></span>&#160;<span class="preprocessor">#define TIMER0_TBPR_R           (*((volatile unsigned long *)0x4003003C))</span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9f53722c2ebf1caa29c8650ededf0e5e">  739</a></span>&#160;<span class="preprocessor">#define TIMER0_TAPMR_R          (*((volatile unsigned long *)0x40030040))</span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5d3e27c7917a884a4bee2232f56d388a">  740</a></span>&#160;<span class="preprocessor">#define TIMER0_TBPMR_R          (*((volatile unsigned long *)0x40030044))</span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a00ecb0b91726d4fc7fe84242c25e1c65">  741</a></span>&#160;<span class="preprocessor">#define TIMER0_TAR_R            (*((volatile unsigned long *)0x40030048))</span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5272b0ca465e09d59e9ddeac3132daf6">  742</a></span>&#160;<span class="preprocessor">#define TIMER0_TBR_R            (*((volatile unsigned long *)0x4003004C))</span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#affa7c7064d27d1dbed5a46614a582235">  743</a></span>&#160;<span class="preprocessor">#define TIMER0_TAV_R            (*((volatile unsigned long *)0x40030050))</span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a20d91d42c9585c7011566f6d948a6ee3">  744</a></span>&#160;<span class="preprocessor">#define TIMER0_TBV_R            (*((volatile unsigned long *)0x40030054))</span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4fe0f8ca98862701e03952b6f1ca1a1c">  745</a></span>&#160;<span class="preprocessor">#define TIMER0_RTCPD_R          (*((volatile unsigned long *)0x40030058))</span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a36c952c063b892f9257dd656cabb1be6">  746</a></span>&#160;<span class="preprocessor">#define TIMER0_TAPS_R           (*((volatile unsigned long *)0x4003005C))</span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a35fd5370e55a83abb0d8d7d24f0e1fe6">  747</a></span>&#160;<span class="preprocessor">#define TIMER0_TBPS_R           (*((volatile unsigned long *)0x40030060))</span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a45131035ce5f28fc8db481ec3d77d5e4">  748</a></span>&#160;<span class="preprocessor">#define TIMER0_TAPV_R           (*((volatile unsigned long *)0x40030064))</span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a94e95ea18145915232e8aaf6af875459">  749</a></span>&#160;<span class="preprocessor">#define TIMER0_TBPV_R           (*((volatile unsigned long *)0x40030068))</span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a04fce1fd7b2756acc12ad0b823efd125">  750</a></span>&#160;<span class="preprocessor">#define TIMER0_PP_R             (*((volatile unsigned long *)0x40030FC0))</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">// Timer registers (TIMER1)</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6922388158dfccf5252b25467a104be7">  757</a></span>&#160;<span class="preprocessor">#define TIMER1_CFG_R            (*((volatile unsigned long *)0x40031000))</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa79927640f5de00d3719ad106e871fff">  758</a></span>&#160;<span class="preprocessor">#define TIMER1_TAMR_R           (*((volatile unsigned long *)0x40031004))</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae395ac89c4fbb8419b57321ddbebbe7e">  759</a></span>&#160;<span class="preprocessor">#define TIMER1_TBMR_R           (*((volatile unsigned long *)0x40031008))</span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aef72241f1c1059473f0daef61cd55941">  760</a></span>&#160;<span class="preprocessor">#define TIMER1_CTL_R            (*((volatile unsigned long *)0x4003100C))</span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a90b8dafe40be151b6adb8af58aae4ffe">  761</a></span>&#160;<span class="preprocessor">#define TIMER1_SYNC_R           (*((volatile unsigned long *)0x40031010))</span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1334f302d0fd042d6a903c9b672958ad">  762</a></span>&#160;<span class="preprocessor">#define TIMER1_IMR_R            (*((volatile unsigned long *)0x40031018))</span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae613fa799d72f6d36628df90fe1a6cc0">  763</a></span>&#160;<span class="preprocessor">#define TIMER1_RIS_R            (*((volatile unsigned long *)0x4003101C))</span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aadb6e7c25ecbff5b10094f86f0179fc3">  764</a></span>&#160;<span class="preprocessor">#define TIMER1_MIS_R            (*((volatile unsigned long *)0x40031020))</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac3c5ccab541078fd76ade381eef85d20">  765</a></span>&#160;<span class="preprocessor">#define TIMER1_ICR_R            (*((volatile unsigned long *)0x40031024))</span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac0a5da5037821dcb434376ec97c9c961">  766</a></span>&#160;<span class="preprocessor">#define TIMER1_TAILR_R          (*((volatile unsigned long *)0x40031028))</span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0ceb197e777ec64e54d55b5fa6532d7e">  767</a></span>&#160;<span class="preprocessor">#define TIMER1_TBILR_R          (*((volatile unsigned long *)0x4003102C))</span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a64e9ae442ec988b5bed85a94740f97e9">  768</a></span>&#160;<span class="preprocessor">#define TIMER1_TAMATCHR_R       (*((volatile unsigned long *)0x40031030))</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a317ae69030596c4123b1c108a081e5b1">  769</a></span>&#160;<span class="preprocessor">#define TIMER1_TBMATCHR_R       (*((volatile unsigned long *)0x40031034))</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab855e45ddb8667646f9e3a6a856c15ed">  770</a></span>&#160;<span class="preprocessor">#define TIMER1_TAPR_R           (*((volatile unsigned long *)0x40031038))</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9f318bc77efeefebe41ef20245b4abd9">  771</a></span>&#160;<span class="preprocessor">#define TIMER1_TBPR_R           (*((volatile unsigned long *)0x4003103C))</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abbc543b3f5589d8e7081c91770a0ed58">  772</a></span>&#160;<span class="preprocessor">#define TIMER1_TAPMR_R          (*((volatile unsigned long *)0x40031040))</span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a57052fd304d6566eb5f516a03d7d9f33">  773</a></span>&#160;<span class="preprocessor">#define TIMER1_TBPMR_R          (*((volatile unsigned long *)0x40031044))</span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a213dd366c71eac92f0580ea64cc129a7">  774</a></span>&#160;<span class="preprocessor">#define TIMER1_TAR_R            (*((volatile unsigned long *)0x40031048))</span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aec1d27af153af8bcb5938755fd0f5bdb">  775</a></span>&#160;<span class="preprocessor">#define TIMER1_TBR_R            (*((volatile unsigned long *)0x4003104C))</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa55128f6683d828c27c31cb279faafbc">  776</a></span>&#160;<span class="preprocessor">#define TIMER1_TAV_R            (*((volatile unsigned long *)0x40031050))</span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2c5a8508279681f8172968a24d890d3f">  777</a></span>&#160;<span class="preprocessor">#define TIMER1_TBV_R            (*((volatile unsigned long *)0x40031054))</span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a59d757e9d7903efff10661edb3dc55c5">  778</a></span>&#160;<span class="preprocessor">#define TIMER1_RTCPD_R          (*((volatile unsigned long *)0x40031058))</span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a216f65de33297a5d0f9e8c505cae671f">  779</a></span>&#160;<span class="preprocessor">#define TIMER1_TAPS_R           (*((volatile unsigned long *)0x4003105C))</span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a93dc823fff06901af7a49d697f0543d9">  780</a></span>&#160;<span class="preprocessor">#define TIMER1_TBPS_R           (*((volatile unsigned long *)0x40031060))</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5001e590e4c325283eece6e97140794f">  781</a></span>&#160;<span class="preprocessor">#define TIMER1_TAPV_R           (*((volatile unsigned long *)0x40031064))</span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a563baba6a51419059e61b163f196e9cc">  782</a></span>&#160;<span class="preprocessor">#define TIMER1_TBPV_R           (*((volatile unsigned long *)0x40031068))</span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab1f373846ca7228dd52be8909f74e61c">  783</a></span>&#160;<span class="preprocessor">#define TIMER1_PP_R             (*((volatile unsigned long *)0x40031FC0))</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">// Timer registers (TIMER2)</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a231a646f1e25605f504598a0ab319409">  790</a></span>&#160;<span class="preprocessor">#define TIMER2_CFG_R            (*((volatile unsigned long *)0x40032000))</span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a13b06799a15745c03e04572731157c32">  791</a></span>&#160;<span class="preprocessor">#define TIMER2_TAMR_R           (*((volatile unsigned long *)0x40032004))</span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab3717baec233259e2039ff5cc83e8a50">  792</a></span>&#160;<span class="preprocessor">#define TIMER2_TBMR_R           (*((volatile unsigned long *)0x40032008))</span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2520c4706d6b7779f0d94afe5f2c4d65">  793</a></span>&#160;<span class="preprocessor">#define TIMER2_CTL_R            (*((volatile unsigned long *)0x4003200C))</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a13bf415cfab99ef7ca357d9d4dc9dd8b">  794</a></span>&#160;<span class="preprocessor">#define TIMER2_SYNC_R           (*((volatile unsigned long *)0x40032010))</span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af0cdf9ac825689c8be45f70537536527">  795</a></span>&#160;<span class="preprocessor">#define TIMER2_IMR_R            (*((volatile unsigned long *)0x40032018))</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2dd2b25480ebbbb95f3651e72b3cee23">  796</a></span>&#160;<span class="preprocessor">#define TIMER2_RIS_R            (*((volatile unsigned long *)0x4003201C))</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a58de651f54c5ebe45e778734a3afa926">  797</a></span>&#160;<span class="preprocessor">#define TIMER2_MIS_R            (*((volatile unsigned long *)0x40032020))</span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5a48a2150fcc96500f615a714177efcd">  798</a></span>&#160;<span class="preprocessor">#define TIMER2_ICR_R            (*((volatile unsigned long *)0x40032024))</span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4e5207971911d015357f892652776584">  799</a></span>&#160;<span class="preprocessor">#define TIMER2_TAILR_R          (*((volatile unsigned long *)0x40032028))</span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a69fcc3b1cf5ffb4ddd008be78024edc1">  800</a></span>&#160;<span class="preprocessor">#define TIMER2_TBILR_R          (*((volatile unsigned long *)0x4003202C))</span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a699fff98db66665da255beacb6de4a2a">  801</a></span>&#160;<span class="preprocessor">#define TIMER2_TAMATCHR_R       (*((volatile unsigned long *)0x40032030))</span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a040bfa47f53e7457a593427225c68905">  802</a></span>&#160;<span class="preprocessor">#define TIMER2_TBMATCHR_R       (*((volatile unsigned long *)0x40032034))</span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a042ac937cf9882700c5e62bb6dbc904e">  803</a></span>&#160;<span class="preprocessor">#define TIMER2_TAPR_R           (*((volatile unsigned long *)0x40032038))</span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afaa24f03001e69d37a12220ea17c5c80">  804</a></span>&#160;<span class="preprocessor">#define TIMER2_TBPR_R           (*((volatile unsigned long *)0x4003203C))</span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac401b6f8af8c528ce971b878e3d28aef">  805</a></span>&#160;<span class="preprocessor">#define TIMER2_TAPMR_R          (*((volatile unsigned long *)0x40032040))</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a37e77c341e39a5988b5207cf265480d4">  806</a></span>&#160;<span class="preprocessor">#define TIMER2_TBPMR_R          (*((volatile unsigned long *)0x40032044))</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa7729e143e347e6177a688b348241e32">  807</a></span>&#160;<span class="preprocessor">#define TIMER2_TAR_R            (*((volatile unsigned long *)0x40032048))</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adce0a8660007c428019634fbbc606aab">  808</a></span>&#160;<span class="preprocessor">#define TIMER2_TBR_R            (*((volatile unsigned long *)0x4003204C))</span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a132febe904f81e92ecce07d3bfe520b0">  809</a></span>&#160;<span class="preprocessor">#define TIMER2_TAV_R            (*((volatile unsigned long *)0x40032050))</span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5c277f9627d64db0cd804976c40586ae">  810</a></span>&#160;<span class="preprocessor">#define TIMER2_TBV_R            (*((volatile unsigned long *)0x40032054))</span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9391305d5752e521c17fa799325a0d67">  811</a></span>&#160;<span class="preprocessor">#define TIMER2_RTCPD_R          (*((volatile unsigned long *)0x40032058))</span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa496a04ca11fbc6c0d0e049a3470dbfc">  812</a></span>&#160;<span class="preprocessor">#define TIMER2_TAPS_R           (*((volatile unsigned long *)0x4003205C))</span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2d7979ef7a2db84c7d1900b0492ceb90">  813</a></span>&#160;<span class="preprocessor">#define TIMER2_TBPS_R           (*((volatile unsigned long *)0x40032060))</span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4f99ccbcbb5afb0ce690da50677db6d6">  814</a></span>&#160;<span class="preprocessor">#define TIMER2_TAPV_R           (*((volatile unsigned long *)0x40032064))</span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4f5a9f4b3393861caf38670468de5218">  815</a></span>&#160;<span class="preprocessor">#define TIMER2_TBPV_R           (*((volatile unsigned long *)0x40032068))</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa683dbbcbc761a0ba35599280e761567">  816</a></span>&#160;<span class="preprocessor">#define TIMER2_PP_R             (*((volatile unsigned long *)0x40032FC0))</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment">// Timer registers (TIMER3)</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa0465dc36fefddb37cd2676170d47291">  823</a></span>&#160;<span class="preprocessor">#define TIMER3_CFG_R            (*((volatile unsigned long *)0x40033000))</span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a97e8dba11167bafba6bf233c5f105a03">  824</a></span>&#160;<span class="preprocessor">#define TIMER3_TAMR_R           (*((volatile unsigned long *)0x40033004))</span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a10435bf7992a7474b1ca3f0b88e929a0">  825</a></span>&#160;<span class="preprocessor">#define TIMER3_TBMR_R           (*((volatile unsigned long *)0x40033008))</span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6991f2ceace793ce6bbefb4ad781ce9e">  826</a></span>&#160;<span class="preprocessor">#define TIMER3_CTL_R            (*((volatile unsigned long *)0x4003300C))</span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4ca0bec22d8b3964cf1edfdcfccb13e1">  827</a></span>&#160;<span class="preprocessor">#define TIMER3_SYNC_R           (*((volatile unsigned long *)0x40033010))</span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab11c9d07576dc56ae121a14e1fddb09c">  828</a></span>&#160;<span class="preprocessor">#define TIMER3_IMR_R            (*((volatile unsigned long *)0x40033018))</span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2b720ac36cad034603c17e69def26a26">  829</a></span>&#160;<span class="preprocessor">#define TIMER3_RIS_R            (*((volatile unsigned long *)0x4003301C))</span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6be224cf98e0e05b12e6a44cf7c9dc35">  830</a></span>&#160;<span class="preprocessor">#define TIMER3_MIS_R            (*((volatile unsigned long *)0x40033020))</span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ada5c68a253b2e6b8a5ae01f6c886ae7e">  831</a></span>&#160;<span class="preprocessor">#define TIMER3_ICR_R            (*((volatile unsigned long *)0x40033024))</span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2336af157edf064f5348e908ccec8696">  832</a></span>&#160;<span class="preprocessor">#define TIMER3_TAILR_R          (*((volatile unsigned long *)0x40033028))</span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae94705a6bcfd87bd9e0c3f0f0a102193">  833</a></span>&#160;<span class="preprocessor">#define TIMER3_TBILR_R          (*((volatile unsigned long *)0x4003302C))</span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a474b2148263e9e4a613cf1fd86c27bc2">  834</a></span>&#160;<span class="preprocessor">#define TIMER3_TAMATCHR_R       (*((volatile unsigned long *)0x40033030))</span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af5aa26f8c405dc10071d2efbc5fb4b7e">  835</a></span>&#160;<span class="preprocessor">#define TIMER3_TBMATCHR_R       (*((volatile unsigned long *)0x40033034))</span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa072b1487d8b341f358c93bbc9e4ae37">  836</a></span>&#160;<span class="preprocessor">#define TIMER3_TAPR_R           (*((volatile unsigned long *)0x40033038))</span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6ca30facb9c6cc5c836590cc4aa4d2c1">  837</a></span>&#160;<span class="preprocessor">#define TIMER3_TBPR_R           (*((volatile unsigned long *)0x4003303C))</span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0eec2dfb57b6cd56e06d13f24b63cd1a">  838</a></span>&#160;<span class="preprocessor">#define TIMER3_TAPMR_R          (*((volatile unsigned long *)0x40033040))</span></div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a85cdec4a928cc6cb3b4258dd1137a42d">  839</a></span>&#160;<span class="preprocessor">#define TIMER3_TBPMR_R          (*((volatile unsigned long *)0x40033044))</span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1dd9972c5cc5e6e14d87a36dfd165cfa">  840</a></span>&#160;<span class="preprocessor">#define TIMER3_TAR_R            (*((volatile unsigned long *)0x40033048))</span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3997a78363337469ea8cd3052688e82d">  841</a></span>&#160;<span class="preprocessor">#define TIMER3_TBR_R            (*((volatile unsigned long *)0x4003304C))</span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a243e1e6411f66bf757d3ae26a398cf3c">  842</a></span>&#160;<span class="preprocessor">#define TIMER3_TAV_R            (*((volatile unsigned long *)0x40033050))</span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7bbcd62c6d66191c205fbc6af1d00e7c">  843</a></span>&#160;<span class="preprocessor">#define TIMER3_TBV_R            (*((volatile unsigned long *)0x40033054))</span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3ed1df353589b167a22f34eb214090d7">  844</a></span>&#160;<span class="preprocessor">#define TIMER3_RTCPD_R          (*((volatile unsigned long *)0x40033058))</span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa06cd307796b1176ebc5c0f14e9f9633">  845</a></span>&#160;<span class="preprocessor">#define TIMER3_TAPS_R           (*((volatile unsigned long *)0x4003305C))</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0aea4882277eb23707bdd53fa3297367">  846</a></span>&#160;<span class="preprocessor">#define TIMER3_TBPS_R           (*((volatile unsigned long *)0x40033060))</span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaa218201312451dd49b1f30987ca3642">  847</a></span>&#160;<span class="preprocessor">#define TIMER3_TAPV_R           (*((volatile unsigned long *)0x40033064))</span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a00c8d397f9e3903a171c2991553a4845">  848</a></span>&#160;<span class="preprocessor">#define TIMER3_TBPV_R           (*((volatile unsigned long *)0x40033068))</span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a805c0517f5834e0abee2ec4f218732e7">  849</a></span>&#160;<span class="preprocessor">#define TIMER3_PP_R             (*((volatile unsigned long *)0x40033FC0))</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">// Timer registers (TIMER4)</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a57bb714cf0a4c0b535d071d26598b45c">  856</a></span>&#160;<span class="preprocessor">#define TIMER4_CFG_R            (*((volatile unsigned long *)0x40034000))</span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9d3a11832891b0ef8425deedf4d8f696">  857</a></span>&#160;<span class="preprocessor">#define TIMER4_TAMR_R           (*((volatile unsigned long *)0x40034004))</span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3e2243e69398780e0d4b999aff4635f4">  858</a></span>&#160;<span class="preprocessor">#define TIMER4_TBMR_R           (*((volatile unsigned long *)0x40034008))</span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a93bd795d6c9017b3b9121fc5ccdd7748">  859</a></span>&#160;<span class="preprocessor">#define TIMER4_CTL_R            (*((volatile unsigned long *)0x4003400C))</span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adf40f806184db0cabcfffd23435f322c">  860</a></span>&#160;<span class="preprocessor">#define TIMER4_SYNC_R           (*((volatile unsigned long *)0x40034010))</span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa25cb22719a62a666150845675281b5c">  861</a></span>&#160;<span class="preprocessor">#define TIMER4_IMR_R            (*((volatile unsigned long *)0x40034018))</span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acdf20d31c187c8717ac54981ea434710">  862</a></span>&#160;<span class="preprocessor">#define TIMER4_RIS_R            (*((volatile unsigned long *)0x4003401C))</span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adad93261ef858632781e2f934635bc00">  863</a></span>&#160;<span class="preprocessor">#define TIMER4_MIS_R            (*((volatile unsigned long *)0x40034020))</span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad142687489bf7d6861790138650d8eac">  864</a></span>&#160;<span class="preprocessor">#define TIMER4_ICR_R            (*((volatile unsigned long *)0x40034024))</span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af6255e3aa253d134217f6f044011a9ab">  865</a></span>&#160;<span class="preprocessor">#define TIMER4_TAILR_R          (*((volatile unsigned long *)0x40034028))</span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad35882f23217c84a63016029d91ed59b">  866</a></span>&#160;<span class="preprocessor">#define TIMER4_TBILR_R          (*((volatile unsigned long *)0x4003402C))</span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a24ed7bf88096b1fa4216d4599a31e264">  867</a></span>&#160;<span class="preprocessor">#define TIMER4_TAMATCHR_R       (*((volatile unsigned long *)0x40034030))</span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1208cd2f1429505147aa64d5f6976f54">  868</a></span>&#160;<span class="preprocessor">#define TIMER4_TBMATCHR_R       (*((volatile unsigned long *)0x40034034))</span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5ed5df7846345082b65f50bdf0f80a0e">  869</a></span>&#160;<span class="preprocessor">#define TIMER4_TAPR_R           (*((volatile unsigned long *)0x40034038))</span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afa0b8382aa663614458707aa14fb3184">  870</a></span>&#160;<span class="preprocessor">#define TIMER4_TBPR_R           (*((volatile unsigned long *)0x4003403C))</span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9c860670cc4714c60a25c677bac8b9b5">  871</a></span>&#160;<span class="preprocessor">#define TIMER4_TAPMR_R          (*((volatile unsigned long *)0x40034040))</span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8a4ff7386b18a2a0daf666c9f8714e14">  872</a></span>&#160;<span class="preprocessor">#define TIMER4_TBPMR_R          (*((volatile unsigned long *)0x40034044))</span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a858198c1de2a556c6f6ab553b77aed54">  873</a></span>&#160;<span class="preprocessor">#define TIMER4_TAR_R            (*((volatile unsigned long *)0x40034048))</span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afb212950caf4e0affc53cf44bbdffa1b">  874</a></span>&#160;<span class="preprocessor">#define TIMER4_TBR_R            (*((volatile unsigned long *)0x4003404C))</span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a99c4bbbb73bb1ca41dc98f36cb8017c4">  875</a></span>&#160;<span class="preprocessor">#define TIMER4_TAV_R            (*((volatile unsigned long *)0x40034050))</span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad8e76fdad1ae3064246fb62a5e56a232">  876</a></span>&#160;<span class="preprocessor">#define TIMER4_TBV_R            (*((volatile unsigned long *)0x40034054))</span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad63d81aef53e9d9fd856ef90ce9332a2">  877</a></span>&#160;<span class="preprocessor">#define TIMER4_RTCPD_R          (*((volatile unsigned long *)0x40034058))</span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6f67427a6c257b9d37f0c47fcf85b0fb">  878</a></span>&#160;<span class="preprocessor">#define TIMER4_TAPS_R           (*((volatile unsigned long *)0x4003405C))</span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a224369a2d23f15992bd67f93e9b3bdbe">  879</a></span>&#160;<span class="preprocessor">#define TIMER4_TBPS_R           (*((volatile unsigned long *)0x40034060))</span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a932d292d38455dee3bd253cca67ce219">  880</a></span>&#160;<span class="preprocessor">#define TIMER4_TAPV_R           (*((volatile unsigned long *)0x40034064))</span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aad1c8e46a641bd130b387c55448e0dd1">  881</a></span>&#160;<span class="preprocessor">#define TIMER4_TBPV_R           (*((volatile unsigned long *)0x40034068))</span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9886e71a5e84a845fb42a29a28c5f114">  882</a></span>&#160;<span class="preprocessor">#define TIMER4_PP_R             (*((volatile unsigned long *)0x40034FC0))</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">// Timer registers (TIMER5)</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2c23097001a14f39c1d6d46c0d6b57ab">  889</a></span>&#160;<span class="preprocessor">#define TIMER5_CFG_R            (*((volatile unsigned long *)0x40035000))</span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a459babeb7f806d0e4d8d6a284996a883">  890</a></span>&#160;<span class="preprocessor">#define TIMER5_TAMR_R           (*((volatile unsigned long *)0x40035004))</span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab3dd8c31e97917c443ec51ac02b5fdad">  891</a></span>&#160;<span class="preprocessor">#define TIMER5_TBMR_R           (*((volatile unsigned long *)0x40035008))</span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab78bcc5a2d07f8f2dba6c1017504c89f">  892</a></span>&#160;<span class="preprocessor">#define TIMER5_CTL_R            (*((volatile unsigned long *)0x4003500C))</span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8693d949c5137d7b8cc8be5c2a78a58f">  893</a></span>&#160;<span class="preprocessor">#define TIMER5_SYNC_R           (*((volatile unsigned long *)0x40035010))</span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6bcde182d59e031e8520ee39c2cbfbfe">  894</a></span>&#160;<span class="preprocessor">#define TIMER5_IMR_R            (*((volatile unsigned long *)0x40035018))</span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a25a532c2a15f54c1fc38f8e9075fc3d5">  895</a></span>&#160;<span class="preprocessor">#define TIMER5_RIS_R            (*((volatile unsigned long *)0x4003501C))</span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad957a8949698fbe85ab778bec4f348c3">  896</a></span>&#160;<span class="preprocessor">#define TIMER5_MIS_R            (*((volatile unsigned long *)0x40035020))</span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a75e9d3e974382f2ca9862271e1ccb100">  897</a></span>&#160;<span class="preprocessor">#define TIMER5_ICR_R            (*((volatile unsigned long *)0x40035024))</span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac95deeaf6658d6bda3f3cf5237285bdb">  898</a></span>&#160;<span class="preprocessor">#define TIMER5_TAILR_R          (*((volatile unsigned long *)0x40035028))</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa8d5929d7221c8f5c82284d86683178f">  899</a></span>&#160;<span class="preprocessor">#define TIMER5_TBILR_R          (*((volatile unsigned long *)0x4003502C))</span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a986a4189b94a0917445d31af3c21f10b">  900</a></span>&#160;<span class="preprocessor">#define TIMER5_TAMATCHR_R       (*((volatile unsigned long *)0x40035030))</span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a493b87933b0ff5d5b80ff80378c9f105">  901</a></span>&#160;<span class="preprocessor">#define TIMER5_TBMATCHR_R       (*((volatile unsigned long *)0x40035034))</span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1132c51d99ee3a6fa02bc36a43241cfa">  902</a></span>&#160;<span class="preprocessor">#define TIMER5_TAPR_R           (*((volatile unsigned long *)0x40035038))</span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a86f0267342ab8e84dd57f78398bf2cef">  903</a></span>&#160;<span class="preprocessor">#define TIMER5_TBPR_R           (*((volatile unsigned long *)0x4003503C))</span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa53f8cbcc0fba7a0bf1be009b62ee5ba">  904</a></span>&#160;<span class="preprocessor">#define TIMER5_TAPMR_R          (*((volatile unsigned long *)0x40035040))</span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5b30d7cd9093b165d8214c33aa5b6c2b">  905</a></span>&#160;<span class="preprocessor">#define TIMER5_TBPMR_R          (*((volatile unsigned long *)0x40035044))</span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a33ccd493841c3943447ec915d487c051">  906</a></span>&#160;<span class="preprocessor">#define TIMER5_TAR_R            (*((volatile unsigned long *)0x40035048))</span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2c20f179d880899dd09da95cafc32132">  907</a></span>&#160;<span class="preprocessor">#define TIMER5_TBR_R            (*((volatile unsigned long *)0x4003504C))</span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af05a4c91430e77a1a1334c7eb8dfd9a1">  908</a></span>&#160;<span class="preprocessor">#define TIMER5_TAV_R            (*((volatile unsigned long *)0x40035050))</span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0322cbe9fddd91f3543841404f95cb6d">  909</a></span>&#160;<span class="preprocessor">#define TIMER5_TBV_R            (*((volatile unsigned long *)0x40035054))</span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aee8822b62faeacc85584f4d6b5280fec">  910</a></span>&#160;<span class="preprocessor">#define TIMER5_RTCPD_R          (*((volatile unsigned long *)0x40035058))</span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa97fc6c79954299d23d86c742eaa0deb">  911</a></span>&#160;<span class="preprocessor">#define TIMER5_TAPS_R           (*((volatile unsigned long *)0x4003505C))</span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7fdb374604efd87ee415fc836ee96dc3">  912</a></span>&#160;<span class="preprocessor">#define TIMER5_TBPS_R           (*((volatile unsigned long *)0x40035060))</span></div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a509e123c62db3b9b027b1169cf04ac56">  913</a></span>&#160;<span class="preprocessor">#define TIMER5_TAPV_R           (*((volatile unsigned long *)0x40035064))</span></div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abc34c4d4d85f887a5518e0acc2690111">  914</a></span>&#160;<span class="preprocessor">#define TIMER5_TBPV_R           (*((volatile unsigned long *)0x40035068))</span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a08e2b77b484fae4d94fdb7b8133cbab4">  915</a></span>&#160;<span class="preprocessor">#define TIMER5_PP_R             (*((volatile unsigned long *)0x40035FC0))</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment">// Timer registers (WTIMER0)</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3ea1d00286fd433a52f71e059fd80e5e">  922</a></span>&#160;<span class="preprocessor">#define WTIMER0_CFG_R           (*((volatile unsigned long *)0x40036000))</span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2f7a2ccd5a1978ab1b06f666ef781356">  923</a></span>&#160;<span class="preprocessor">#define WTIMER0_TAMR_R          (*((volatile unsigned long *)0x40036004))</span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa15a075cdc41815e7ac6defc4eb67f1d">  924</a></span>&#160;<span class="preprocessor">#define WTIMER0_TBMR_R          (*((volatile unsigned long *)0x40036008))</span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5be62896492e95e50b5b4fbe61cf543e">  925</a></span>&#160;<span class="preprocessor">#define WTIMER0_CTL_R           (*((volatile unsigned long *)0x4003600C))</span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adc95cf36808500486bd78804b31250d1">  926</a></span>&#160;<span class="preprocessor">#define WTIMER0_SYNC_R          (*((volatile unsigned long *)0x40036010))</span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5a36fce101556ee3b6fbec65e10ec264">  927</a></span>&#160;<span class="preprocessor">#define WTIMER0_IMR_R           (*((volatile unsigned long *)0x40036018))</span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a71a928ace8576218d9bb56c42d1e5b18">  928</a></span>&#160;<span class="preprocessor">#define WTIMER0_RIS_R           (*((volatile unsigned long *)0x4003601C))</span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab5255f8fce04ce39497d21ae39e69d4a">  929</a></span>&#160;<span class="preprocessor">#define WTIMER0_MIS_R           (*((volatile unsigned long *)0x40036020))</span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afeb23b6ed7516ac27755cd5f3b59918f">  930</a></span>&#160;<span class="preprocessor">#define WTIMER0_ICR_R           (*((volatile unsigned long *)0x40036024))</span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a75b3140de211830ed7092752f051ec85">  931</a></span>&#160;<span class="preprocessor">#define WTIMER0_TAILR_R         (*((volatile unsigned long *)0x40036028))</span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a33b2aeca0e6e09a81f65b11982ded853">  932</a></span>&#160;<span class="preprocessor">#define WTIMER0_TBILR_R         (*((volatile unsigned long *)0x4003602C))</span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac9a083706899257db6606f2e77f73bd4">  933</a></span>&#160;<span class="preprocessor">#define WTIMER0_TAMATCHR_R      (*((volatile unsigned long *)0x40036030))</span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a61e8a96c54c5b8f74d60a8de444b5402">  934</a></span>&#160;<span class="preprocessor">#define WTIMER0_TBMATCHR_R      (*((volatile unsigned long *)0x40036034))</span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a95c423aea4165eaf86ee1ee61b21c89c">  935</a></span>&#160;<span class="preprocessor">#define WTIMER0_TAPR_R          (*((volatile unsigned long *)0x40036038))</span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2cee8efa9bc0798c16a7542c2c26bfcf">  936</a></span>&#160;<span class="preprocessor">#define WTIMER0_TBPR_R          (*((volatile unsigned long *)0x4003603C))</span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1e378d0f0c6a21b52e987d981c103661">  937</a></span>&#160;<span class="preprocessor">#define WTIMER0_TAPMR_R         (*((volatile unsigned long *)0x40036040))</span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab155ac1d74f5db61f5bcee08b0637b55">  938</a></span>&#160;<span class="preprocessor">#define WTIMER0_TBPMR_R         (*((volatile unsigned long *)0x40036044))</span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a03c6ff6209420933b7419a753440afc9">  939</a></span>&#160;<span class="preprocessor">#define WTIMER0_TAR_R           (*((volatile unsigned long *)0x40036048))</span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1ad1f5f1c71287d12f18db0f1b5c4f64">  940</a></span>&#160;<span class="preprocessor">#define WTIMER0_TBR_R           (*((volatile unsigned long *)0x4003604C))</span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a24e9cd14ec34ee72fbe845d50eec68b8">  941</a></span>&#160;<span class="preprocessor">#define WTIMER0_TAV_R           (*((volatile unsigned long *)0x40036050))</span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a959fdaec944a53ce4d0589dd593141ee">  942</a></span>&#160;<span class="preprocessor">#define WTIMER0_TBV_R           (*((volatile unsigned long *)0x40036054))</span></div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a83eee942062a2859e57a4ab70ea32b34">  943</a></span>&#160;<span class="preprocessor">#define WTIMER0_RTCPD_R         (*((volatile unsigned long *)0x40036058))</span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a98dbcd2ba08c0fa8803d60bb47acb8a1">  944</a></span>&#160;<span class="preprocessor">#define WTIMER0_TAPS_R          (*((volatile unsigned long *)0x4003605C))</span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3ca504434012b71db89c409d0e8ffcba">  945</a></span>&#160;<span class="preprocessor">#define WTIMER0_TBPS_R          (*((volatile unsigned long *)0x40036060))</span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3bae58f9c1b146114d0fe9b2dbb851ac">  946</a></span>&#160;<span class="preprocessor">#define WTIMER0_TAPV_R          (*((volatile unsigned long *)0x40036064))</span></div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adac0a5daa3bf0dff3ef33fc1ec8e7035">  947</a></span>&#160;<span class="preprocessor">#define WTIMER0_TBPV_R          (*((volatile unsigned long *)0x40036068))</span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a80ed11484e93d93d3e54963428b35c2c">  948</a></span>&#160;<span class="preprocessor">#define WTIMER0_PP_R            (*((volatile unsigned long *)0x40036FC0))</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">// Timer registers (WTIMER1)</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1fe894f214f084dc9869b47ab4164766">  955</a></span>&#160;<span class="preprocessor">#define WTIMER1_CFG_R           (*((volatile unsigned long *)0x40037000))</span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae63f7864e834225ab63928fbbe6b4265">  956</a></span>&#160;<span class="preprocessor">#define WTIMER1_TAMR_R          (*((volatile unsigned long *)0x40037004))</span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afc08b71d74320fdece7986cd1badfe50">  957</a></span>&#160;<span class="preprocessor">#define WTIMER1_TBMR_R          (*((volatile unsigned long *)0x40037008))</span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8d4a96db9c234c579f9288c7af8894ae">  958</a></span>&#160;<span class="preprocessor">#define WTIMER1_CTL_R           (*((volatile unsigned long *)0x4003700C))</span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae8c34e6b48c3a5ef40fd3de933e86cdb">  959</a></span>&#160;<span class="preprocessor">#define WTIMER1_SYNC_R          (*((volatile unsigned long *)0x40037010))</span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acbf192e8e37d307ee37a4b4794641453">  960</a></span>&#160;<span class="preprocessor">#define WTIMER1_IMR_R           (*((volatile unsigned long *)0x40037018))</span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a564bfed11472854e8fab2471b64c7dbf">  961</a></span>&#160;<span class="preprocessor">#define WTIMER1_RIS_R           (*((volatile unsigned long *)0x4003701C))</span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abdd60af80ff5c10a4d78ecaca6848542">  962</a></span>&#160;<span class="preprocessor">#define WTIMER1_MIS_R           (*((volatile unsigned long *)0x40037020))</span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a71d2b5b459103f01d0a166147497f3b1">  963</a></span>&#160;<span class="preprocessor">#define WTIMER1_ICR_R           (*((volatile unsigned long *)0x40037024))</span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a43c6910b566cdc566f66c65f0270fbf9">  964</a></span>&#160;<span class="preprocessor">#define WTIMER1_TAILR_R         (*((volatile unsigned long *)0x40037028))</span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a16619b4e746a32422a6ea97180b5f643">  965</a></span>&#160;<span class="preprocessor">#define WTIMER1_TBILR_R         (*((volatile unsigned long *)0x4003702C))</span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae8f71d18bcb4cb87bae081dbbd8f494a">  966</a></span>&#160;<span class="preprocessor">#define WTIMER1_TAMATCHR_R      (*((volatile unsigned long *)0x40037030))</span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8034ded4607496908498696efb403030">  967</a></span>&#160;<span class="preprocessor">#define WTIMER1_TBMATCHR_R      (*((volatile unsigned long *)0x40037034))</span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a60a71a4c4620dcda367ba014c61d42ef">  968</a></span>&#160;<span class="preprocessor">#define WTIMER1_TAPR_R          (*((volatile unsigned long *)0x40037038))</span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeab86c8c6291df343c19c16d87307f2b">  969</a></span>&#160;<span class="preprocessor">#define WTIMER1_TBPR_R          (*((volatile unsigned long *)0x4003703C))</span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2fc32b079ac4d295139d08d03568454f">  970</a></span>&#160;<span class="preprocessor">#define WTIMER1_TAPMR_R         (*((volatile unsigned long *)0x40037040))</span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6ad54f8c083d8a43742867ecedc1b8d4">  971</a></span>&#160;<span class="preprocessor">#define WTIMER1_TBPMR_R         (*((volatile unsigned long *)0x40037044))</span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad9d8146db1d8056da00961f9f70a2ca8">  972</a></span>&#160;<span class="preprocessor">#define WTIMER1_TAR_R           (*((volatile unsigned long *)0x40037048))</span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1558e2ddb26bd4d651a098cfaea5441d">  973</a></span>&#160;<span class="preprocessor">#define WTIMER1_TBR_R           (*((volatile unsigned long *)0x4003704C))</span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aed6acf65a280123aaf57877723fb98d2">  974</a></span>&#160;<span class="preprocessor">#define WTIMER1_TAV_R           (*((volatile unsigned long *)0x40037050))</span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5feba9c21200730f9e6a89d28a13aa43">  975</a></span>&#160;<span class="preprocessor">#define WTIMER1_TBV_R           (*((volatile unsigned long *)0x40037054))</span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1ddf65d309fa047422394d15e19810c6">  976</a></span>&#160;<span class="preprocessor">#define WTIMER1_RTCPD_R         (*((volatile unsigned long *)0x40037058))</span></div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6dc125f016422740399e68abf040fda6">  977</a></span>&#160;<span class="preprocessor">#define WTIMER1_TAPS_R          (*((volatile unsigned long *)0x4003705C))</span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab984f03caeb32f9938ebeeeca726c233">  978</a></span>&#160;<span class="preprocessor">#define WTIMER1_TBPS_R          (*((volatile unsigned long *)0x40037060))</span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a219e4ecb10099f9e1e16317d33d7906b">  979</a></span>&#160;<span class="preprocessor">#define WTIMER1_TAPV_R          (*((volatile unsigned long *)0x40037064))</span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af2460190201239cb5f69cb5a236f89d3">  980</a></span>&#160;<span class="preprocessor">#define WTIMER1_TBPV_R          (*((volatile unsigned long *)0x40037068))</span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acff550cebd059360e8abc6d0495e5402">  981</a></span>&#160;<span class="preprocessor">#define WTIMER1_PP_R            (*((volatile unsigned long *)0x40037FC0))</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">// ADC registers (ADC0)</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0fb03f5073658b21061534860fbf5309">  988</a></span>&#160;<span class="preprocessor">#define ADC0_ACTSS_R            (*((volatile unsigned long *)0x40038000))</span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adbb7ffffab3aa27286b608dca61402ed">  989</a></span>&#160;<span class="preprocessor">#define ADC0_RIS_R              (*((volatile unsigned long *)0x40038004))</span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a759c523f1bef1efa24c3c2593ae32b48">  990</a></span>&#160;<span class="preprocessor">#define ADC0_IM_R               (*((volatile unsigned long *)0x40038008))</span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac86a3b7f6969adaed6828b8365ff6630">  991</a></span>&#160;<span class="preprocessor">#define ADC0_ISC_R              (*((volatile unsigned long *)0x4003800C))</span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3bf72f9b9bb0749ce4df7e73520bf92f">  992</a></span>&#160;<span class="preprocessor">#define ADC0_OSTAT_R            (*((volatile unsigned long *)0x40038010))</span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afbe8b71f91f2a7d27157669f33bdaaae">  993</a></span>&#160;<span class="preprocessor">#define ADC0_EMUX_R             (*((volatile unsigned long *)0x40038014))</span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aff52fcc260ee71ae6633f00cf5b339f8">  994</a></span>&#160;<span class="preprocessor">#define ADC0_USTAT_R            (*((volatile unsigned long *)0x40038018))</span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a593872ac1700e157ab1c75c62b19c5e9">  995</a></span>&#160;<span class="preprocessor">#define ADC0_SSPRI_R            (*((volatile unsigned long *)0x40038020))</span></div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5205023a40b6033654f837ff0d66cbfb">  996</a></span>&#160;<span class="preprocessor">#define ADC0_SPC_R              (*((volatile unsigned long *)0x40038024))</span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9bf60816c2a272a383c96a161daaa977">  997</a></span>&#160;<span class="preprocessor">#define ADC0_PSSI_R             (*((volatile unsigned long *)0x40038028))</span></div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aab85da55f65f7a20f76b31c5beb616ed">  998</a></span>&#160;<span class="preprocessor">#define ADC0_SAC_R              (*((volatile unsigned long *)0x40038030))</span></div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aacc30e11e3b6e30a797d462376eefb75">  999</a></span>&#160;<span class="preprocessor">#define ADC0_DCISC_R            (*((volatile unsigned long *)0x40038034))</span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6b845b900d6790bba299b078a5391cee"> 1000</a></span>&#160;<span class="preprocessor">#define ADC0_SSMUX0_R           (*((volatile unsigned long *)0x40038040))</span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9b41d489a5ad2306be2b0cab931ef90f"> 1001</a></span>&#160;<span class="preprocessor">#define ADC0_SSCTL0_R           (*((volatile unsigned long *)0x40038044))</span></div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a71c9df1306ee9f889949dd023e918df9"> 1002</a></span>&#160;<span class="preprocessor">#define ADC0_SSFIFO0_R          (*((volatile unsigned long *)0x40038048))</span></div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8a3bb401d338fd70d2fdbc23ac027fca"> 1003</a></span>&#160;<span class="preprocessor">#define ADC0_SSFSTAT0_R         (*((volatile unsigned long *)0x4003804C))</span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9c7fa58dc6a409bb191f2da5f4332e19"> 1004</a></span>&#160;<span class="preprocessor">#define ADC0_SSOP0_R            (*((volatile unsigned long *)0x40038050))</span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1f8022fa0ae338f094434b6b4b58755a"> 1005</a></span>&#160;<span class="preprocessor">#define ADC0_SSDC0_R            (*((volatile unsigned long *)0x40038054))</span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab444c7f383108b96e33c1be3b061cb57"> 1006</a></span>&#160;<span class="preprocessor">#define ADC0_SSMUX1_R           (*((volatile unsigned long *)0x40038060))</span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2194e3a706cf97fd42e8ce5900d28d6f"> 1007</a></span>&#160;<span class="preprocessor">#define ADC0_SSCTL1_R           (*((volatile unsigned long *)0x40038064))</span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a81d8f25823f930751419f0a071e77d61"> 1008</a></span>&#160;<span class="preprocessor">#define ADC0_SSFIFO1_R          (*((volatile unsigned long *)0x40038068))</span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a083f70ed773c8ee1f32737bedf01dfbf"> 1009</a></span>&#160;<span class="preprocessor">#define ADC0_SSFSTAT1_R         (*((volatile unsigned long *)0x4003806C))</span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6680290f04a2f2e55bfb8271fdec279f"> 1010</a></span>&#160;<span class="preprocessor">#define ADC0_SSOP1_R            (*((volatile unsigned long *)0x40038070))</span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a967bfd18f4816f6fd726489b8eb56088"> 1011</a></span>&#160;<span class="preprocessor">#define ADC0_SSDC1_R            (*((volatile unsigned long *)0x40038074))</span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa77ec6f6a28ecc5c92d66f7aa0f08dcd"> 1012</a></span>&#160;<span class="preprocessor">#define ADC0_SSMUX2_R           (*((volatile unsigned long *)0x40038080))</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7e5941c24d74a418bf664027a929d25e"> 1013</a></span>&#160;<span class="preprocessor">#define ADC0_SSCTL2_R           (*((volatile unsigned long *)0x40038084))</span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0efd1069bce5d26f19a5cf8d7091d4e4"> 1014</a></span>&#160;<span class="preprocessor">#define ADC0_SSFIFO2_R          (*((volatile unsigned long *)0x40038088))</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2a6846f8fc2961ebe12c0db81d065b0d"> 1015</a></span>&#160;<span class="preprocessor">#define ADC0_SSFSTAT2_R         (*((volatile unsigned long *)0x4003808C))</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaf90a000a29e489baa7438d5f1b920c6"> 1016</a></span>&#160;<span class="preprocessor">#define ADC0_SSOP2_R            (*((volatile unsigned long *)0x40038090))</span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afd67ad8c2d2804015fc59d96144ae329"> 1017</a></span>&#160;<span class="preprocessor">#define ADC0_SSDC2_R            (*((volatile unsigned long *)0x40038094))</span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac51cee957a775dc29921e0825a22cb11"> 1018</a></span>&#160;<span class="preprocessor">#define ADC0_SSMUX3_R           (*((volatile unsigned long *)0x400380A0))</span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa4ef06348796b9e22a96c00560d632fb"> 1019</a></span>&#160;<span class="preprocessor">#define ADC0_SSCTL3_R           (*((volatile unsigned long *)0x400380A4))</span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a99522a49712ad1a260775a3d5ce2986b"> 1020</a></span>&#160;<span class="preprocessor">#define ADC0_SSFIFO3_R          (*((volatile unsigned long *)0x400380A8))</span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7674e933dc7acaf120ffbc4b5e86d79a"> 1021</a></span>&#160;<span class="preprocessor">#define ADC0_SSFSTAT3_R         (*((volatile unsigned long *)0x400380AC))</span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8e307868314e7e3fb2327286163cf589"> 1022</a></span>&#160;<span class="preprocessor">#define ADC0_SSOP3_R            (*((volatile unsigned long *)0x400380B0))</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6bb7c211d8451bc160b10e06e9d83e6d"> 1023</a></span>&#160;<span class="preprocessor">#define ADC0_SSDC3_R            (*((volatile unsigned long *)0x400380B4))</span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acaad4f5852b6bb69342877a23bcb12d0"> 1024</a></span>&#160;<span class="preprocessor">#define ADC0_DCRIC_R            (*((volatile unsigned long *)0x40038D00))</span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af9099aa9d9027f8509dcc7cf307dd717"> 1025</a></span>&#160;<span class="preprocessor">#define ADC0_DCCTL0_R           (*((volatile unsigned long *)0x40038E00))</span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad8a60f7ae42b670b6a9fbdb2ea4e40c5"> 1026</a></span>&#160;<span class="preprocessor">#define ADC0_DCCTL1_R           (*((volatile unsigned long *)0x40038E04))</span></div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afb4f361dd5f53633d12ed19f4785517f"> 1027</a></span>&#160;<span class="preprocessor">#define ADC0_DCCTL2_R           (*((volatile unsigned long *)0x40038E08))</span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a466cbb396ad5db67d8a79007ff4f3fdf"> 1028</a></span>&#160;<span class="preprocessor">#define ADC0_DCCTL3_R           (*((volatile unsigned long *)0x40038E0C))</span></div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa8b27d672b3c1889cbf304fb07ab9195"> 1029</a></span>&#160;<span class="preprocessor">#define ADC0_DCCTL4_R           (*((volatile unsigned long *)0x40038E10))</span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a45a029e6f4782ef9da2c6fab2a47aac8"> 1030</a></span>&#160;<span class="preprocessor">#define ADC0_DCCTL5_R           (*((volatile unsigned long *)0x40038E14))</span></div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a81a1e69fb09ed6ee25ba2c6d6d3bc0de"> 1031</a></span>&#160;<span class="preprocessor">#define ADC0_DCCTL6_R           (*((volatile unsigned long *)0x40038E18))</span></div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a09f4b18bf83dc00c0f79056eb26c11e5"> 1032</a></span>&#160;<span class="preprocessor">#define ADC0_DCCTL7_R           (*((volatile unsigned long *)0x40038E1C))</span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5322b4a3d239fceb0f763a39ad899322"> 1033</a></span>&#160;<span class="preprocessor">#define ADC0_DCCMP0_R           (*((volatile unsigned long *)0x40038E40))</span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac3c4dcce6b3a43aff2231adf403623ea"> 1034</a></span>&#160;<span class="preprocessor">#define ADC0_DCCMP1_R           (*((volatile unsigned long *)0x40038E44))</span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adfe5e7ba6e82a9cfd10b9181ce3225ec"> 1035</a></span>&#160;<span class="preprocessor">#define ADC0_DCCMP2_R           (*((volatile unsigned long *)0x40038E48))</span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a62c336f84d286d21b19517fc05e20c16"> 1036</a></span>&#160;<span class="preprocessor">#define ADC0_DCCMP3_R           (*((volatile unsigned long *)0x40038E4C))</span></div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a980817b444586f17616c8e0187580fa0"> 1037</a></span>&#160;<span class="preprocessor">#define ADC0_DCCMP4_R           (*((volatile unsigned long *)0x40038E50))</span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a79f70f277e1a57fa345606cc03d5f34f"> 1038</a></span>&#160;<span class="preprocessor">#define ADC0_DCCMP5_R           (*((volatile unsigned long *)0x40038E54))</span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab78288e6d72ada6b57a339982a455f87"> 1039</a></span>&#160;<span class="preprocessor">#define ADC0_DCCMP6_R           (*((volatile unsigned long *)0x40038E58))</span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa70af85e4bf8be78c3f20d3ee086a45b"> 1040</a></span>&#160;<span class="preprocessor">#define ADC0_DCCMP7_R           (*((volatile unsigned long *)0x40038E5C))</span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a958be298df213c6c57139b39d0a7feb7"> 1041</a></span>&#160;<span class="preprocessor">#define ADC0_PP_R               (*((volatile unsigned long *)0x40038FC0))</span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9a0b7258666a61868ae1f485f7f7195f"> 1042</a></span>&#160;<span class="preprocessor">#define ADC0_PC_R               (*((volatile unsigned long *)0x40038FC4))</span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afe24c93d3ee308cf258521520ddbf988"> 1043</a></span>&#160;<span class="preprocessor">#define ADC0_CC_R               (*((volatile unsigned long *)0x40038FC8))</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment">// ADC registers (ADC1)</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6249c966c0e8208c465c0c355ffef89a"> 1050</a></span>&#160;<span class="preprocessor">#define ADC1_ACTSS_R            (*((volatile unsigned long *)0x40039000))</span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acb475bea2daad12ab9c2f5337b72f5c5"> 1051</a></span>&#160;<span class="preprocessor">#define ADC1_RIS_R              (*((volatile unsigned long *)0x40039004))</span></div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a51d6653aa00b0ab6d28cc307f69bc04a"> 1052</a></span>&#160;<span class="preprocessor">#define ADC1_IM_R               (*((volatile unsigned long *)0x40039008))</span></div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af7a4dada2fbaa249392cde819c6f6c09"> 1053</a></span>&#160;<span class="preprocessor">#define ADC1_ISC_R              (*((volatile unsigned long *)0x4003900C))</span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a566f5ea0c4dd4e07eec54076539da6db"> 1054</a></span>&#160;<span class="preprocessor">#define ADC1_OSTAT_R            (*((volatile unsigned long *)0x40039010))</span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a998f092dbc431e6fd644b3c1a0496908"> 1055</a></span>&#160;<span class="preprocessor">#define ADC1_EMUX_R             (*((volatile unsigned long *)0x40039014))</span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af4583e734eb53cc8777e01f7137581ba"> 1056</a></span>&#160;<span class="preprocessor">#define ADC1_USTAT_R            (*((volatile unsigned long *)0x40039018))</span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac925fba70c7eb18d6a37aacfdc44b4b5"> 1057</a></span>&#160;<span class="preprocessor">#define ADC1_SSPRI_R            (*((volatile unsigned long *)0x40039020))</span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af4575302557eb855275c2b4c3e26c5ab"> 1058</a></span>&#160;<span class="preprocessor">#define ADC1_SPC_R              (*((volatile unsigned long *)0x40039024))</span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae4706d5758472c740c390ce54bb7d48e"> 1059</a></span>&#160;<span class="preprocessor">#define ADC1_PSSI_R             (*((volatile unsigned long *)0x40039028))</span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a010863f5389990d51312be0e2aa910e1"> 1060</a></span>&#160;<span class="preprocessor">#define ADC1_SAC_R              (*((volatile unsigned long *)0x40039030))</span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adac5c74f25f612a5ae824609c32ca788"> 1061</a></span>&#160;<span class="preprocessor">#define ADC1_DCISC_R            (*((volatile unsigned long *)0x40039034))</span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a67b906d3b4f67b976295b13aaa1dc1fc"> 1062</a></span>&#160;<span class="preprocessor">#define ADC1_SSMUX0_R           (*((volatile unsigned long *)0x40039040))</span></div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2c706ae3c1ebf01eed60770750a747b5"> 1063</a></span>&#160;<span class="preprocessor">#define ADC1_SSCTL0_R           (*((volatile unsigned long *)0x40039044))</span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae5ba92b9fa82a77b53d4e70af0f82ff0"> 1064</a></span>&#160;<span class="preprocessor">#define ADC1_SSFIFO0_R          (*((volatile unsigned long *)0x40039048))</span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8f36a59173ac67546365e570db38d4a0"> 1065</a></span>&#160;<span class="preprocessor">#define ADC1_SSFSTAT0_R         (*((volatile unsigned long *)0x4003904C))</span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2f55ae70f7d1fc9f4fe388fd765f0893"> 1066</a></span>&#160;<span class="preprocessor">#define ADC1_SSOP0_R            (*((volatile unsigned long *)0x40039050))</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a59168657fa1226ba0e5ea5318e0c894a"> 1067</a></span>&#160;<span class="preprocessor">#define ADC1_SSDC0_R            (*((volatile unsigned long *)0x40039054))</span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9ea342fdc79f3b37be8cb895497c85e5"> 1068</a></span>&#160;<span class="preprocessor">#define ADC1_SSMUX1_R           (*((volatile unsigned long *)0x40039060))</span></div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#add01087e03799a0ca57bead0ac1c94a7"> 1069</a></span>&#160;<span class="preprocessor">#define ADC1_SSCTL1_R           (*((volatile unsigned long *)0x40039064))</span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a042ecef1026dba234d6594a3476fde6d"> 1070</a></span>&#160;<span class="preprocessor">#define ADC1_SSFIFO1_R          (*((volatile unsigned long *)0x40039068))</span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a95d5480cdcda5dec0c94e4e6e7fcefcf"> 1071</a></span>&#160;<span class="preprocessor">#define ADC1_SSFSTAT1_R         (*((volatile unsigned long *)0x4003906C))</span></div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a010fbd286f16893bdfde685b3d4aff81"> 1072</a></span>&#160;<span class="preprocessor">#define ADC1_SSOP1_R            (*((volatile unsigned long *)0x40039070))</span></div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a12a1432da830e15ef1fbc918807d68fb"> 1073</a></span>&#160;<span class="preprocessor">#define ADC1_SSDC1_R            (*((volatile unsigned long *)0x40039074))</span></div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5aabd2073ec527254a519773d2f36c58"> 1074</a></span>&#160;<span class="preprocessor">#define ADC1_SSMUX2_R           (*((volatile unsigned long *)0x40039080))</span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a572f70f12dc9867de86922fac26e62e3"> 1075</a></span>&#160;<span class="preprocessor">#define ADC1_SSCTL2_R           (*((volatile unsigned long *)0x40039084))</span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a90758d148efb67e56b141c986f9ad025"> 1076</a></span>&#160;<span class="preprocessor">#define ADC1_SSFIFO2_R          (*((volatile unsigned long *)0x40039088))</span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a52e449b0068b306c79ae7790eb8885e9"> 1077</a></span>&#160;<span class="preprocessor">#define ADC1_SSFSTAT2_R         (*((volatile unsigned long *)0x4003908C))</span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a72343ce01aba8b9b42d39ffe957c9d56"> 1078</a></span>&#160;<span class="preprocessor">#define ADC1_SSOP2_R            (*((volatile unsigned long *)0x40039090))</span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a19a19b211d43007a23d617cf246dfc7e"> 1079</a></span>&#160;<span class="preprocessor">#define ADC1_SSDC2_R            (*((volatile unsigned long *)0x40039094))</span></div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a621471028832b986b57ccba34de6def2"> 1080</a></span>&#160;<span class="preprocessor">#define ADC1_SSMUX3_R           (*((volatile unsigned long *)0x400390A0))</span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa4092e072d4c91963b407d6fc6c5a1f5"> 1081</a></span>&#160;<span class="preprocessor">#define ADC1_SSCTL3_R           (*((volatile unsigned long *)0x400390A4))</span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a92e242bd0591d7d52b40c08e48459217"> 1082</a></span>&#160;<span class="preprocessor">#define ADC1_SSFIFO3_R          (*((volatile unsigned long *)0x400390A8))</span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1fa4f7baade24bcfd267d8b28a6630f4"> 1083</a></span>&#160;<span class="preprocessor">#define ADC1_SSFSTAT3_R         (*((volatile unsigned long *)0x400390AC))</span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a68ae80efc9a2f8c186a4ad5d57bf9214"> 1084</a></span>&#160;<span class="preprocessor">#define ADC1_SSOP3_R            (*((volatile unsigned long *)0x400390B0))</span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae3fc7f1939cac7733f4e048cd0628e69"> 1085</a></span>&#160;<span class="preprocessor">#define ADC1_SSDC3_R            (*((volatile unsigned long *)0x400390B4))</span></div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a001d61e27379a9a03bcb4c53a388b2be"> 1086</a></span>&#160;<span class="preprocessor">#define ADC1_DCRIC_R            (*((volatile unsigned long *)0x40039D00))</span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac88878de097f7a84e9c5b059fea9ddea"> 1087</a></span>&#160;<span class="preprocessor">#define ADC1_DCCTL0_R           (*((volatile unsigned long *)0x40039E00))</span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acecbd881190996e543951cffbe863502"> 1088</a></span>&#160;<span class="preprocessor">#define ADC1_DCCTL1_R           (*((volatile unsigned long *)0x40039E04))</span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae3832e229e16c256ade171e7dfcb7d1c"> 1089</a></span>&#160;<span class="preprocessor">#define ADC1_DCCTL2_R           (*((volatile unsigned long *)0x40039E08))</span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3c805a3ef5782bc1ca171b331be3a9c1"> 1090</a></span>&#160;<span class="preprocessor">#define ADC1_DCCTL3_R           (*((volatile unsigned long *)0x40039E0C))</span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa7c3834284bba8e9059dbe3408bb49c5"> 1091</a></span>&#160;<span class="preprocessor">#define ADC1_DCCTL4_R           (*((volatile unsigned long *)0x40039E10))</span></div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a40b8966fc2c326e9d16238c2f9c6a4dd"> 1092</a></span>&#160;<span class="preprocessor">#define ADC1_DCCTL5_R           (*((volatile unsigned long *)0x40039E14))</span></div><div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4adad26e13e107a6e7b43f8bb290993c"> 1093</a></span>&#160;<span class="preprocessor">#define ADC1_DCCTL6_R           (*((volatile unsigned long *)0x40039E18))</span></div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1965ae615cd69e14c85d834f65a0adc8"> 1094</a></span>&#160;<span class="preprocessor">#define ADC1_DCCTL7_R           (*((volatile unsigned long *)0x40039E1C))</span></div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3235569a2f72adfda5c5559eca0e552c"> 1095</a></span>&#160;<span class="preprocessor">#define ADC1_DCCMP0_R           (*((volatile unsigned long *)0x40039E40))</span></div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a230cddd47cae69270628b8d80e3989e0"> 1096</a></span>&#160;<span class="preprocessor">#define ADC1_DCCMP1_R           (*((volatile unsigned long *)0x40039E44))</span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5080526e41ecc58a58b7916b05ed9692"> 1097</a></span>&#160;<span class="preprocessor">#define ADC1_DCCMP2_R           (*((volatile unsigned long *)0x40039E48))</span></div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adf9c2231e39bd73e86e91508eb604320"> 1098</a></span>&#160;<span class="preprocessor">#define ADC1_DCCMP3_R           (*((volatile unsigned long *)0x40039E4C))</span></div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a00bd1728070654f9a9642f58d98e6b09"> 1099</a></span>&#160;<span class="preprocessor">#define ADC1_DCCMP4_R           (*((volatile unsigned long *)0x40039E50))</span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8ccdd772938243459a8d4780218729ff"> 1100</a></span>&#160;<span class="preprocessor">#define ADC1_DCCMP5_R           (*((volatile unsigned long *)0x40039E54))</span></div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5a0d32e8a63e2c411b0931b72bfb30ca"> 1101</a></span>&#160;<span class="preprocessor">#define ADC1_DCCMP6_R           (*((volatile unsigned long *)0x40039E58))</span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad73ae37949ab4dfe40c7be9bafe6b794"> 1102</a></span>&#160;<span class="preprocessor">#define ADC1_DCCMP7_R           (*((volatile unsigned long *)0x40039E5C))</span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6f54b3513553fe8cf7813d4a289aba1b"> 1103</a></span>&#160;<span class="preprocessor">#define ADC1_PP_R               (*((volatile unsigned long *)0x40039FC0))</span></div><div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a13f69c901fe85946210666ffec748a85"> 1104</a></span>&#160;<span class="preprocessor">#define ADC1_PC_R               (*((volatile unsigned long *)0x40039FC4))</span></div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2442eb6bc83129975793470c7c6d3ed6"> 1105</a></span>&#160;<span class="preprocessor">#define ADC1_CC_R               (*((volatile unsigned long *)0x40039FC8))</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment">// Comparator registers (COMP)</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a33e654d96e3874d648fcc24096e58679"> 1112</a></span>&#160;<span class="preprocessor">#define COMP_ACMIS_R            (*((volatile unsigned long *)0x4003C000))</span></div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8f47351789ce3622d9e53485f7f9702a"> 1113</a></span>&#160;<span class="preprocessor">#define COMP_ACRIS_R            (*((volatile unsigned long *)0x4003C004))</span></div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9dff0af83eb8944c42a6d56d9c4d0358"> 1114</a></span>&#160;<span class="preprocessor">#define COMP_ACINTEN_R          (*((volatile unsigned long *)0x4003C008))</span></div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7a58ea519ce911d0cccbc66c51c3666b"> 1115</a></span>&#160;<span class="preprocessor">#define COMP_ACREFCTL_R         (*((volatile unsigned long *)0x4003C010))</span></div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad52fa147caf419ec7f103ab2ff3f3964"> 1116</a></span>&#160;<span class="preprocessor">#define COMP_ACSTAT0_R          (*((volatile unsigned long *)0x4003C020))</span></div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8c3c7408cfca57aadb5d2aaecf1d398d"> 1117</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL0_R           (*((volatile unsigned long *)0x4003C024))</span></div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0fac9b891fc7f4d46a4b2073d5904639"> 1118</a></span>&#160;<span class="preprocessor">#define COMP_ACSTAT1_R          (*((volatile unsigned long *)0x4003C040))</span></div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7953d3e07e207f3cc2120f06af1e7ade"> 1119</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL1_R           (*((volatile unsigned long *)0x4003C044))</span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4dd2528b48cab885efa72163ac853bcc"> 1120</a></span>&#160;<span class="preprocessor">#define COMP_PP_R               (*((volatile unsigned long *)0x4003CFC0))</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment">// CAN registers (CAN0)</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a10d55edf5ced8ed95c331d281c5bd28c"> 1127</a></span>&#160;<span class="preprocessor">#define CAN0_CTL_R              (*((volatile unsigned long *)0x40040000))</span></div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad02b56590aa82693156916591d7ec2e6"> 1128</a></span>&#160;<span class="preprocessor">#define CAN0_STS_R              (*((volatile unsigned long *)0x40040004))</span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae72eacf04798a67203b063c2b662311b"> 1129</a></span>&#160;<span class="preprocessor">#define CAN0_ERR_R              (*((volatile unsigned long *)0x40040008))</span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af358adb81885e6a9b31ada14fa59c7d6"> 1130</a></span>&#160;<span class="preprocessor">#define CAN0_BIT_R              (*((volatile unsigned long *)0x4004000C))</span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af6046eed375ae1eeb5d31c1c4cae251c"> 1131</a></span>&#160;<span class="preprocessor">#define CAN0_INT_R              (*((volatile unsigned long *)0x40040010))</span></div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a378c882bc7473c89dbe93e74d9c5b3f9"> 1132</a></span>&#160;<span class="preprocessor">#define CAN0_TST_R              (*((volatile unsigned long *)0x40040014))</span></div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a260c8578b6bfa49153a06ba64145cb9e"> 1133</a></span>&#160;<span class="preprocessor">#define CAN0_BRPE_R             (*((volatile unsigned long *)0x40040018))</span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7b840f092ff8da4986f3550b70fa7867"> 1134</a></span>&#160;<span class="preprocessor">#define CAN0_IF1CRQ_R           (*((volatile unsigned long *)0x40040020))</span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9480f0c314cf90e8df6e7d6ce4e6bb73"> 1135</a></span>&#160;<span class="preprocessor">#define CAN0_IF1CMSK_R          (*((volatile unsigned long *)0x40040024))</span></div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a21fa2d54e44741780f717aaea82e1cec"> 1136</a></span>&#160;<span class="preprocessor">#define CAN0_IF1MSK1_R          (*((volatile unsigned long *)0x40040028))</span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a99b5b5d7ae31705178e3c57aaec8f068"> 1137</a></span>&#160;<span class="preprocessor">#define CAN0_IF1MSK2_R          (*((volatile unsigned long *)0x4004002C))</span></div><div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9d833538f2d532dcbc1550dc67ba3e9b"> 1138</a></span>&#160;<span class="preprocessor">#define CAN0_IF1ARB1_R          (*((volatile unsigned long *)0x40040030))</span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a73f30179438c89a4dcb5fc25720894a3"> 1139</a></span>&#160;<span class="preprocessor">#define CAN0_IF1ARB2_R          (*((volatile unsigned long *)0x40040034))</span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3d348961fd0a888209354ff88f795564"> 1140</a></span>&#160;<span class="preprocessor">#define CAN0_IF1MCTL_R          (*((volatile unsigned long *)0x40040038))</span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1b1fd482971131985f19b8ebbaa5695c"> 1141</a></span>&#160;<span class="preprocessor">#define CAN0_IF1DA1_R           (*((volatile unsigned long *)0x4004003C))</span></div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a06c9e18c66445cc5659bcc517c86f5af"> 1142</a></span>&#160;<span class="preprocessor">#define CAN0_IF1DA2_R           (*((volatile unsigned long *)0x40040040))</span></div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afab23b06feab287e131f64394d7d63b2"> 1143</a></span>&#160;<span class="preprocessor">#define CAN0_IF1DB1_R           (*((volatile unsigned long *)0x40040044))</span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa61bf924b91564fa8e19c37765056143"> 1144</a></span>&#160;<span class="preprocessor">#define CAN0_IF1DB2_R           (*((volatile unsigned long *)0x40040048))</span></div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a85d6cee75b6c766bf18dd12fd26deb0f"> 1145</a></span>&#160;<span class="preprocessor">#define CAN0_IF2CRQ_R           (*((volatile unsigned long *)0x40040080))</span></div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a92660f81122246a2794b590778bc889a"> 1146</a></span>&#160;<span class="preprocessor">#define CAN0_IF2CMSK_R          (*((volatile unsigned long *)0x40040084))</span></div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad67a212f8b18b3fe49b0f1dc02652969"> 1147</a></span>&#160;<span class="preprocessor">#define CAN0_IF2MSK1_R          (*((volatile unsigned long *)0x40040088))</span></div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a46fc286caa60ef2644fe8e8cd18ced2b"> 1148</a></span>&#160;<span class="preprocessor">#define CAN0_IF2MSK2_R          (*((volatile unsigned long *)0x4004008C))</span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a284024bb9e3a3b6dccf45463f401d636"> 1149</a></span>&#160;<span class="preprocessor">#define CAN0_IF2ARB1_R          (*((volatile unsigned long *)0x40040090))</span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeac233f58c47ee8c663c24a305e384a1"> 1150</a></span>&#160;<span class="preprocessor">#define CAN0_IF2ARB2_R          (*((volatile unsigned long *)0x40040094))</span></div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a639c1488423cf0ea65b7ce6fff47464c"> 1151</a></span>&#160;<span class="preprocessor">#define CAN0_IF2MCTL_R          (*((volatile unsigned long *)0x40040098))</span></div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a61f5f229262da6c4d23bf2f86842f972"> 1152</a></span>&#160;<span class="preprocessor">#define CAN0_IF2DA1_R           (*((volatile unsigned long *)0x4004009C))</span></div><div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a055561f6a38aa81309e3e1d75c5415bb"> 1153</a></span>&#160;<span class="preprocessor">#define CAN0_IF2DA2_R           (*((volatile unsigned long *)0x400400A0))</span></div><div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad84eedd41a1ad8cbc60828b28719bd80"> 1154</a></span>&#160;<span class="preprocessor">#define CAN0_IF2DB1_R           (*((volatile unsigned long *)0x400400A4))</span></div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aae457d90eedcff41b6e97d569a51b32c"> 1155</a></span>&#160;<span class="preprocessor">#define CAN0_IF2DB2_R           (*((volatile unsigned long *)0x400400A8))</span></div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a548a183ec97a5e356d544799cd33b11e"> 1156</a></span>&#160;<span class="preprocessor">#define CAN0_TXRQ1_R            (*((volatile unsigned long *)0x40040100))</span></div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#accc86593605e2870c81b212456683700"> 1157</a></span>&#160;<span class="preprocessor">#define CAN0_TXRQ2_R            (*((volatile unsigned long *)0x40040104))</span></div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4c9724b117fc465bcb0b6295508be489"> 1158</a></span>&#160;<span class="preprocessor">#define CAN0_NWDA1_R            (*((volatile unsigned long *)0x40040120))</span></div><div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac40a58da450a92defce1bec97d782a58"> 1159</a></span>&#160;<span class="preprocessor">#define CAN0_NWDA2_R            (*((volatile unsigned long *)0x40040124))</span></div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4869f65cd7a7ce2900224ecae2b32c84"> 1160</a></span>&#160;<span class="preprocessor">#define CAN0_MSG1INT_R          (*((volatile unsigned long *)0x40040140))</span></div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad0181807e4a5ff4c04a014734fcfda81"> 1161</a></span>&#160;<span class="preprocessor">#define CAN0_MSG2INT_R          (*((volatile unsigned long *)0x40040144))</span></div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0683e8c6f384c394d33f62e30109ddc3"> 1162</a></span>&#160;<span class="preprocessor">#define CAN0_MSG1VAL_R          (*((volatile unsigned long *)0x40040160))</span></div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a48c84f4da4c636a997607823f8acf66e"> 1163</a></span>&#160;<span class="preprocessor">#define CAN0_MSG2VAL_R          (*((volatile unsigned long *)0x40040164))</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment">// Timer registers (WTIMER2)</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a833c1debb5dd75960c0856a4919794cb"> 1170</a></span>&#160;<span class="preprocessor">#define WTIMER2_CFG_R           (*((volatile unsigned long *)0x4004C000))</span></div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2105938b38e012bf9ea170e32180637c"> 1171</a></span>&#160;<span class="preprocessor">#define WTIMER2_TAMR_R          (*((volatile unsigned long *)0x4004C004))</span></div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1b7573416e3f76d696ec33cde36ad931"> 1172</a></span>&#160;<span class="preprocessor">#define WTIMER2_TBMR_R          (*((volatile unsigned long *)0x4004C008))</span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9aa3c1e8f830d18befc9dffdcf8ccf97"> 1173</a></span>&#160;<span class="preprocessor">#define WTIMER2_CTL_R           (*((volatile unsigned long *)0x4004C00C))</span></div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a91376dbdb05dc0ea739a1534aa7d81a1"> 1174</a></span>&#160;<span class="preprocessor">#define WTIMER2_SYNC_R          (*((volatile unsigned long *)0x4004C010))</span></div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7712ad40c9a1ea8e53d3093b755a162e"> 1175</a></span>&#160;<span class="preprocessor">#define WTIMER2_IMR_R           (*((volatile unsigned long *)0x4004C018))</span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac0ebe14ff57f6003c2db0f61af28ea95"> 1176</a></span>&#160;<span class="preprocessor">#define WTIMER2_RIS_R           (*((volatile unsigned long *)0x4004C01C))</span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a76218c521cec3d6206a5e9d1431a92f9"> 1177</a></span>&#160;<span class="preprocessor">#define WTIMER2_MIS_R           (*((volatile unsigned long *)0x4004C020))</span></div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4cf5a184be836aec71a249b3c657785b"> 1178</a></span>&#160;<span class="preprocessor">#define WTIMER2_ICR_R           (*((volatile unsigned long *)0x4004C024))</span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a913dea436bf709d481bfaca98c206172"> 1179</a></span>&#160;<span class="preprocessor">#define WTIMER2_TAILR_R         (*((volatile unsigned long *)0x4004C028))</span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0be02a015038ec46c2f48eca7f94be97"> 1180</a></span>&#160;<span class="preprocessor">#define WTIMER2_TBILR_R         (*((volatile unsigned long *)0x4004C02C))</span></div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8f30f3ce9a56f64b92012a15c567fd1b"> 1181</a></span>&#160;<span class="preprocessor">#define WTIMER2_TAMATCHR_R      (*((volatile unsigned long *)0x4004C030))</span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a407c25f4c611d9cc9ed88024f70ca83f"> 1182</a></span>&#160;<span class="preprocessor">#define WTIMER2_TBMATCHR_R      (*((volatile unsigned long *)0x4004C034))</span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a448b55ba26cc676cad78776722e50ec8"> 1183</a></span>&#160;<span class="preprocessor">#define WTIMER2_TAPR_R          (*((volatile unsigned long *)0x4004C038))</span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae4bef0885a9d9bf5b6777e180a14608c"> 1184</a></span>&#160;<span class="preprocessor">#define WTIMER2_TBPR_R          (*((volatile unsigned long *)0x4004C03C))</span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a72c479247f8f3256aa3cfde6e0176786"> 1185</a></span>&#160;<span class="preprocessor">#define WTIMER2_TAPMR_R         (*((volatile unsigned long *)0x4004C040))</span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1be946a36b05f224f651af6cdb310ac1"> 1186</a></span>&#160;<span class="preprocessor">#define WTIMER2_TBPMR_R         (*((volatile unsigned long *)0x4004C044))</span></div><div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abc2283be1bed187c75a7d5859a0c35c5"> 1187</a></span>&#160;<span class="preprocessor">#define WTIMER2_TAR_R           (*((volatile unsigned long *)0x4004C048))</span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a76a0921db2ea6e752f5cd8ff188b8c2c"> 1188</a></span>&#160;<span class="preprocessor">#define WTIMER2_TBR_R           (*((volatile unsigned long *)0x4004C04C))</span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac45f901bebf80d5e8b6151dd7259286b"> 1189</a></span>&#160;<span class="preprocessor">#define WTIMER2_TAV_R           (*((volatile unsigned long *)0x4004C050))</span></div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1f2e3fdc07276e8ef7aeb647181f5a2f"> 1190</a></span>&#160;<span class="preprocessor">#define WTIMER2_TBV_R           (*((volatile unsigned long *)0x4004C054))</span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3c7f59b89b86f843991256a46d4732c5"> 1191</a></span>&#160;<span class="preprocessor">#define WTIMER2_RTCPD_R         (*((volatile unsigned long *)0x4004C058))</span></div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afb9d7d6d21a92d00b08a9add2ae40c19"> 1192</a></span>&#160;<span class="preprocessor">#define WTIMER2_TAPS_R          (*((volatile unsigned long *)0x4004C05C))</span></div><div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae3872ae48aa2acfddb29614da72c643b"> 1193</a></span>&#160;<span class="preprocessor">#define WTIMER2_TBPS_R          (*((volatile unsigned long *)0x4004C060))</span></div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a66a37687a74893b8040e30bc7e85766d"> 1194</a></span>&#160;<span class="preprocessor">#define WTIMER2_TAPV_R          (*((volatile unsigned long *)0x4004C064))</span></div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9f651f938ff5aecc3d7c984364f74f27"> 1195</a></span>&#160;<span class="preprocessor">#define WTIMER2_TBPV_R          (*((volatile unsigned long *)0x4004C068))</span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac44b2daf9f27556cb079841091ca6d44"> 1196</a></span>&#160;<span class="preprocessor">#define WTIMER2_PP_R            (*((volatile unsigned long *)0x4004CFC0))</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment">// Timer registers (WTIMER3)</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeb5d7baecc6e81b2d0002ba487142e11"> 1203</a></span>&#160;<span class="preprocessor">#define WTIMER3_CFG_R           (*((volatile unsigned long *)0x4004D000))</span></div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a18ea2b262182eda961eac07d56008ea9"> 1204</a></span>&#160;<span class="preprocessor">#define WTIMER3_TAMR_R          (*((volatile unsigned long *)0x4004D004))</span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af7e7c311ce52c22d70bbb458e82e6d36"> 1205</a></span>&#160;<span class="preprocessor">#define WTIMER3_TBMR_R          (*((volatile unsigned long *)0x4004D008))</span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a18f875f285500c213045dd77e9ad2d6a"> 1206</a></span>&#160;<span class="preprocessor">#define WTIMER3_CTL_R           (*((volatile unsigned long *)0x4004D00C))</span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4ca3fd2f0326fa4f69a4e873339b8628"> 1207</a></span>&#160;<span class="preprocessor">#define WTIMER3_SYNC_R          (*((volatile unsigned long *)0x4004D010))</span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aea4c7217ca5a02525ce0f15b40e868ac"> 1208</a></span>&#160;<span class="preprocessor">#define WTIMER3_IMR_R           (*((volatile unsigned long *)0x4004D018))</span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1344a24ac580fed73e37164b453ccfc9"> 1209</a></span>&#160;<span class="preprocessor">#define WTIMER3_RIS_R           (*((volatile unsigned long *)0x4004D01C))</span></div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af1391b650102c61f1b5f554e1fc35599"> 1210</a></span>&#160;<span class="preprocessor">#define WTIMER3_MIS_R           (*((volatile unsigned long *)0x4004D020))</span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a34768aeec3604d2b34b1d78988cc7908"> 1211</a></span>&#160;<span class="preprocessor">#define WTIMER3_ICR_R           (*((volatile unsigned long *)0x4004D024))</span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a78a499c6d7b585a9a7d28f09edf19a4a"> 1212</a></span>&#160;<span class="preprocessor">#define WTIMER3_TAILR_R         (*((volatile unsigned long *)0x4004D028))</span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adcba047c114abe0ce76c99533951cef5"> 1213</a></span>&#160;<span class="preprocessor">#define WTIMER3_TBILR_R         (*((volatile unsigned long *)0x4004D02C))</span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a40ff270125ac95df0e7baf1a618df0f0"> 1214</a></span>&#160;<span class="preprocessor">#define WTIMER3_TAMATCHR_R      (*((volatile unsigned long *)0x4004D030))</span></div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a027f43a56232df31f918ba9dc5b1d5dd"> 1215</a></span>&#160;<span class="preprocessor">#define WTIMER3_TBMATCHR_R      (*((volatile unsigned long *)0x4004D034))</span></div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a29d5b7f5b2ec365fcb328a7dc3415699"> 1216</a></span>&#160;<span class="preprocessor">#define WTIMER3_TAPR_R          (*((volatile unsigned long *)0x4004D038))</span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7033d2b923e96bb6b67df2b6975d8851"> 1217</a></span>&#160;<span class="preprocessor">#define WTIMER3_TBPR_R          (*((volatile unsigned long *)0x4004D03C))</span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5a23e0d7e8f22b2b3d05b3fcd28223d4"> 1218</a></span>&#160;<span class="preprocessor">#define WTIMER3_TAPMR_R         (*((volatile unsigned long *)0x4004D040))</span></div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adbc4ff706bbed0920b216af330f41442"> 1219</a></span>&#160;<span class="preprocessor">#define WTIMER3_TBPMR_R         (*((volatile unsigned long *)0x4004D044))</span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9e9915b0f10d32dd93539f654499eae8"> 1220</a></span>&#160;<span class="preprocessor">#define WTIMER3_TAR_R           (*((volatile unsigned long *)0x4004D048))</span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa17ae0db2487ffb27a1d88ca2e4eee65"> 1221</a></span>&#160;<span class="preprocessor">#define WTIMER3_TBR_R           (*((volatile unsigned long *)0x4004D04C))</span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a68e9a168e9707b7f66e52dd6f8f45a01"> 1222</a></span>&#160;<span class="preprocessor">#define WTIMER3_TAV_R           (*((volatile unsigned long *)0x4004D050))</span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a478c14d17875db3c6c4a0a426dab1763"> 1223</a></span>&#160;<span class="preprocessor">#define WTIMER3_TBV_R           (*((volatile unsigned long *)0x4004D054))</span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2023da9a09de744f90001a76b9dd4dd3"> 1224</a></span>&#160;<span class="preprocessor">#define WTIMER3_RTCPD_R         (*((volatile unsigned long *)0x4004D058))</span></div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa4c6875e80e2d057561a5f45c3aa0eae"> 1225</a></span>&#160;<span class="preprocessor">#define WTIMER3_TAPS_R          (*((volatile unsigned long *)0x4004D05C))</span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3a1c614245c4a2d938489ba00ca68173"> 1226</a></span>&#160;<span class="preprocessor">#define WTIMER3_TBPS_R          (*((volatile unsigned long *)0x4004D060))</span></div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a50ec79fab90a63d305ecd7733ce570d1"> 1227</a></span>&#160;<span class="preprocessor">#define WTIMER3_TAPV_R          (*((volatile unsigned long *)0x4004D064))</span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3dc47b1a796b4bcf0fbc7eef98014c9c"> 1228</a></span>&#160;<span class="preprocessor">#define WTIMER3_TBPV_R          (*((volatile unsigned long *)0x4004D068))</span></div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad5d6864c608fc7b49aa958c5b459b8af"> 1229</a></span>&#160;<span class="preprocessor">#define WTIMER3_PP_R            (*((volatile unsigned long *)0x4004DFC0))</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment">// Timer registers (WTIMER4)</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a00e3b754741a0ec0e184223cc7a21204"> 1236</a></span>&#160;<span class="preprocessor">#define WTIMER4_CFG_R           (*((volatile unsigned long *)0x4004E000))</span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac549ccb76ec661d06a09d9bb15af1a4f"> 1237</a></span>&#160;<span class="preprocessor">#define WTIMER4_TAMR_R          (*((volatile unsigned long *)0x4004E004))</span></div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a938e296da220219b059ce75e5ab6a389"> 1238</a></span>&#160;<span class="preprocessor">#define WTIMER4_TBMR_R          (*((volatile unsigned long *)0x4004E008))</span></div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af3d492b0f42286326a3d50c3c886619d"> 1239</a></span>&#160;<span class="preprocessor">#define WTIMER4_CTL_R           (*((volatile unsigned long *)0x4004E00C))</span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5160e5caf7e2f8214b8633600e3a96bb"> 1240</a></span>&#160;<span class="preprocessor">#define WTIMER4_SYNC_R          (*((volatile unsigned long *)0x4004E010))</span></div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a686bec5375c856c5c9dd864aca243d2b"> 1241</a></span>&#160;<span class="preprocessor">#define WTIMER4_IMR_R           (*((volatile unsigned long *)0x4004E018))</span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa9e2c2d2481de15f8652c5e2bf32f318"> 1242</a></span>&#160;<span class="preprocessor">#define WTIMER4_RIS_R           (*((volatile unsigned long *)0x4004E01C))</span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4ca6b9316fb98c10b0494d74874ec961"> 1243</a></span>&#160;<span class="preprocessor">#define WTIMER4_MIS_R           (*((volatile unsigned long *)0x4004E020))</span></div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a91f683b9bd8ca46900ad0bb882125a30"> 1244</a></span>&#160;<span class="preprocessor">#define WTIMER4_ICR_R           (*((volatile unsigned long *)0x4004E024))</span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a15841231db9440ce1f1a9f91784bb552"> 1245</a></span>&#160;<span class="preprocessor">#define WTIMER4_TAILR_R         (*((volatile unsigned long *)0x4004E028))</span></div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a66ee7b8bf14d6f28fb8af9f14bfdb3fe"> 1246</a></span>&#160;<span class="preprocessor">#define WTIMER4_TBILR_R         (*((volatile unsigned long *)0x4004E02C))</span></div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3891066a49518d7ef430f5fdd4efaeef"> 1247</a></span>&#160;<span class="preprocessor">#define WTIMER4_TAMATCHR_R      (*((volatile unsigned long *)0x4004E030))</span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab5effaf0e1b88c941417eedc4767f242"> 1248</a></span>&#160;<span class="preprocessor">#define WTIMER4_TBMATCHR_R      (*((volatile unsigned long *)0x4004E034))</span></div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab3a2c211e398db04017a9e6027c67d14"> 1249</a></span>&#160;<span class="preprocessor">#define WTIMER4_TAPR_R          (*((volatile unsigned long *)0x4004E038))</span></div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7457538123c3d70b3d16c778bdb08a54"> 1250</a></span>&#160;<span class="preprocessor">#define WTIMER4_TBPR_R          (*((volatile unsigned long *)0x4004E03C))</span></div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a741cac7f0d491ef92a713393373d48e9"> 1251</a></span>&#160;<span class="preprocessor">#define WTIMER4_TAPMR_R         (*((volatile unsigned long *)0x4004E040))</span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad00ed42dfd1288656cd77e125704af14"> 1252</a></span>&#160;<span class="preprocessor">#define WTIMER4_TBPMR_R         (*((volatile unsigned long *)0x4004E044))</span></div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac4a8720be1037c9e4966ba1d450d1aab"> 1253</a></span>&#160;<span class="preprocessor">#define WTIMER4_TAR_R           (*((volatile unsigned long *)0x4004E048))</span></div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2d55b6bb68e6f4f5fd0a48c15caaf21e"> 1254</a></span>&#160;<span class="preprocessor">#define WTIMER4_TBR_R           (*((volatile unsigned long *)0x4004E04C))</span></div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a75e9bbfe228e586a6aeeb166dcaa72b8"> 1255</a></span>&#160;<span class="preprocessor">#define WTIMER4_TAV_R           (*((volatile unsigned long *)0x4004E050))</span></div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5aa9aa82fefbefbf290073a3bb38e669"> 1256</a></span>&#160;<span class="preprocessor">#define WTIMER4_TBV_R           (*((volatile unsigned long *)0x4004E054))</span></div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4e056c8927849a8c4a93e74cf5318049"> 1257</a></span>&#160;<span class="preprocessor">#define WTIMER4_RTCPD_R         (*((volatile unsigned long *)0x4004E058))</span></div><div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7b4abc2af193faf63923863df8a70d01"> 1258</a></span>&#160;<span class="preprocessor">#define WTIMER4_TAPS_R          (*((volatile unsigned long *)0x4004E05C))</span></div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac9dc1cee23c9b2c0499d97fd970934be"> 1259</a></span>&#160;<span class="preprocessor">#define WTIMER4_TBPS_R          (*((volatile unsigned long *)0x4004E060))</span></div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7c5f3a356bf394f159b6d8b9c7db1faa"> 1260</a></span>&#160;<span class="preprocessor">#define WTIMER4_TAPV_R          (*((volatile unsigned long *)0x4004E064))</span></div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad4837bf8740d858d17a168dd266cf13e"> 1261</a></span>&#160;<span class="preprocessor">#define WTIMER4_TBPV_R          (*((volatile unsigned long *)0x4004E068))</span></div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a00e86834b9f6af21ba232d1cfffedbe2"> 1262</a></span>&#160;<span class="preprocessor">#define WTIMER4_PP_R            (*((volatile unsigned long *)0x4004EFC0))</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="comment">// Timer registers (WTIMER5)</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a02aa1e971fd2f7cdfbbf18f325c57691"> 1269</a></span>&#160;<span class="preprocessor">#define WTIMER5_CFG_R           (*((volatile unsigned long *)0x4004F000))</span></div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3cbb9e6e56139c4edcd9cc3aa47d68c9"> 1270</a></span>&#160;<span class="preprocessor">#define WTIMER5_TAMR_R          (*((volatile unsigned long *)0x4004F004))</span></div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad2df56a3dea01027a4a0385e26876774"> 1271</a></span>&#160;<span class="preprocessor">#define WTIMER5_TBMR_R          (*((volatile unsigned long *)0x4004F008))</span></div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad65b5ade4677487f0bc9e45638832653"> 1272</a></span>&#160;<span class="preprocessor">#define WTIMER5_CTL_R           (*((volatile unsigned long *)0x4004F00C))</span></div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac654957c0b9bec36e36c6f81ccdbb2e8"> 1273</a></span>&#160;<span class="preprocessor">#define WTIMER5_SYNC_R          (*((volatile unsigned long *)0x4004F010))</span></div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4096ea98645992702b16c45076275846"> 1274</a></span>&#160;<span class="preprocessor">#define WTIMER5_IMR_R           (*((volatile unsigned long *)0x4004F018))</span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4646d01e0963d3d8b408cca055694fac"> 1275</a></span>&#160;<span class="preprocessor">#define WTIMER5_RIS_R           (*((volatile unsigned long *)0x4004F01C))</span></div><div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a19891c37c488de3a4c267a13c93a4e1d"> 1276</a></span>&#160;<span class="preprocessor">#define WTIMER5_MIS_R           (*((volatile unsigned long *)0x4004F020))</span></div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a44966ee8e1c9652441e00ab7f9c04e5f"> 1277</a></span>&#160;<span class="preprocessor">#define WTIMER5_ICR_R           (*((volatile unsigned long *)0x4004F024))</span></div><div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad90b56c45a7debbc79a56933ad83c6f1"> 1278</a></span>&#160;<span class="preprocessor">#define WTIMER5_TAILR_R         (*((volatile unsigned long *)0x4004F028))</span></div><div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9a4f78104c5cce9223850548ab8e9f61"> 1279</a></span>&#160;<span class="preprocessor">#define WTIMER5_TBILR_R         (*((volatile unsigned long *)0x4004F02C))</span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac4f2bc82b58018221f5c7f13a6fbed8d"> 1280</a></span>&#160;<span class="preprocessor">#define WTIMER5_TAMATCHR_R      (*((volatile unsigned long *)0x4004F030))</span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2fb3becec8084956ef4634bda8a0531d"> 1281</a></span>&#160;<span class="preprocessor">#define WTIMER5_TBMATCHR_R      (*((volatile unsigned long *)0x4004F034))</span></div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a26431ec6f8b0b1be5dfe01f8df5fe72f"> 1282</a></span>&#160;<span class="preprocessor">#define WTIMER5_TAPR_R          (*((volatile unsigned long *)0x4004F038))</span></div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adbf934bb3eb837f364a320bbee9b7913"> 1283</a></span>&#160;<span class="preprocessor">#define WTIMER5_TBPR_R          (*((volatile unsigned long *)0x4004F03C))</span></div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9829dd916afb944a4815b7e8b5f05887"> 1284</a></span>&#160;<span class="preprocessor">#define WTIMER5_TAPMR_R         (*((volatile unsigned long *)0x4004F040))</span></div><div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a35dc2deda264c32d205cec60fa47ec52"> 1285</a></span>&#160;<span class="preprocessor">#define WTIMER5_TBPMR_R         (*((volatile unsigned long *)0x4004F044))</span></div><div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3cfc70f4200c9dc0fff1a0177cf361a7"> 1286</a></span>&#160;<span class="preprocessor">#define WTIMER5_TAR_R           (*((volatile unsigned long *)0x4004F048))</span></div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ade5757f15a06dc3040d0d51549b6a974"> 1287</a></span>&#160;<span class="preprocessor">#define WTIMER5_TBR_R           (*((volatile unsigned long *)0x4004F04C))</span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af24d172365d3f33b332f974907a3dfb3"> 1288</a></span>&#160;<span class="preprocessor">#define WTIMER5_TAV_R           (*((volatile unsigned long *)0x4004F050))</span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a43d51fe44b2612757798f92fce6597c0"> 1289</a></span>&#160;<span class="preprocessor">#define WTIMER5_TBV_R           (*((volatile unsigned long *)0x4004F054))</span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a196543ee0e2abe97947c86344c18dc2d"> 1290</a></span>&#160;<span class="preprocessor">#define WTIMER5_RTCPD_R         (*((volatile unsigned long *)0x4004F058))</span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a75b4ab3646efcaff8600fa8e15b89d20"> 1291</a></span>&#160;<span class="preprocessor">#define WTIMER5_TAPS_R          (*((volatile unsigned long *)0x4004F05C))</span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2154c63af8fc386fc06e44e0e5db0af7"> 1292</a></span>&#160;<span class="preprocessor">#define WTIMER5_TBPS_R          (*((volatile unsigned long *)0x4004F060))</span></div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4fded93398c684769d337b11aca4c7f1"> 1293</a></span>&#160;<span class="preprocessor">#define WTIMER5_TAPV_R          (*((volatile unsigned long *)0x4004F064))</span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3ddbf8fd53f42f55040a0722fc77da93"> 1294</a></span>&#160;<span class="preprocessor">#define WTIMER5_TBPV_R          (*((volatile unsigned long *)0x4004F068))</span></div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7ad9e468c73ad0b4269cd68c6c79cd34"> 1295</a></span>&#160;<span class="preprocessor">#define WTIMER5_PP_R            (*((volatile unsigned long *)0x4004FFC0))</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment">// Univeral Serial Bus registers (USB0)</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8a9ce516b6ab51850122bd35f92c38aa"> 1302</a></span>&#160;<span class="preprocessor">#define USB0_FADDR_R            (*((volatile unsigned char *)0x40050000))</span></div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6470e3679d4a41853bd1dcb9c7743903"> 1303</a></span>&#160;<span class="preprocessor">#define USB0_POWER_R            (*((volatile unsigned char *)0x40050001))</span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa7e801f365c2a6b40ac80b21bec1de76"> 1304</a></span>&#160;<span class="preprocessor">#define USB0_TXIS_R             (*((volatile unsigned short *)0x40050002))</span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ada86a5e5e5a659d15da348cc49f58b50"> 1305</a></span>&#160;<span class="preprocessor">#define USB0_RXIS_R             (*((volatile unsigned short *)0x40050004))</span></div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a14fed7b1923fcbc21d0d899a555834af"> 1306</a></span>&#160;<span class="preprocessor">#define USB0_TXIE_R             (*((volatile unsigned short *)0x40050006))</span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac2927724143c9a7682cd31432ca61e2b"> 1307</a></span>&#160;<span class="preprocessor">#define USB0_RXIE_R             (*((volatile unsigned short *)0x40050008))</span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a158a607e25264b05d6e832e55715e507"> 1308</a></span>&#160;<span class="preprocessor">#define USB0_IS_R               (*((volatile unsigned char *)0x4005000A))</span></div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa627c70e066e8875336ebd7d90a545a0"> 1309</a></span>&#160;<span class="preprocessor">#define USB0_IE_R               (*((volatile unsigned char *)0x4005000B))</span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4e4a5848d50dcd35bdccee56d1c2a479"> 1310</a></span>&#160;<span class="preprocessor">#define USB0_FRAME_R            (*((volatile unsigned short *)0x4005000C))</span></div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0afee3c2ad0e28ebfd05c0da60d388d8"> 1311</a></span>&#160;<span class="preprocessor">#define USB0_EPIDX_R            (*((volatile unsigned char *)0x4005000E))</span></div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab0d48bad11c3b8bde5aa49475f46c2f0"> 1312</a></span>&#160;<span class="preprocessor">#define USB0_TEST_R             (*((volatile unsigned char *)0x4005000F))</span></div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3eb35d40cc3715bb7235a75e54c18cc3"> 1313</a></span>&#160;<span class="preprocessor">#define USB0_FIFO0_R            (*((volatile unsigned long *)0x40050020))</span></div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6e02b24b81cce25755700e9c4a9a32d6"> 1314</a></span>&#160;<span class="preprocessor">#define USB0_FIFO1_R            (*((volatile unsigned long *)0x40050024))</span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeeb8f9fc59db3c565a9dedbb0b3c77ef"> 1315</a></span>&#160;<span class="preprocessor">#define USB0_FIFO2_R            (*((volatile unsigned long *)0x40050028))</span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae69620d118d05161a3e10e78ab63e91f"> 1316</a></span>&#160;<span class="preprocessor">#define USB0_FIFO3_R            (*((volatile unsigned long *)0x4005002C))</span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8863995f8116433e585dc49ba01750dc"> 1317</a></span>&#160;<span class="preprocessor">#define USB0_FIFO4_R            (*((volatile unsigned long *)0x40050030))</span></div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abb915a750a60f1636b4672e4ccf1aca2"> 1318</a></span>&#160;<span class="preprocessor">#define USB0_FIFO5_R            (*((volatile unsigned long *)0x40050034))</span></div><div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a74c32e422ba0473e19ea07ca3f9e7786"> 1319</a></span>&#160;<span class="preprocessor">#define USB0_FIFO6_R            (*((volatile unsigned long *)0x40050038))</span></div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af894100385e2e5cdaec15e42785d9543"> 1320</a></span>&#160;<span class="preprocessor">#define USB0_FIFO7_R            (*((volatile unsigned long *)0x4005003C))</span></div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7cee2e0390bad218db37c7d4c0ec7969"> 1321</a></span>&#160;<span class="preprocessor">#define USB0_TXFIFOSZ_R         (*((volatile unsigned char *)0x40050062))</span></div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a19fb648af4c7e863873f70499abdb331"> 1322</a></span>&#160;<span class="preprocessor">#define USB0_RXFIFOSZ_R         (*((volatile unsigned char *)0x40050063))</span></div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6fe1d117f5bb1ae4b065421f9ede40bd"> 1323</a></span>&#160;<span class="preprocessor">#define USB0_TXFIFOADD_R        (*((volatile unsigned short *)0x40050064))</span></div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9cf0d01322112436e6f4f9f3c67461e5"> 1324</a></span>&#160;<span class="preprocessor">#define USB0_RXFIFOADD_R        (*((volatile unsigned short *)0x40050066))</span></div><div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a39c21ec02002731bfd51c5de40288f95"> 1325</a></span>&#160;<span class="preprocessor">#define USB0_CONTIM_R           (*((volatile unsigned char *)0x4005007A))</span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad54db3201d23e7d8dbe73f55b766c4e4"> 1326</a></span>&#160;<span class="preprocessor">#define USB0_FSEOF_R            (*((volatile unsigned char *)0x4005007D))</span></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adaa852ccf20c4d58d3c1c0b5f038b8da"> 1327</a></span>&#160;<span class="preprocessor">#define USB0_LSEOF_R            (*((volatile unsigned char *)0x4005007E))</span></div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8d494d552cb4afea57d316c556f8667d"> 1328</a></span>&#160;<span class="preprocessor">#define USB0_CSRL0_R            (*((volatile unsigned char *)0x40050102))</span></div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7b579753d29c6b837ce002cc5020adfc"> 1329</a></span>&#160;<span class="preprocessor">#define USB0_CSRH0_R            (*((volatile unsigned char *)0x40050103))</span></div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a82e74a94dc0d7f5b2c3922257f2c73b6"> 1330</a></span>&#160;<span class="preprocessor">#define USB0_COUNT0_R           (*((volatile unsigned char *)0x40050108))</span></div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1e4b7a726a92fb1490e39bc91d3eab83"> 1331</a></span>&#160;<span class="preprocessor">#define USB0_TXMAXP1_R          (*((volatile unsigned short *)0x40050110))</span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8ec6f9c6cc71ddafd2af5fe7bcfd82ef"> 1332</a></span>&#160;<span class="preprocessor">#define USB0_TXCSRL1_R          (*((volatile unsigned char *)0x40050112))</span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aefc22f22f0731c50df6f346b5fbfa489"> 1333</a></span>&#160;<span class="preprocessor">#define USB0_TXCSRH1_R          (*((volatile unsigned char *)0x40050113))</span></div><div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a36f39bc9befc4ec7395134831ccb3c74"> 1334</a></span>&#160;<span class="preprocessor">#define USB0_RXMAXP1_R          (*((volatile unsigned short *)0x40050114))</span></div><div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af8221c001a28dc2392fb61873a2b80a3"> 1335</a></span>&#160;<span class="preprocessor">#define USB0_RXCSRL1_R          (*((volatile unsigned char *)0x40050116))</span></div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acbb8ba180b4ce438bcb03b63bca18cde"> 1336</a></span>&#160;<span class="preprocessor">#define USB0_RXCSRH1_R          (*((volatile unsigned char *)0x40050117))</span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa98bab61fc61e083f0a68dac58513075"> 1337</a></span>&#160;<span class="preprocessor">#define USB0_RXCOUNT1_R         (*((volatile unsigned short *)0x40050118))</span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9d500018a7ed0afae5df9dddd915cfd4"> 1338</a></span>&#160;<span class="preprocessor">#define USB0_TXMAXP2_R          (*((volatile unsigned short *)0x40050120))</span></div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0aace6c7a0b6e819cd3eaf9b5a4795c6"> 1339</a></span>&#160;<span class="preprocessor">#define USB0_TXCSRL2_R          (*((volatile unsigned char *)0x40050122))</span></div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa74bd672f5df50e995214485f4d46e89"> 1340</a></span>&#160;<span class="preprocessor">#define USB0_TXCSRH2_R          (*((volatile unsigned char *)0x40050123))</span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3c8a048be195069b612d67fe04e32b19"> 1341</a></span>&#160;<span class="preprocessor">#define USB0_RXMAXP2_R          (*((volatile unsigned short *)0x40050124))</span></div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0fd84aff4d9d53c67ad9c993b9da88d1"> 1342</a></span>&#160;<span class="preprocessor">#define USB0_RXCSRL2_R          (*((volatile unsigned char *)0x40050126))</span></div><div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0e97a17e32db9c653f996d11d0130a68"> 1343</a></span>&#160;<span class="preprocessor">#define USB0_RXCSRH2_R          (*((volatile unsigned char *)0x40050127))</span></div><div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a98a9e23b035e181468d047fd3d26eb29"> 1344</a></span>&#160;<span class="preprocessor">#define USB0_RXCOUNT2_R         (*((volatile unsigned short *)0x40050128))</span></div><div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1e2c48215f91cf75d9697b6441ffc151"> 1345</a></span>&#160;<span class="preprocessor">#define USB0_TXMAXP3_R          (*((volatile unsigned short *)0x40050130))</span></div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a11473d1e1db1aa32b9494b11ca922a78"> 1346</a></span>&#160;<span class="preprocessor">#define USB0_TXCSRL3_R          (*((volatile unsigned char *)0x40050132))</span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6edd2f389e7d3bc5bd5177c67532b0fb"> 1347</a></span>&#160;<span class="preprocessor">#define USB0_TXCSRH3_R          (*((volatile unsigned char *)0x40050133))</span></div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a35a7b3b844f691a3bf59abcc12343f65"> 1348</a></span>&#160;<span class="preprocessor">#define USB0_RXMAXP3_R          (*((volatile unsigned short *)0x40050134))</span></div><div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3146dde2a24ca57ceea84d13199f5910"> 1349</a></span>&#160;<span class="preprocessor">#define USB0_RXCSRL3_R          (*((volatile unsigned char *)0x40050136))</span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3dc939899b073c7941b0081736bae8e3"> 1350</a></span>&#160;<span class="preprocessor">#define USB0_RXCSRH3_R          (*((volatile unsigned char *)0x40050137))</span></div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abf1d2a1e5163559d5d2376e61ddd5f27"> 1351</a></span>&#160;<span class="preprocessor">#define USB0_RXCOUNT3_R         (*((volatile unsigned short *)0x40050138))</span></div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8b1f9021c81fb919d46e0e937d7726fe"> 1352</a></span>&#160;<span class="preprocessor">#define USB0_TXMAXP4_R          (*((volatile unsigned short *)0x40050140))</span></div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1d2308bccaee0fec01d7ec9020f3203f"> 1353</a></span>&#160;<span class="preprocessor">#define USB0_TXCSRL4_R          (*((volatile unsigned char *)0x40050142))</span></div><div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aae6ff75ce0dfdfecf0a6127f89396f45"> 1354</a></span>&#160;<span class="preprocessor">#define USB0_TXCSRH4_R          (*((volatile unsigned char *)0x40050143))</span></div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2794b759add93b5cfe31264fdab05ab4"> 1355</a></span>&#160;<span class="preprocessor">#define USB0_RXMAXP4_R          (*((volatile unsigned short *)0x40050144))</span></div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab6753a504c638a9e66d82c1d3043f3fe"> 1356</a></span>&#160;<span class="preprocessor">#define USB0_RXCSRL4_R          (*((volatile unsigned char *)0x40050146))</span></div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a403d96715260cac66b72d997aa410df1"> 1357</a></span>&#160;<span class="preprocessor">#define USB0_RXCSRH4_R          (*((volatile unsigned char *)0x40050147))</span></div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a68d142dfc7a8ac0655b87e7c037a9969"> 1358</a></span>&#160;<span class="preprocessor">#define USB0_RXCOUNT4_R         (*((volatile unsigned short *)0x40050148))</span></div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0a761d2af38a800e48807f6a6319fd33"> 1359</a></span>&#160;<span class="preprocessor">#define USB0_TXMAXP5_R          (*((volatile unsigned short *)0x40050150))</span></div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5b416e704fbaf654e2be01d08b9df2a0"> 1360</a></span>&#160;<span class="preprocessor">#define USB0_TXCSRL5_R          (*((volatile unsigned char *)0x40050152))</span></div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af15a334a9bac9e8fa59716eb368f60ba"> 1361</a></span>&#160;<span class="preprocessor">#define USB0_TXCSRH5_R          (*((volatile unsigned char *)0x40050153))</span></div><div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7f605cfadf9d27222c3f06bc05162b48"> 1362</a></span>&#160;<span class="preprocessor">#define USB0_RXMAXP5_R          (*((volatile unsigned short *)0x40050154))</span></div><div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a106acd64af07683c57f1e419dfd9474f"> 1363</a></span>&#160;<span class="preprocessor">#define USB0_RXCSRL5_R          (*((volatile unsigned char *)0x40050156))</span></div><div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab933173ea02aa622e9bc80eeac96e507"> 1364</a></span>&#160;<span class="preprocessor">#define USB0_RXCSRH5_R          (*((volatile unsigned char *)0x40050157))</span></div><div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad58898a4e5ff0b6efe3d90a117ad6942"> 1365</a></span>&#160;<span class="preprocessor">#define USB0_RXCOUNT5_R         (*((volatile unsigned short *)0x40050158))</span></div><div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8d963b0d9a6e7f736c7e72fffd75edc2"> 1366</a></span>&#160;<span class="preprocessor">#define USB0_TXMAXP6_R          (*((volatile unsigned short *)0x40050160))</span></div><div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab503e5831d85a074c98ba993e7ab4551"> 1367</a></span>&#160;<span class="preprocessor">#define USB0_TXCSRL6_R          (*((volatile unsigned char *)0x40050162))</span></div><div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a35a03d3ca861ddd71f26f946ce1ca69b"> 1368</a></span>&#160;<span class="preprocessor">#define USB0_TXCSRH6_R          (*((volatile unsigned char *)0x40050163))</span></div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0eac7d0eec322328e5241bec4f879f16"> 1369</a></span>&#160;<span class="preprocessor">#define USB0_RXMAXP6_R          (*((volatile unsigned short *)0x40050164))</span></div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afeae8cb7421ce8d7b82396f39f270b5d"> 1370</a></span>&#160;<span class="preprocessor">#define USB0_RXCSRL6_R          (*((volatile unsigned char *)0x40050166))</span></div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab075b6f06d883f11502050d32effd29a"> 1371</a></span>&#160;<span class="preprocessor">#define USB0_RXCSRH6_R          (*((volatile unsigned char *)0x40050167))</span></div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a63573dcaf494c9f8b40f7c349192c5fb"> 1372</a></span>&#160;<span class="preprocessor">#define USB0_RXCOUNT6_R         (*((volatile unsigned short *)0x40050168))</span></div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9feec96aa204d2495ed180db66fe646c"> 1373</a></span>&#160;<span class="preprocessor">#define USB0_TXMAXP7_R          (*((volatile unsigned short *)0x40050170))</span></div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4b48760ed93178c9fb9a075015c329f7"> 1374</a></span>&#160;<span class="preprocessor">#define USB0_TXCSRL7_R          (*((volatile unsigned char *)0x40050172))</span></div><div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aabf4d37f8f130771b6309549060e3587"> 1375</a></span>&#160;<span class="preprocessor">#define USB0_TXCSRH7_R          (*((volatile unsigned char *)0x40050173))</span></div><div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae05c3dfbefdf1f8f47784f50f88ab39a"> 1376</a></span>&#160;<span class="preprocessor">#define USB0_RXMAXP7_R          (*((volatile unsigned short *)0x40050174))</span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7f971967a79625e05b80cde16c3f4ab3"> 1377</a></span>&#160;<span class="preprocessor">#define USB0_RXCSRL7_R          (*((volatile unsigned char *)0x40050176))</span></div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a86189469dd52be0b1d86d91ff068a758"> 1378</a></span>&#160;<span class="preprocessor">#define USB0_RXCSRH7_R          (*((volatile unsigned char *)0x40050177))</span></div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a71987b652434069082f1f507814cc702"> 1379</a></span>&#160;<span class="preprocessor">#define USB0_RXCOUNT7_R         (*((volatile unsigned short *)0x40050178))</span></div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a899ba8dd0877856e555540bb14238cfe"> 1380</a></span>&#160;<span class="preprocessor">#define USB0_RXDPKTBUFDIS_R     (*((volatile unsigned short *)0x40050340))</span></div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae7ec18b40f2b56931593ec10f7b1a837"> 1381</a></span>&#160;<span class="preprocessor">#define USB0_TXDPKTBUFDIS_R     (*((volatile unsigned short *)0x40050342))</span></div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7f88a4ea58ff18aa1270b9289e49e98d"> 1382</a></span>&#160;<span class="preprocessor">#define USB0_DRRIS_R            (*((volatile unsigned long *)0x40050410))</span></div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3f27f189f6be4a336095e9a43e54ee0f"> 1383</a></span>&#160;<span class="preprocessor">#define USB0_DRIM_R             (*((volatile unsigned long *)0x40050414))</span></div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a20d60c0699bac7599cf4c47ad6d3a599"> 1384</a></span>&#160;<span class="preprocessor">#define USB0_DRISC_R            (*((volatile unsigned long *)0x40050418))</span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1a10ccc2d04fb00e586ded94debc73c6"> 1385</a></span>&#160;<span class="preprocessor">#define USB0_DMASEL_R           (*((volatile unsigned long *)0x40050450))</span></div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae0683ce5c869902585c570e554938420"> 1386</a></span>&#160;<span class="preprocessor">#define USB0_PP_R               (*((volatile unsigned long *)0x40050FC0))</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="comment">// GPIO registers (PORTA AHB)</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a107dd2b58a98cb177d5a96ae0e0db994"> 1393</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_DATA_BITS_R \</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor">                                ((volatile unsigned long *)0x40058000)</span></div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5dd8fa5c09e81f5469a54bae3b01b7b6"> 1395</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_DATA_R   (*((volatile unsigned long *)0x400583FC))</span></div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac6000835ebafe3762ea32f5b02f932e1"> 1396</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_DIR_R    (*((volatile unsigned long *)0x40058400))</span></div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a01c45207c45af1a83a6b162d0a0a53bf"> 1397</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_IS_R     (*((volatile unsigned long *)0x40058404))</span></div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5326e58d82a415d3c8da0b2e1029df0e"> 1398</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_IBE_R    (*((volatile unsigned long *)0x40058408))</span></div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acc8522e4a104712f001899da9d75235f"> 1399</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_IEV_R    (*((volatile unsigned long *)0x4005840C))</span></div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7f7bd3a839bc8fc94dbefd43aca2392a"> 1400</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_IM_R     (*((volatile unsigned long *)0x40058410))</span></div><div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af850ae652fa16e6fe6c7a6ec1e0854fd"> 1401</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_RIS_R    (*((volatile unsigned long *)0x40058414))</span></div><div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af268fe2403c69baf5c42459d0695a3a1"> 1402</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_MIS_R    (*((volatile unsigned long *)0x40058418))</span></div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae65d27f8bfea8804cf7a739a4f86f43c"> 1403</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_ICR_R    (*((volatile unsigned long *)0x4005841C))</span></div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac0c92689ccf98c24cbcf59959ce4dc1b"> 1404</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_AFSEL_R  (*((volatile unsigned long *)0x40058420))</span></div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2f400ac7a9df296f742d5cf77ac4e2c7"> 1405</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_DR2R_R   (*((volatile unsigned long *)0x40058500))</span></div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac854f2c0db66b8d1b6da86921412350d"> 1406</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_DR4R_R   (*((volatile unsigned long *)0x40058504))</span></div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2d6537c0015f035e41a7b652f47eb103"> 1407</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_DR8R_R   (*((volatile unsigned long *)0x40058508))</span></div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a666806dedba83dfa3934a44623129d32"> 1408</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_ODR_R    (*((volatile unsigned long *)0x4005850C))</span></div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a07056db94158145fce17ea83d7c25920"> 1409</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_PUR_R    (*((volatile unsigned long *)0x40058510))</span></div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a62b5418a840df8968312cc336070de36"> 1410</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_PDR_R    (*((volatile unsigned long *)0x40058514))</span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7030bbd4daec538b0fd67bae82bcea7d"> 1411</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_SLR_R    (*((volatile unsigned long *)0x40058518))</span></div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a30f16e8efd08275c8d770460b22d12f0"> 1412</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_DEN_R    (*((volatile unsigned long *)0x4005851C))</span></div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0905fbcd8cecfd522621ac379672ac97"> 1413</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_LOCK_R   (*((volatile unsigned long *)0x40058520))</span></div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a372aae66c0c7b518efc1a9567ae355a2"> 1414</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_CR_R     (*((volatile unsigned long *)0x40058524))</span></div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a92fecfb163bdeeae48664402fa0d5977"> 1415</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_AMSEL_R  (*((volatile unsigned long *)0x40058528))</span></div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab0e3b85126d4cc861461f36dea0ef5ae"> 1416</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_PCTL_R   (*((volatile unsigned long *)0x4005852C))</span></div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af435bcbfe27516169620232399106245"> 1417</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_ADCCTL_R (*((volatile unsigned long *)0x40058530))</span></div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a168b3e7d125155a02f09fb9a8d0a111d"> 1418</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_DMACTL_R (*((volatile unsigned long *)0x40058534))</span></div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9dc2ae8d5c10dbaabc2f4a57904638ac"> 1419</a></span>&#160;<span class="preprocessor">#define GPIO_PORTA_AHB_SI_R     (*((volatile unsigned long *)0x40058538))</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="comment">// GPIO registers (PORTB AHB)</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab1b82e1cc45cb37f9cc7e244a71ab551"> 1426</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_DATA_BITS_R \</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor">                                ((volatile unsigned long *)0x40059000)</span></div><div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a41170735efe489ad16e1c8ee6b90faf7"> 1428</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_DATA_R   (*((volatile unsigned long *)0x400593FC))</span></div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a385e11402f1b459b5b4ba8a1cd7d8a25"> 1429</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_DIR_R    (*((volatile unsigned long *)0x40059400))</span></div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae53156c73be6d57ff6cece7b8a7bcda3"> 1430</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_IS_R     (*((volatile unsigned long *)0x40059404))</span></div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac995abb9c64e443f9541fec717906b48"> 1431</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_IBE_R    (*((volatile unsigned long *)0x40059408))</span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2279fddd4bd8143eef5a2b22bb2ebfcc"> 1432</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_IEV_R    (*((volatile unsigned long *)0x4005940C))</span></div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8d3d32958d79348b72fc7cdcfc967afb"> 1433</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_IM_R     (*((volatile unsigned long *)0x40059410))</span></div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0d87151ee7c08d3c9de9514a6dadd163"> 1434</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_RIS_R    (*((volatile unsigned long *)0x40059414))</span></div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a90f3fa144ce6d1196bad54a8a99fd9da"> 1435</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_MIS_R    (*((volatile unsigned long *)0x40059418))</span></div><div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a04194782fabc171a0e2912203bf29ed9"> 1436</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_ICR_R    (*((volatile unsigned long *)0x4005941C))</span></div><div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1bb9bc8e9c233e940feed1af1d843e21"> 1437</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_AFSEL_R  (*((volatile unsigned long *)0x40059420))</span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3313cc359187ccbf5c6ec697125376bf"> 1438</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_DR2R_R   (*((volatile unsigned long *)0x40059500))</span></div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a019d67de9cfe41a7fb77e3e193231594"> 1439</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_DR4R_R   (*((volatile unsigned long *)0x40059504))</span></div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9610596c0f574091a1121cb11e2c0f7b"> 1440</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_DR8R_R   (*((volatile unsigned long *)0x40059508))</span></div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa265674f61bfbed5877c5522601a0960"> 1441</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_ODR_R    (*((volatile unsigned long *)0x4005950C))</span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac58a6d53d898e42629a7637907485da6"> 1442</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_PUR_R    (*((volatile unsigned long *)0x40059510))</span></div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a82edf573a10c6b9da3ed2a7f42f1a1d3"> 1443</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_PDR_R    (*((volatile unsigned long *)0x40059514))</span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acc9b6b2191bff9ad517727bbd28a888e"> 1444</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_SLR_R    (*((volatile unsigned long *)0x40059518))</span></div><div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a02d1126cfa7af1ff58d15eeb35ce9287"> 1445</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_DEN_R    (*((volatile unsigned long *)0x4005951C))</span></div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a733cd938eecaa7b2dae3df3637ae7447"> 1446</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_LOCK_R   (*((volatile unsigned long *)0x40059520))</span></div><div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5ceac8ce2fc177596504bba472aed68d"> 1447</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_CR_R     (*((volatile unsigned long *)0x40059524))</span></div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adcc3135482a646c6a7cdd0097ab0a28d"> 1448</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_AMSEL_R  (*((volatile unsigned long *)0x40059528))</span></div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a25bb7438ee8b18a156a880e7507b9252"> 1449</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_PCTL_R   (*((volatile unsigned long *)0x4005952C))</span></div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2c542c6163e450d87e84bb0c5c326d34"> 1450</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_ADCCTL_R (*((volatile unsigned long *)0x40059530))</span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abbd087ebccc9f259dff24ba058ec584a"> 1451</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_DMACTL_R (*((volatile unsigned long *)0x40059534))</span></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab620ec6a48be5a7403f0e6e3f12f17c5"> 1452</a></span>&#160;<span class="preprocessor">#define GPIO_PORTB_AHB_SI_R     (*((volatile unsigned long *)0x40059538))</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="comment">// GPIO registers (PORTC AHB)</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a37fc3973c6385a3d53215f6d81833cd5"> 1459</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_DATA_BITS_R \</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">                                ((volatile unsigned long *)0x4005A000)</span></div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaf38d3d2f33c70bccc6a55d447834ac0"> 1461</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_DATA_R   (*((volatile unsigned long *)0x4005A3FC))</span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7e0e6e2d994e697e7e6c6c91b448df23"> 1462</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_DIR_R    (*((volatile unsigned long *)0x4005A400))</span></div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a37e47112e285e658f4355747615eb33a"> 1463</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_IS_R     (*((volatile unsigned long *)0x4005A404))</span></div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a360d8c1fd766b8fa5a31e8b172733f3b"> 1464</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_IBE_R    (*((volatile unsigned long *)0x4005A408))</span></div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a837dca810d3a1e4e79eb58da632eb83b"> 1465</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_IEV_R    (*((volatile unsigned long *)0x4005A40C))</span></div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae7e6389cc6a9a60a1a72fdb5c5073ef3"> 1466</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_IM_R     (*((volatile unsigned long *)0x4005A410))</span></div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3479acc1e72ad1b93c5b43c26d8c20ee"> 1467</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_RIS_R    (*((volatile unsigned long *)0x4005A414))</span></div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a52f468cc3f364456703430ddd9582969"> 1468</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_MIS_R    (*((volatile unsigned long *)0x4005A418))</span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af59e2f215032c6ecb8ff7a9ebf0c8c20"> 1469</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_ICR_R    (*((volatile unsigned long *)0x4005A41C))</span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a185abcb5444e9684574c73719ed89bbc"> 1470</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_AFSEL_R  (*((volatile unsigned long *)0x4005A420))</span></div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a342fdbedc9af1864ebeee01b5811e627"> 1471</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_DR2R_R   (*((volatile unsigned long *)0x4005A500))</span></div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5d9063c3b0c2b1f8103209cc9fb85839"> 1472</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_DR4R_R   (*((volatile unsigned long *)0x4005A504))</span></div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa12eb15cb7f605e8b2c86692bedbaf53"> 1473</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_DR8R_R   (*((volatile unsigned long *)0x4005A508))</span></div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a13f88e8ad9cc4581710b70a36aefeef1"> 1474</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_ODR_R    (*((volatile unsigned long *)0x4005A50C))</span></div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a85601544e1ac47c7d99e81e3b03422ff"> 1475</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_PUR_R    (*((volatile unsigned long *)0x4005A510))</span></div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a67c5d8293a455ad5467b844146e1f6a6"> 1476</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_PDR_R    (*((volatile unsigned long *)0x4005A514))</span></div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a08b6e1f2fb20e8e6e1f08cad8a6f9e30"> 1477</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_SLR_R    (*((volatile unsigned long *)0x4005A518))</span></div><div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3be5fb73a02a187c8244fc8c20c885b5"> 1478</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_DEN_R    (*((volatile unsigned long *)0x4005A51C))</span></div><div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a339918d9985723bf45dfe32a784a3d81"> 1479</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_LOCK_R   (*((volatile unsigned long *)0x4005A520))</span></div><div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab8229a9ddcdf39e1fc0de1d9ecea548d"> 1480</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_CR_R     (*((volatile unsigned long *)0x4005A524))</span></div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6c79d16a109889b500dbb6ec90476070"> 1481</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_AMSEL_R  (*((volatile unsigned long *)0x4005A528))</span></div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afa4f7275694f77058838a57cf026fdd7"> 1482</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_PCTL_R   (*((volatile unsigned long *)0x4005A52C))</span></div><div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad5040bc03759a2e4cfa726303a6e939c"> 1483</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_ADCCTL_R (*((volatile unsigned long *)0x4005A530))</span></div><div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a034e5c0a04993514551805cfcf37aa13"> 1484</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_DMACTL_R (*((volatile unsigned long *)0x4005A534))</span></div><div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a495b0d810c28f499d59bd8c4c49b037c"> 1485</a></span>&#160;<span class="preprocessor">#define GPIO_PORTC_AHB_SI_R     (*((volatile unsigned long *)0x4005A538))</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment">// GPIO registers (PORTD AHB)</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a23fa19c73e4174aeecbb4a0a4164b068"> 1492</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_DATA_BITS_R \</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">                                ((volatile unsigned long *)0x4005B000)</span></div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab1564e960bc555ce01e1bbc404256019"> 1494</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_DATA_R   (*((volatile unsigned long *)0x4005B3FC))</span></div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a306fc68c2a462475873b62730056fe28"> 1495</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_DIR_R    (*((volatile unsigned long *)0x4005B400))</span></div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab23aec709fa3243a5831795ca529a1be"> 1496</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_IS_R     (*((volatile unsigned long *)0x4005B404))</span></div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aee53441acad4157374f8043eabaaf54d"> 1497</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_IBE_R    (*((volatile unsigned long *)0x4005B408))</span></div><div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af7509014a65a3b49341c95752c432cf3"> 1498</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_IEV_R    (*((volatile unsigned long *)0x4005B40C))</span></div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a396801f95f3192825eb80f581d8374bf"> 1499</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_IM_R     (*((volatile unsigned long *)0x4005B410))</span></div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3f06aaaee3fce08f0c667cf8f5eab087"> 1500</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_RIS_R    (*((volatile unsigned long *)0x4005B414))</span></div><div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad877ab5e3600b2641b613d308fb7bbab"> 1501</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_MIS_R    (*((volatile unsigned long *)0x4005B418))</span></div><div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3235b79ab4653b319f78e4c4990617d3"> 1502</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_ICR_R    (*((volatile unsigned long *)0x4005B41C))</span></div><div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab9e094e49b26bcc7479f2f7e24955068"> 1503</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_AFSEL_R  (*((volatile unsigned long *)0x4005B420))</span></div><div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3fe83f66d7dc252a36c04653940ecc0d"> 1504</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_DR2R_R   (*((volatile unsigned long *)0x4005B500))</span></div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a57fabbea95bc27bde348ac121f924c22"> 1505</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_DR4R_R   (*((volatile unsigned long *)0x4005B504))</span></div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8162ae074c780bbd81ad9923714ad69c"> 1506</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_DR8R_R   (*((volatile unsigned long *)0x4005B508))</span></div><div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afbc13a8f6598f2b54efae4870a6bb739"> 1507</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_ODR_R    (*((volatile unsigned long *)0x4005B50C))</span></div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac5e2cb7804ca226a1cd30893ea3cee36"> 1508</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_PUR_R    (*((volatile unsigned long *)0x4005B510))</span></div><div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4548342339046677529e1949948587ca"> 1509</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_PDR_R    (*((volatile unsigned long *)0x4005B514))</span></div><div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adb6c782b08daac05942329e2d1223887"> 1510</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_SLR_R    (*((volatile unsigned long *)0x4005B518))</span></div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0f7cd7cad7d37b50020828bab75d6a8a"> 1511</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_DEN_R    (*((volatile unsigned long *)0x4005B51C))</span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeb70520d5b683d80a03ffb4e4d9326d0"> 1512</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_LOCK_R   (*((volatile unsigned long *)0x4005B520))</span></div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6ed30e29a467b5c269490ccd638fbe89"> 1513</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_CR_R     (*((volatile unsigned long *)0x4005B524))</span></div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a07d4c68b930ce1aa5cdf9b7de474e417"> 1514</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_AMSEL_R  (*((volatile unsigned long *)0x4005B528))</span></div><div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af851b7aa5b97a3cf48ffab2e57099efb"> 1515</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_PCTL_R   (*((volatile unsigned long *)0x4005B52C))</span></div><div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad8efdb80b18d23a6c6535db424478126"> 1516</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_ADCCTL_R (*((volatile unsigned long *)0x4005B530))</span></div><div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab568c497b5bd33ffcb5e39d1d4b9172a"> 1517</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_DMACTL_R (*((volatile unsigned long *)0x4005B534))</span></div><div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af92731913841b5e8f7d4d2d35b66dec9"> 1518</a></span>&#160;<span class="preprocessor">#define GPIO_PORTD_AHB_SI_R     (*((volatile unsigned long *)0x4005B538))</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="comment">// GPIO registers (PORTE AHB)</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae32e7dc8ae8bbee596e0122874a5d203"> 1525</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_DATA_BITS_R \</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">                                ((volatile unsigned long *)0x4005C000)</span></div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aecdc7163fe09d83120f5c9c935a025a4"> 1527</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_DATA_R   (*((volatile unsigned long *)0x4005C3FC))</span></div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae0b46d14d0adca9481fbd920f14688a3"> 1528</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_DIR_R    (*((volatile unsigned long *)0x4005C400))</span></div><div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afc2a5b45e61b884e214bdc0f3a378067"> 1529</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_IS_R     (*((volatile unsigned long *)0x4005C404))</span></div><div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab9e01cef2ff31e8c1b6a5ac1f846d5de"> 1530</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_IBE_R    (*((volatile unsigned long *)0x4005C408))</span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af822c00e3c96dab7172536c50f7c315a"> 1531</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_IEV_R    (*((volatile unsigned long *)0x4005C40C))</span></div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a43f8d2bded364a779b94cb14309b0119"> 1532</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_IM_R     (*((volatile unsigned long *)0x4005C410))</span></div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a322112d56ff3a2b8e52d799c5780befd"> 1533</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_RIS_R    (*((volatile unsigned long *)0x4005C414))</span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab6e0e98f11a27e04429dafa792f26208"> 1534</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_MIS_R    (*((volatile unsigned long *)0x4005C418))</span></div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6ce749e2706002d688eb0e87b9797b71"> 1535</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_ICR_R    (*((volatile unsigned long *)0x4005C41C))</span></div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af359022721c8d76d3c3e628240b357ce"> 1536</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_AFSEL_R  (*((volatile unsigned long *)0x4005C420))</span></div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa4a968e430741aa386da4bb604c8337b"> 1537</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_DR2R_R   (*((volatile unsigned long *)0x4005C500))</span></div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1612850086415d75758ce4843ddac96e"> 1538</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_DR4R_R   (*((volatile unsigned long *)0x4005C504))</span></div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a17a4bde2765e50d4eb535fde12d1a024"> 1539</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_DR8R_R   (*((volatile unsigned long *)0x4005C508))</span></div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afc82b0923f41e4885ed882cf8d99190c"> 1540</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_ODR_R    (*((volatile unsigned long *)0x4005C50C))</span></div><div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6557c7d2440b7bcdf85c29ae70370c06"> 1541</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_PUR_R    (*((volatile unsigned long *)0x4005C510))</span></div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a81601178c670f417255047e7dec5a074"> 1542</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_PDR_R    (*((volatile unsigned long *)0x4005C514))</span></div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a858101f9d915a07691ca8da123fcb3d2"> 1543</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_SLR_R    (*((volatile unsigned long *)0x4005C518))</span></div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a795e233d22b4afecb9ce6d9581980142"> 1544</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_DEN_R    (*((volatile unsigned long *)0x4005C51C))</span></div><div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae530125041021577e859786ff4a61f9e"> 1545</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_LOCK_R   (*((volatile unsigned long *)0x4005C520))</span></div><div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a065fbaeae3a5f2317481943b83939a74"> 1546</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_CR_R     (*((volatile unsigned long *)0x4005C524))</span></div><div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9084e2f3b9e5296c03129fd10f59585f"> 1547</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_AMSEL_R  (*((volatile unsigned long *)0x4005C528))</span></div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a57c4218acbdb531840d379588e21c69a"> 1548</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_PCTL_R   (*((volatile unsigned long *)0x4005C52C))</span></div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4139004072298add3a38091c5acce98e"> 1549</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_ADCCTL_R (*((volatile unsigned long *)0x4005C530))</span></div><div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aefaec4c72b2683579f60acbd1e92697c"> 1550</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_DMACTL_R (*((volatile unsigned long *)0x4005C534))</span></div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a61b9df19504c3b7b53a9c292bc8f51ab"> 1551</a></span>&#160;<span class="preprocessor">#define GPIO_PORTE_AHB_SI_R     (*((volatile unsigned long *)0x4005C538))</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="comment">// GPIO registers (PORTF AHB)</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa94746c6a574a7dcbbf9bdd73cb2c374"> 1558</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_DATA_BITS_R \</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">                                ((volatile unsigned long *)0x4005D000)</span></div><div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a217d05bb2d0169e45e4ad1e5aeac79f4"> 1560</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_DATA_R   (*((volatile unsigned long *)0x4005D3FC))</span></div><div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a46145a540c1b29fbb74c231dab32a440"> 1561</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_DIR_R    (*((volatile unsigned long *)0x4005D400))</span></div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a590515ddbd2e1e807e9e7ab80e81e12e"> 1562</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_IS_R     (*((volatile unsigned long *)0x4005D404))</span></div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af4556f6cf347dc2fbefd9ddb7b87a315"> 1563</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_IBE_R    (*((volatile unsigned long *)0x4005D408))</span></div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad5e4c44266cb55697e78af8f74595409"> 1564</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_IEV_R    (*((volatile unsigned long *)0x4005D40C))</span></div><div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac917ab0690ce533a1b9bb73245e526a9"> 1565</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_IM_R     (*((volatile unsigned long *)0x4005D410))</span></div><div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab65e3cfb0c0bd82b3e4832f23520d56b"> 1566</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_RIS_R    (*((volatile unsigned long *)0x4005D414))</span></div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9d36090b34979224190d7f981156459c"> 1567</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_MIS_R    (*((volatile unsigned long *)0x4005D418))</span></div><div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4aafbe21be227fb7aa69297eaac267a8"> 1568</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_ICR_R    (*((volatile unsigned long *)0x4005D41C))</span></div><div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1485afc3daf62256df9322ddb736bdbd"> 1569</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_AFSEL_R  (*((volatile unsigned long *)0x4005D420))</span></div><div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aff323f5bb2b8d089345ffc37677caaa7"> 1570</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_DR2R_R   (*((volatile unsigned long *)0x4005D500))</span></div><div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae7b700c7acd5aa9459c56f01a30b3980"> 1571</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_DR4R_R   (*((volatile unsigned long *)0x4005D504))</span></div><div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1b0ef01a6abdc8ed49a5557b25750de9"> 1572</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_DR8R_R   (*((volatile unsigned long *)0x4005D508))</span></div><div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0423cd655c22cabd12c2277fe668bbf4"> 1573</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_ODR_R    (*((volatile unsigned long *)0x4005D50C))</span></div><div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6e6ee3ed709f358c75751ecce1ff1576"> 1574</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_PUR_R    (*((volatile unsigned long *)0x4005D510))</span></div><div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a91a1dacc86465154ffd5cdbc0ada490a"> 1575</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_PDR_R    (*((volatile unsigned long *)0x4005D514))</span></div><div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8d116a55575ff2e94f915051a3fe2ac9"> 1576</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_SLR_R    (*((volatile unsigned long *)0x4005D518))</span></div><div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9101ac2bf227a06ef12c17fe9b27b16d"> 1577</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_DEN_R    (*((volatile unsigned long *)0x4005D51C))</span></div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a724bb6fcd17a4555621d3d2238301e02"> 1578</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_LOCK_R   (*((volatile unsigned long *)0x4005D520))</span></div><div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af135e44ef57f9e4547e6e5e3fb6c7d8c"> 1579</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_CR_R     (*((volatile unsigned long *)0x4005D524))</span></div><div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#add75e8d9864e520cc77f9c5371e2f921"> 1580</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_AMSEL_R  (*((volatile unsigned long *)0x4005D528))</span></div><div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af75856e833af945863eda9f3ec76511b"> 1581</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_PCTL_R   (*((volatile unsigned long *)0x4005D52C))</span></div><div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a744612bf0147db464bb57a67db1d21b7"> 1582</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_ADCCTL_R (*((volatile unsigned long *)0x4005D530))</span></div><div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a39522ea47b5c770ec1d9d0a769c8459e"> 1583</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_DMACTL_R (*((volatile unsigned long *)0x4005D534))</span></div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2fe47b60595f23acb61161ab2025975a"> 1584</a></span>&#160;<span class="preprocessor">#define GPIO_PORTF_AHB_SI_R     (*((volatile unsigned long *)0x4005D538))</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment">// EEPROM registers (EEPROM)</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4fa14b1a9e2a4702375685b942ce5cee"> 1591</a></span>&#160;<span class="preprocessor">#define EEPROM_EESIZE_R         (*((volatile unsigned long *)0x400AF000))</span></div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a40bdc8a118384d44dc5f140b507eb998"> 1592</a></span>&#160;<span class="preprocessor">#define EEPROM_EEBLOCK_R        (*((volatile unsigned long *)0x400AF004))</span></div><div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a26dd6b672dabd072c1eb1ea5df555ba7"> 1593</a></span>&#160;<span class="preprocessor">#define EEPROM_EEOFFSET_R       (*((volatile unsigned long *)0x400AF008))</span></div><div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a988477eb7faa008b9e8846ce94c167f9"> 1594</a></span>&#160;<span class="preprocessor">#define EEPROM_EERDWR_R         (*((volatile unsigned long *)0x400AF010))</span></div><div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6cb2c59837c25886e639d6b35240a6d7"> 1595</a></span>&#160;<span class="preprocessor">#define EEPROM_EERDWRINC_R      (*((volatile unsigned long *)0x400AF014))</span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a112b3443436e35d9cdf86c018132390a"> 1596</a></span>&#160;<span class="preprocessor">#define EEPROM_EEDONE_R         (*((volatile unsigned long *)0x400AF018))</span></div><div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5bcd55054d00186ad38ffe949a7dc9db"> 1597</a></span>&#160;<span class="preprocessor">#define EEPROM_EESUPP_R         (*((volatile unsigned long *)0x400AF01C))</span></div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8848eef3d1a5b081c8c6a2299940bb66"> 1598</a></span>&#160;<span class="preprocessor">#define EEPROM_EEUNLOCK_R       (*((volatile unsigned long *)0x400AF020))</span></div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a772c4ae435a4440ce07760c1fcd9df87"> 1599</a></span>&#160;<span class="preprocessor">#define EEPROM_EEPROT_R         (*((volatile unsigned long *)0x400AF030))</span></div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a265029a2679db079ddb01d5b5e044b8e"> 1600</a></span>&#160;<span class="preprocessor">#define EEPROM_EEPASS0_R        (*((volatile unsigned long *)0x400AF034))</span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a38252cbdc8a4a6209ab170a25b8034d8"> 1601</a></span>&#160;<span class="preprocessor">#define EEPROM_EEPASS1_R        (*((volatile unsigned long *)0x400AF038))</span></div><div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a27d59fb4d906996020347f1f94542989"> 1602</a></span>&#160;<span class="preprocessor">#define EEPROM_EEPASS2_R        (*((volatile unsigned long *)0x400AF03C))</span></div><div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a77fc215a46d81dcd7fa86da5510feb4e"> 1603</a></span>&#160;<span class="preprocessor">#define EEPROM_EEINT_R          (*((volatile unsigned long *)0x400AF040))</span></div><div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aacd454f884622b13ec9644103ccf4c08"> 1604</a></span>&#160;<span class="preprocessor">#define EEPROM_EEHIDE_R         (*((volatile unsigned long *)0x400AF050))</span></div><div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adc208e48153e178be9acde4b7d408f59"> 1605</a></span>&#160;<span class="preprocessor">#define EEPROM_EEDBGME_R        (*((volatile unsigned long *)0x400AF080))</span></div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa55e5b86f5edd4a1e01f519f9a53545e"> 1606</a></span>&#160;<span class="preprocessor">#define EEPROM_PP_R             (*((volatile unsigned long *)0x400AFFC0))</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="comment">// System Exception Module registers (SYSEXC)</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8931157d70c4f922f3a55aa957c6211c"> 1613</a></span>&#160;<span class="preprocessor">#define SYSEXC_RIS_R            (*((volatile unsigned long *)0x400F9000))</span></div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8c66efae9b7c9661a178b9f1e3be65a6"> 1614</a></span>&#160;<span class="preprocessor">#define SYSEXC_IM_R             (*((volatile unsigned long *)0x400F9004))</span></div><div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aac60d44f229f58015b296e876df4059d"> 1615</a></span>&#160;<span class="preprocessor">#define SYSEXC_MIS_R            (*((volatile unsigned long *)0x400F9008))</span></div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7590d2ac78659b438d8784294761a6a7"> 1616</a></span>&#160;<span class="preprocessor">#define SYSEXC_IC_R             (*((volatile unsigned long *)0x400F900C))</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="comment">// Hibernation module registers (HIB)</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a63e6511e0a07b6d906d2ddf07ad20998"> 1623</a></span>&#160;<span class="preprocessor">#define HIB_RTCC_R              (*((volatile unsigned long *)0x400FC000))</span></div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac40206a01ee48e94b052e05e703cd86e"> 1624</a></span>&#160;<span class="preprocessor">#define HIB_RTCM0_R             (*((volatile unsigned long *)0x400FC004))</span></div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6fc02689eabf1df9e32d86decdbec304"> 1625</a></span>&#160;<span class="preprocessor">#define HIB_RTCLD_R             (*((volatile unsigned long *)0x400FC00C))</span></div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adc542cf6ff95d0a360779a3f854abc6b"> 1626</a></span>&#160;<span class="preprocessor">#define HIB_CTL_R               (*((volatile unsigned long *)0x400FC010))</span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a050533c5fe3abd1598633343423d1bd2"> 1627</a></span>&#160;<span class="preprocessor">#define HIB_IM_R                (*((volatile unsigned long *)0x400FC014))</span></div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6fc76343f0b5f2bad05258b76deb5dc1"> 1628</a></span>&#160;<span class="preprocessor">#define HIB_RIS_R               (*((volatile unsigned long *)0x400FC018))</span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a97b090822d2e9af1eda99dc340f379e4"> 1629</a></span>&#160;<span class="preprocessor">#define HIB_MIS_R               (*((volatile unsigned long *)0x400FC01C))</span></div><div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4929a207e7a4a6e0329b8d03d6d90015"> 1630</a></span>&#160;<span class="preprocessor">#define HIB_IC_R                (*((volatile unsigned long *)0x400FC020))</span></div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abddb824cbcb55bd11b9ec2ae9433d7df"> 1631</a></span>&#160;<span class="preprocessor">#define HIB_RTCT_R              (*((volatile unsigned long *)0x400FC024))</span></div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a14abb27a67c19f52f3633052df199d9d"> 1632</a></span>&#160;<span class="preprocessor">#define HIB_RTCSS_R             (*((volatile unsigned long *)0x400FC028))</span></div><div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acfb52a2953a8e29700edd503b1460588"> 1633</a></span>&#160;<span class="preprocessor">#define HIB_DATA_R              (*((volatile unsigned long *)0x400FC030))</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="comment">// FLASH registers (FLASH CTRL)</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a815af6a66624da5e7fb5151d36cf1887"> 1640</a></span>&#160;<span class="preprocessor">#define FLASH_FMA_R             (*((volatile unsigned long *)0x400FD000))</span></div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a31c1116fe0b48148a13f9df480fc0bf1"> 1641</a></span>&#160;<span class="preprocessor">#define FLASH_FMD_R             (*((volatile unsigned long *)0x400FD004))</span></div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aef6f95c857edd1897fcb581723eddd2b"> 1642</a></span>&#160;<span class="preprocessor">#define FLASH_FMC_R             (*((volatile unsigned long *)0x400FD008))</span></div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a78ca8ca862b5a54686abcacfd8e7188a"> 1643</a></span>&#160;<span class="preprocessor">#define FLASH_FCRIS_R           (*((volatile unsigned long *)0x400FD00C))</span></div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a921470b608d270c69469c7a2a90e0565"> 1644</a></span>&#160;<span class="preprocessor">#define FLASH_FCIM_R            (*((volatile unsigned long *)0x400FD010))</span></div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a41ef68b6b8a76de121657000e3c28669"> 1645</a></span>&#160;<span class="preprocessor">#define FLASH_FCMISC_R          (*((volatile unsigned long *)0x400FD014))</span></div><div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2d3de5c10d54f1865185711e4f7ce2af"> 1646</a></span>&#160;<span class="preprocessor">#define FLASH_FMC2_R            (*((volatile unsigned long *)0x400FD020))</span></div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad94557b79a922b76ef081c58f4784ad5"> 1647</a></span>&#160;<span class="preprocessor">#define FLASH_FWBVAL_R          (*((volatile unsigned long *)0x400FD030))</span></div><div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a61c8da975bc6d91a422f560c00a067df"> 1648</a></span>&#160;<span class="preprocessor">#define FLASH_FWBN_R            (*((volatile unsigned long *)0x400FD100))</span></div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a236b7137d7ef96cc31d0a7eae47f68da"> 1649</a></span>&#160;<span class="preprocessor">#define FLASH_FSIZE_R           (*((volatile unsigned long *)0x400FDFC0))</span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adf2087fb200b3a6e21e5741764c17b74"> 1650</a></span>&#160;<span class="preprocessor">#define FLASH_SSIZE_R           (*((volatile unsigned long *)0x400FDFC4))</span></div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1c87b34db89562b0f09f0d415aa87a98"> 1651</a></span>&#160;<span class="preprocessor">#define FLASH_ROMSWMAP_R        (*((volatile unsigned long *)0x400FDFCC))</span></div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#affd7f337126d576700d87f0e349c2d2a"> 1652</a></span>&#160;<span class="preprocessor">#define FLASH_RMCTL_R           (*((volatile unsigned long *)0x400FE0F0))</span></div><div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8ab835c787a1619e3e41a99cdbef73fe"> 1653</a></span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_R         (*((volatile unsigned long *)0x400FE1D0))</span></div><div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a95a5960b9fbce1233cdd3ac950e83ee6"> 1654</a></span>&#160;<span class="preprocessor">#define FLASH_USERREG0_R        (*((volatile unsigned long *)0x400FE1E0))</span></div><div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a74df90fa6b8e0533cce0c8db4c44d872"> 1655</a></span>&#160;<span class="preprocessor">#define FLASH_USERREG1_R        (*((volatile unsigned long *)0x400FE1E4))</span></div><div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afe93c20ccdeecbaa0624fd5a3b4d17e7"> 1656</a></span>&#160;<span class="preprocessor">#define FLASH_USERREG2_R        (*((volatile unsigned long *)0x400FE1E8))</span></div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adebe29d7145f9d7ea263565420683741"> 1657</a></span>&#160;<span class="preprocessor">#define FLASH_USERREG3_R        (*((volatile unsigned long *)0x400FE1EC))</span></div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a11a841d311fafe1d4f692640f4152aad"> 1658</a></span>&#160;<span class="preprocessor">#define FLASH_FMPRE0_R          (*((volatile unsigned long *)0x400FE200))</span></div><div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a59321e011d80e61a12321a74caa97128"> 1659</a></span>&#160;<span class="preprocessor">#define FLASH_FMPRE1_R          (*((volatile unsigned long *)0x400FE204))</span></div><div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a44a1b36e58def99ec0e921fde7ddd584"> 1660</a></span>&#160;<span class="preprocessor">#define FLASH_FMPRE2_R          (*((volatile unsigned long *)0x400FE208))</span></div><div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5f9bf2c68d242c72aedfbe5a733467e1"> 1661</a></span>&#160;<span class="preprocessor">#define FLASH_FMPRE3_R          (*((volatile unsigned long *)0x400FE20C))</span></div><div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a00f3cc7a6c1714ca31cb33641fff516d"> 1662</a></span>&#160;<span class="preprocessor">#define FLASH_FMPPE0_R          (*((volatile unsigned long *)0x400FE400))</span></div><div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3f976aa732a037ff2a87e7ee213f5303"> 1663</a></span>&#160;<span class="preprocessor">#define FLASH_FMPPE1_R          (*((volatile unsigned long *)0x400FE404))</span></div><div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab1ace72d9578ecdfad4f8320b7accbf4"> 1664</a></span>&#160;<span class="preprocessor">#define FLASH_FMPPE2_R          (*((volatile unsigned long *)0x400FE408))</span></div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3f22fbdb7a46be586791d8893cf8d936"> 1665</a></span>&#160;<span class="preprocessor">#define FLASH_FMPPE3_R          (*((volatile unsigned long *)0x400FE40C))</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="comment">// System Control registers (SYSCTL)</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac7186ad3e0888f9e67ac48012d36dcfc"> 1672</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_R           (*((volatile unsigned long *)0x400FE000))</span></div><div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9d5e5112e487c599c7efcf2f6f0e3b44"> 1673</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_R           (*((volatile unsigned long *)0x400FE004))</span></div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac44c07876e403b9422a387dcd3b4bce8"> 1674</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_R            (*((volatile unsigned long *)0x400FE008))</span></div><div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab3c33f4ddb3100716ada301efe505ceb"> 1675</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_R            (*((volatile unsigned long *)0x400FE010))</span></div><div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5cc286b146d45f9d7a187beaab010c4e"> 1676</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_R            (*((volatile unsigned long *)0x400FE014))</span></div><div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7cb95e4beab2fc1443c80614ad94d94b"> 1677</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_R            (*((volatile unsigned long *)0x400FE018))</span></div><div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a63933c6d5e78ac6bb254d089626380f1"> 1678</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_R            (*((volatile unsigned long *)0x400FE01C))</span></div><div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5502db96eef387b050e7ac4230f93790"> 1679</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_R            (*((volatile unsigned long *)0x400FE020))</span></div><div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa66c4bde0b5913d851bd2dc594f387e0"> 1680</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC6_R            (*((volatile unsigned long *)0x400FE024))</span></div><div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1b6e9804f07fba20e1428bafbf699dc6"> 1681</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_R            (*((volatile unsigned long *)0x400FE028))</span></div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad759928430b32372d8cc4d0851cf4a34"> 1682</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_R            (*((volatile unsigned long *)0x400FE02C))</span></div><div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a49e20be541b9ec4df3915a39d5005a74"> 1683</a></span>&#160;<span class="preprocessor">#define SYSCTL_PBORCTL_R        (*((volatile unsigned long *)0x400FE030))</span></div><div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2fd16ae797e425a6cd91f6ad02b8d95d"> 1684</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_R          (*((volatile unsigned long *)0x400FE040))</span></div><div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acc2641ccd6eed374ac5c5d015c66efe5"> 1685</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_R          (*((volatile unsigned long *)0x400FE044))</span></div><div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acac9cd2d01e05f1f3fb303f726db063e"> 1686</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_R          (*((volatile unsigned long *)0x400FE048))</span></div><div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac1e0e3bbc40315eaa5e3cad513d5dae8"> 1687</a></span>&#160;<span class="preprocessor">#define SYSCTL_RIS_R            (*((volatile unsigned long *)0x400FE050))</span></div><div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3a003fb3fb0a47ea893c3d50e8f11cbb"> 1688</a></span>&#160;<span class="preprocessor">#define SYSCTL_IMC_R            (*((volatile unsigned long *)0x400FE054))</span></div><div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a04e33c31981219e7f72471a3efc45c7b"> 1689</a></span>&#160;<span class="preprocessor">#define SYSCTL_MISC_R           (*((volatile unsigned long *)0x400FE058))</span></div><div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3f66569372bd2caa1bf7005a6f25694a"> 1690</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_R           (*((volatile unsigned long *)0x400FE05C))</span></div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adaab842b86f022de9497dd36d1e35643"> 1691</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_R            (*((volatile unsigned long *)0x400FE060))</span></div><div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adee69c701d41de007518f1a96c4c3a78"> 1692</a></span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_R      (*((volatile unsigned long *)0x400FE06C))</span></div><div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0dd31b093c1a83329f67d1df68df4d58"> 1693</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_R           (*((volatile unsigned long *)0x400FE070))</span></div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0f44ab1ca5bc44904b7ed5c13cb33e5a"> 1694</a></span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL_R        (*((volatile unsigned long *)0x400FE07C))</span></div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae5b51b7dacc6ae41e5aa58f590ec290f"> 1695</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_R          (*((volatile unsigned long *)0x400FE100))</span></div><div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1fcd3f93452e84fbad5e4ac025574f62"> 1696</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_R          (*((volatile unsigned long *)0x400FE104))</span></div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2fedfceccf18bd54a499e73d1b76e506"> 1697</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_R          (*((volatile unsigned long *)0x400FE108))</span></div><div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a73c5826db3ea29ce7b83de9a783a4c96"> 1698</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_R          (*((volatile unsigned long *)0x400FE110))</span></div><div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3e98cabde75153d2287444f69d5248df"> 1699</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_R          (*((volatile unsigned long *)0x400FE114))</span></div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab751e900e89cf10d031479e9b071495a"> 1700</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_R          (*((volatile unsigned long *)0x400FE118))</span></div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af343c1af7268a06e9aa1200f02f03684"> 1701</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_R          (*((volatile unsigned long *)0x400FE120))</span></div><div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4e5852b72df9a804a6ba71a6995cf4a9"> 1702</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_R          (*((volatile unsigned long *)0x400FE124))</span></div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a200e3900fa7d4646a844773239872260"> 1703</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_R          (*((volatile unsigned long *)0x400FE128))</span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa721b6b5c4e47c597af50cd5a5d65de1"> 1704</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_R     (*((volatile unsigned long *)0x400FE144))</span></div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3835029025a35c6da817d326bca274ce"> 1705</a></span>&#160;<span class="preprocessor">#define SYSCTL_SYSPROP_R        (*((volatile unsigned long *)0x400FE14C))</span></div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5109b8d479de531d91a3546b9c83bd10"> 1706</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_R       (*((volatile unsigned long *)0x400FE150))</span></div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aed40d4c65c9b40dfa129fb874e7fc12d"> 1707</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_R      (*((volatile unsigned long *)0x400FE154))</span></div><div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a735b56ddf7df6979347a85b4ae4f47d9"> 1708</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_R       (*((volatile unsigned long *)0x400FE160))</span></div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a744f888a44183b2c88087202f3bb74f0"> 1709</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1_R       (*((volatile unsigned long *)0x400FE164))</span></div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab9463d3fa682837e4c50219de950cb0c"> 1710</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLSTAT_R        (*((volatile unsigned long *)0x400FE168))</span></div><div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5d5a7b66d58817102508225a0e564b0e"> 1711</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_R            (*((volatile unsigned long *)0x400FE190))</span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0351ccddf24085b4cf206898701f33df"> 1712</a></span>&#160;<span class="preprocessor">#define SYSCTL_NVMSTAT_R        (*((volatile unsigned long *)0x400FE1A0))</span></div><div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6c89eb1b5f8af4f2ef6f0327a573a3bb"> 1713</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPWD_R           (*((volatile unsigned long *)0x400FE300))</span></div><div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a55e5101785541d496ccbe96827f90355"> 1714</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_R        (*((volatile unsigned long *)0x400FE304))</span></div><div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa38b09baa7787be47d5de917d59490a4"> 1715</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_R         (*((volatile unsigned long *)0x400FE308))</span></div><div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a61c901cca8122dc444dcde27febf4bcf"> 1716</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPDMA_R          (*((volatile unsigned long *)0x400FE30C))</span></div><div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a15ad369a4dedb785d527977caf5be246"> 1717</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPHIB_R          (*((volatile unsigned long *)0x400FE314))</span></div><div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa42cb2119201932479f31b04c37c86b6"> 1718</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_R         (*((volatile unsigned long *)0x400FE318))</span></div><div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6667bf6f43831ecd06ee63d185e41397"> 1719</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPSSI_R          (*((volatile unsigned long *)0x400FE31C))</span></div><div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a71878501999c9619b03d6635e90ce7a1"> 1720</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_R          (*((volatile unsigned long *)0x400FE320))</span></div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a75628537411f38b9f628be949481ae87"> 1721</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUSB_R          (*((volatile unsigned long *)0x400FE328))</span></div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a37f9d343789767f99ec33eee67f0f50c"> 1722</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPCAN_R          (*((volatile unsigned long *)0x400FE334))</span></div><div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2fee184bb1b22399bd7e4d7954487801"> 1723</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPADC_R          (*((volatile unsigned long *)0x400FE338))</span></div><div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4b935618e0e3cbdc3377b9b08113874b"> 1724</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPACMP_R         (*((volatile unsigned long *)0x400FE33C))</span></div><div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a75b39757e3c03f02a082f96fad56ec1a"> 1725</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPPWM_R          (*((volatile unsigned long *)0x400FE340))</span></div><div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9fffc25b493bcbab3231f88d16a90fc0"> 1726</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPQEI_R          (*((volatile unsigned long *)0x400FE344))</span></div><div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad985997e5cb02acb12e7e38179440c03"> 1727</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPEEPROM_R       (*((volatile unsigned long *)0x400FE358))</span></div><div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa182618d5974148d961a630e80bb9371"> 1728</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPWTIMER_R       (*((volatile unsigned long *)0x400FE35C))</span></div><div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6c7ad23ebf3f3882b6a3ce68e62e8847"> 1729</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRWD_R           (*((volatile unsigned long *)0x400FE500))</span></div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a53ca737120084b8a8ec062eaa719d9bb"> 1730</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R        (*((volatile unsigned long *)0x400FE504))</span></div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8e6e5ed25a9ce59ace7a4b935b0002dd"> 1731</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R         (*((volatile unsigned long *)0x400FE508))</span></div><div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a53e1bd02fa3772cbad1ea098b5e2c556"> 1732</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRDMA_R          (*((volatile unsigned long *)0x400FE50C))</span></div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aef720fd9712b10cbf10d25f4fcdbb6aa"> 1733</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRHIB_R          (*((volatile unsigned long *)0x400FE514))</span></div><div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ada3d547363964c8779d4da084f68e3e0"> 1734</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R         (*((volatile unsigned long *)0x400FE518))</span></div><div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad454a8304b0d26925b8885fa72f7f83f"> 1735</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRSSI_R          (*((volatile unsigned long *)0x400FE51C))</span></div><div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7fbe8bda441b725ba824a2a2b64b9cd9"> 1736</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R          (*((volatile unsigned long *)0x400FE520))</span></div><div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a54275be718fdbd1188bc7c9efa7cb84b"> 1737</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUSB_R          (*((volatile unsigned long *)0x400FE528))</span></div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acd9a5418880942ca2e554c67e94e4376"> 1738</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCAN_R          (*((volatile unsigned long *)0x400FE534))</span></div><div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0c9ed0774cee9dfa5c950d1f9748273b"> 1739</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRADC_R          (*((volatile unsigned long *)0x400FE538))</span></div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a623e1b8d0fc3fa59a974ea1aac152bfb"> 1740</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRACMP_R         (*((volatile unsigned long *)0x400FE53C))</span></div><div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7d77b96c64f08785acac28e94bc0d014"> 1741</a></span>&#160;<span class="preprocessor">#define SYSCTL_SREEPROM_R       (*((volatile unsigned long *)0x400FE558))</span></div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2394d71b9771e83758f03f3984ebd25a"> 1742</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRWTIMER_R       (*((volatile unsigned long *)0x400FE55C))</span></div><div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aacaa13e4e32ed71ec1aa8d2195e4539e"> 1743</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWD_R         (*((volatile unsigned long *)0x400FE600))</span></div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad570e5a337adfa22438854ace3596748"> 1744</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R      (*((volatile unsigned long *)0x400FE604))</span></div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6aa1400abe132a6f85e7bb982902f457"> 1745</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R       (*((volatile unsigned long *)0x400FE608))</span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ace36c940e43e40f699b51856f2acadf4"> 1746</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCDMA_R        (*((volatile unsigned long *)0x400FE60C))</span></div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab5791d31a9e0953ff1b4bed4732f1c6a"> 1747</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCHIB_R        (*((volatile unsigned long *)0x400FE614))</span></div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7ba7ce6c5be75ff206c663a817b7f522"> 1748</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R       (*((volatile unsigned long *)0x400FE618))</span></div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9423d547040fb35d731f46a812ec74f6"> 1749</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCSSI_R        (*((volatile unsigned long *)0x400FE61C))</span></div><div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a749eb3fb41b153a2793b3b21d27af38d"> 1750</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R        (*((volatile unsigned long *)0x400FE620))</span></div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5c3a66dc7b37dea8cf4457e9c5ace1c6"> 1751</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUSB_R        (*((volatile unsigned long *)0x400FE628))</span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad495b9acddae4b96c5366b42d02dcac4"> 1752</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCCAN_R        (*((volatile unsigned long *)0x400FE634))</span></div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7c47b96e18e738a06ffbdf91a2c94ed0"> 1753</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCADC_R        (*((volatile unsigned long *)0x400FE638))</span></div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a24ee7f03ccad0bbc1afc088723508a79"> 1754</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCACMP_R       (*((volatile unsigned long *)0x400FE63C))</span></div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a482e0f8a2550a94a060ee26c41320551"> 1755</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCEEPROM_R     (*((volatile unsigned long *)0x400FE658))</span></div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a54638fe13dde2af7f26b94bdf1ff3919"> 1756</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWTIMER_R     (*((volatile unsigned long *)0x400FE65C))</span></div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9ff41f9ff935b8dda2cea682a223b16c"> 1757</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWD_R         (*((volatile unsigned long *)0x400FE700))</span></div><div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adfc7eb94014a7cc0e99e3f28b03346cd"> 1758</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_R      (*((volatile unsigned long *)0x400FE704))</span></div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0a45de9bd0e891b233d085b162589cb5"> 1759</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_R       (*((volatile unsigned long *)0x400FE708))</span></div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a706ab2aae5d26539b5f2ae5325cfb486"> 1760</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCDMA_R        (*((volatile unsigned long *)0x400FE70C))</span></div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a63a2dd155c4ba64adef45adcc2591da5"> 1761</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCHIB_R        (*((volatile unsigned long *)0x400FE714))</span></div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae5b5862869d1e3b91a2ec96da17f125f"> 1762</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_R       (*((volatile unsigned long *)0x400FE718))</span></div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a505b24caf4ffa535c29d96492e4b7609"> 1763</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCSSI_R        (*((volatile unsigned long *)0x400FE71C))</span></div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af27b8e297722a08ad84aa0decdf8f3b8"> 1764</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_R        (*((volatile unsigned long *)0x400FE720))</span></div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a949454dca4849ec13f7e7f68f018b8c0"> 1765</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUSB_R        (*((volatile unsigned long *)0x400FE728))</span></div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad4a0c683ef2eb88ad82df8aade458d90"> 1766</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCCAN_R        (*((volatile unsigned long *)0x400FE734))</span></div><div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2024147da722620bbf1cbe02cda5f3ef"> 1767</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCADC_R        (*((volatile unsigned long *)0x400FE738))</span></div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a17e4e2386f064bde368d8cc40bc3a2bb"> 1768</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCACMP_R       (*((volatile unsigned long *)0x400FE73C))</span></div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad7c162340c8274056a3857a2afa1241f"> 1769</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCEEPROM_R     (*((volatile unsigned long *)0x400FE758))</span></div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a60f1ec012b81164830fab3c12a0699af"> 1770</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWTIMER_R     (*((volatile unsigned long *)0x400FE75C))</span></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a85725233b219a6382e2cbd33309a5cbc"> 1771</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWD_R         (*((volatile unsigned long *)0x400FE800))</span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4032f895e63092ff7d63eb23176597f4"> 1772</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_R      (*((volatile unsigned long *)0x400FE804))</span></div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab9ca369cc261c8a9c7d5a3b40a575027"> 1773</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_R       (*((volatile unsigned long *)0x400FE808))</span></div><div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac2b32f414b2574c50e6ff0218f22179d"> 1774</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCDMA_R        (*((volatile unsigned long *)0x400FE80C))</span></div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afba07b923eea78e4bdf5cf167a22bdf7"> 1775</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCHIB_R        (*((volatile unsigned long *)0x400FE814))</span></div><div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6d7e0cca8dc9dc8f745c441e38d077e4"> 1776</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_R       (*((volatile unsigned long *)0x400FE818))</span></div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa26db1932076dc91a1a4e921db55ab31"> 1777</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCSSI_R        (*((volatile unsigned long *)0x400FE81C))</span></div><div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aebd593ce9b1684919e799b2c5c9da374"> 1778</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_R        (*((volatile unsigned long *)0x400FE820))</span></div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae70aac345434bc3f3a5f19a48f901e5f"> 1779</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUSB_R        (*((volatile unsigned long *)0x400FE828))</span></div><div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ace6b310838b4e3c25f2cf9af70249abd"> 1780</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCCAN_R        (*((volatile unsigned long *)0x400FE834))</span></div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acfd47d630c2406b40a9178259cc856db"> 1781</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCADC_R        (*((volatile unsigned long *)0x400FE838))</span></div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac838b9eceaf7f9b49a7cb3035a80e95d"> 1782</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCACMP_R       (*((volatile unsigned long *)0x400FE83C))</span></div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a41684052d988e150fcbfaad5b44285ac"> 1783</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCEEPROM_R     (*((volatile unsigned long *)0x400FE858))</span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0a39bec6608f3095e1aed8dd8b3bdfdb"> 1784</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWTIMER_R     (*((volatile unsigned long *)0x400FE85C))</span></div><div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a761c949c366ccecbafc6cdc48124f174"> 1785</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCWD_R           (*((volatile unsigned long *)0x400FE900))</span></div><div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0b5734744f0448b33713b4a01bbe56f9"> 1786</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_R        (*((volatile unsigned long *)0x400FE904))</span></div><div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6abb5363e4ea844249531ac014bd61c1"> 1787</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_R         (*((volatile unsigned long *)0x400FE908))</span></div><div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adb715e1f65cdd12a8f4ff113d9e5d13d"> 1788</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCDMA_R          (*((volatile unsigned long *)0x400FE90C))</span></div><div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0b428745d7b2c3c109d81f96867be5cc"> 1789</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCHIB_R          (*((volatile unsigned long *)0x400FE914))</span></div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abcc2c483b05bd22b56adfae74516c3a7"> 1790</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_R         (*((volatile unsigned long *)0x400FE918))</span></div><div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2114cef6f344c742bebcdaa2b64d6f65"> 1791</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCSSI_R          (*((volatile unsigned long *)0x400FE91C))</span></div><div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a62ee9d25b80d247a4a8c4bb20dc0c4a0"> 1792</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_R          (*((volatile unsigned long *)0x400FE920))</span></div><div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7ce209e6d00b5c9425e4d19dd5eac8e3"> 1793</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUSB_R          (*((volatile unsigned long *)0x400FE928))</span></div><div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a68f470c93c501ebf65126750808248d9"> 1794</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCCAN_R          (*((volatile unsigned long *)0x400FE934))</span></div><div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a20c87afb2348382d40a9b540f6f8b90c"> 1795</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCADC_R          (*((volatile unsigned long *)0x400FE938))</span></div><div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8c5c95ee7f6b8792d6692f22bc0cafe3"> 1796</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCACMP_R         (*((volatile unsigned long *)0x400FE93C))</span></div><div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaa47028818f85f8fa798a1b2a50dcfac"> 1797</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCEEPROM_R       (*((volatile unsigned long *)0x400FE958))</span></div><div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a52aec3b10565dc31454572e9505799fe"> 1798</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCWTIMER_R       (*((volatile unsigned long *)0x400FE95C))</span></div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3e9de505c52f79139f36ac7b8ae5cd7b"> 1799</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRWD_R           (*((volatile unsigned long *)0x400FEA00))</span></div><div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad33d7cea8dfa9e200036490dbe1d9054"> 1800</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R        (*((volatile unsigned long *)0x400FEA04))</span></div><div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af7c19d8cfd398550f946f03480ad5824"> 1801</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R         (*((volatile unsigned long *)0x400FEA08))</span></div><div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a83e162d0b575e78f0624384775264762"> 1802</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRDMA_R          (*((volatile unsigned long *)0x400FEA0C))</span></div><div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac24b068da451424a0cbf83c6fd9727f6"> 1803</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRHIB_R          (*((volatile unsigned long *)0x400FEA14))</span></div><div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acbc16a245012f5d94ad0696bc4e9207f"> 1804</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R         (*((volatile unsigned long *)0x400FEA18))</span></div><div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3978f8830db2c8f529446ca38f3db434"> 1805</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRSSI_R          (*((volatile unsigned long *)0x400FEA1C))</span></div><div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae194256bf979770ab86dceeae75b148f"> 1806</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R          (*((volatile unsigned long *)0x400FEA20))</span></div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a327ad2350e75d930c33ca2f6791cc6d9"> 1807</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUSB_R          (*((volatile unsigned long *)0x400FEA28))</span></div><div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1c931472bbaf7e5676091d6372b8e87b"> 1808</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRCAN_R          (*((volatile unsigned long *)0x400FEA34))</span></div><div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8dbd788412218fb5306d60e23add7c65"> 1809</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRADC_R          (*((volatile unsigned long *)0x400FEA38))</span></div><div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a969ea211e409662ed48e2b9753e9f187"> 1810</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRACMP_R         (*((volatile unsigned long *)0x400FEA3C))</span></div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7f1d2b2766930f334ea1e80c6e2451df"> 1811</a></span>&#160;<span class="preprocessor">#define SYSCTL_PREEPROM_R       (*((volatile unsigned long *)0x400FEA58))</span></div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af7ffce20aae0c4feafa13803b8eedfb4"> 1812</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRWTIMER_R       (*((volatile unsigned long *)0x400FEA5C))</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="comment">// Micro Direct Memory Access registers (UDMA)</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afe1b0678bbc39b56106833ab342ec2e0"> 1819</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_R             (*((volatile unsigned long *)0x400FF000))</span></div><div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7927ef7b42bed10fa45b32fd68e283ab"> 1820</a></span>&#160;<span class="preprocessor">#define UDMA_CFG_R              (*((volatile unsigned long *)0x400FF004))</span></div><div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a535637774fd274ee8c97b15a8b5b01e3"> 1821</a></span>&#160;<span class="preprocessor">#define UDMA_CTLBASE_R          (*((volatile unsigned long *)0x400FF008))</span></div><div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a85aeb0891d0d6adf194c45a19970ac6a"> 1822</a></span>&#160;<span class="preprocessor">#define UDMA_ALTBASE_R          (*((volatile unsigned long *)0x400FF00C))</span></div><div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a76d4b2dca55675a06ceffc83d8ed7f13"> 1823</a></span>&#160;<span class="preprocessor">#define UDMA_WAITSTAT_R         (*((volatile unsigned long *)0x400FF010))</span></div><div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a771a177abde26e3dd0687e1efd9d526b"> 1824</a></span>&#160;<span class="preprocessor">#define UDMA_SWREQ_R            (*((volatile unsigned long *)0x400FF014))</span></div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4180c3cdb88e65a7329ebe408c06b78d"> 1825</a></span>&#160;<span class="preprocessor">#define UDMA_USEBURSTSET_R      (*((volatile unsigned long *)0x400FF018))</span></div><div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac9a3e0f4a07ffd4876c9d1e548310ae6"> 1826</a></span>&#160;<span class="preprocessor">#define UDMA_USEBURSTCLR_R      (*((volatile unsigned long *)0x400FF01C))</span></div><div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aee2bf57ffb582113faf4527ac542dfa0"> 1827</a></span>&#160;<span class="preprocessor">#define UDMA_REQMASKSET_R       (*((volatile unsigned long *)0x400FF020))</span></div><div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a93bcc89ee1a6875af8027480c13f1019"> 1828</a></span>&#160;<span class="preprocessor">#define UDMA_REQMASKCLR_R       (*((volatile unsigned long *)0x400FF024))</span></div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a13320ee52ce818091ca56c945afb9114"> 1829</a></span>&#160;<span class="preprocessor">#define UDMA_ENASET_R           (*((volatile unsigned long *)0x400FF028))</span></div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a856b3df8853937cbd0dfdcdbe2678073"> 1830</a></span>&#160;<span class="preprocessor">#define UDMA_ENACLR_R           (*((volatile unsigned long *)0x400FF02C))</span></div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a05fd3dc9db27ef5b9cf2b19c486cc538"> 1831</a></span>&#160;<span class="preprocessor">#define UDMA_ALTSET_R           (*((volatile unsigned long *)0x400FF030))</span></div><div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af50362d141eb39be6e8ce94b22834e4a"> 1832</a></span>&#160;<span class="preprocessor">#define UDMA_ALTCLR_R           (*((volatile unsigned long *)0x400FF034))</span></div><div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7b06cf2518f22e97e45b2e1b281153ab"> 1833</a></span>&#160;<span class="preprocessor">#define UDMA_PRIOSET_R          (*((volatile unsigned long *)0x400FF038))</span></div><div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a98b8468a48bb04b56effeaeba3250de6"> 1834</a></span>&#160;<span class="preprocessor">#define UDMA_PRIOCLR_R          (*((volatile unsigned long *)0x400FF03C))</span></div><div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a835936987afd3afc0425c83fed0f603f"> 1835</a></span>&#160;<span class="preprocessor">#define UDMA_ERRCLR_R           (*((volatile unsigned long *)0x400FF04C))</span></div><div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a234602af4b3b1724b628152bf492474b"> 1836</a></span>&#160;<span class="preprocessor">#define UDMA_CHASGN_R           (*((volatile unsigned long *)0x400FF500))</span></div><div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a50f45f3c3e267da37f7e647c571c8163"> 1837</a></span>&#160;<span class="preprocessor">#define UDMA_CHIS_R             (*((volatile unsigned long *)0x400FF504))</span></div><div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9f97d7cfc3eb43a2da6a97f1690622a7"> 1838</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_R           (*((volatile unsigned long *)0x400FF510))</span></div><div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab70fe7acdc780b04332c1179b343bb89"> 1839</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_R           (*((volatile unsigned long *)0x400FF514))</span></div><div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2531950199c017275822c02be56888d1"> 1840</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_R           (*((volatile unsigned long *)0x400FF518))</span></div><div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2d428894a5e5c7fedafa2e1aa264499a"> 1841</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_R           (*((volatile unsigned long *)0x400FF51C))</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="comment">// Micro Direct Memory Access (uDMA) offsets (UDMA)</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa606cdf39e397d30d7d0d54b0f981966"> 1848</a></span>&#160;<span class="preprocessor">#define UDMA_SRCENDP            0x00000000  // DMA Channel Source Address End</span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;                                            <span class="comment">// Pointer</span></div><div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a62f9c3b98ff9eaa9ca6a3f50e19d928d"> 1850</a></span>&#160;<span class="preprocessor">#define UDMA_DSTENDP            0x00000004  // DMA Channel Destination Address</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;                                            <span class="comment">// End Pointer</span></div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af753e4018af59c9e3206ab05acd61684"> 1852</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL              0x00000008  // DMA Channel Control Word</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment">// NVIC registers (NVIC)</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab335c63546ed75cd020b83589c420de2"> 1859</a></span>&#160;<span class="preprocessor">#define NVIC_INT_TYPE_R         (*((volatile unsigned long *)0xE000E004))</span></div><div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a14491fc0e3977af3f5c71ec8c4975f33"> 1860</a></span>&#160;<span class="preprocessor">#define NVIC_ACTLR_R            (*((volatile unsigned long *)0xE000E008))</span></div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adcfc8530f81c2ebea5d6b229ba4f9d3f"> 1861</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CTRL_R          (*((volatile unsigned long *)0xE000E010))</span></div><div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1c404f068f1ba79d68c7cc4302112da3"> 1862</a></span>&#160;<span class="preprocessor">#define NVIC_ST_RELOAD_R        (*((volatile unsigned long *)0xE000E014))</span></div><div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a83b8a7cd422c2dde3c671c9255216cff"> 1863</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CURRENT_R       (*((volatile unsigned long *)0xE000E018))</span></div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad6e2b1c5e5145bc250c9e863f85adaf5"> 1864</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CAL_R           (*((volatile unsigned long *)0xE000E01C))</span></div><div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a116f514784f648ad8b4634731406bd4c"> 1865</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_R              (*((volatile unsigned long *)0xE000E100))</span></div><div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2579967f4c45e4eaca0f61838ee3687b"> 1866</a></span>&#160;<span class="preprocessor">#define NVIC_EN1_R              (*((volatile unsigned long *)0xE000E104))</span></div><div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a458a44512bb34e55d3bde5b614e5ef6b"> 1867</a></span>&#160;<span class="preprocessor">#define NVIC_EN2_R              (*((volatile unsigned long *)0xE000E108))</span></div><div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad92a7b268415c4b67da7a967eb7f3e57"> 1868</a></span>&#160;<span class="preprocessor">#define NVIC_EN3_R              (*((volatile unsigned long *)0xE000E10C))</span></div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad4d0c725b01a377f9b888b67a2acb712"> 1869</a></span>&#160;<span class="preprocessor">#define NVIC_EN4_R              (*((volatile unsigned long *)0xE000E110))</span></div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a565459a50e1b07fa61a0d5efc4529abc"> 1870</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_R             (*((volatile unsigned long *)0xE000E180))</span></div><div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4eccb4f2da75d2355453ade9684150fd"> 1871</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1_R             (*((volatile unsigned long *)0xE000E184))</span></div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adbc8b170a2514b27f2785ff5e452c60b"> 1872</a></span>&#160;<span class="preprocessor">#define NVIC_DIS2_R             (*((volatile unsigned long *)0xE000E188))</span></div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0b4831fb528d256c9ec6c2af74111a89"> 1873</a></span>&#160;<span class="preprocessor">#define NVIC_DIS3_R             (*((volatile unsigned long *)0xE000E18C))</span></div><div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a212f7f24353edf676ef4d06ab94df6bd"> 1874</a></span>&#160;<span class="preprocessor">#define NVIC_DIS4_R             (*((volatile unsigned long *)0xE000E190))</span></div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7711d5eb6659a97130369dff33889c43"> 1875</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_R            (*((volatile unsigned long *)0xE000E200))</span></div><div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab13c10a2635ca85257e0e6441a395713"> 1876</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1_R            (*((volatile unsigned long *)0xE000E204))</span></div><div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9f050c73479d657950996b4541c43498"> 1877</a></span>&#160;<span class="preprocessor">#define NVIC_PEND2_R            (*((volatile unsigned long *)0xE000E208))</span></div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a681037daca11f479516347b4163ac555"> 1878</a></span>&#160;<span class="preprocessor">#define NVIC_PEND3_R            (*((volatile unsigned long *)0xE000E20C))</span></div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae98f66ec3a9fe454ad12008112de3062"> 1879</a></span>&#160;<span class="preprocessor">#define NVIC_PEND4_R            (*((volatile unsigned long *)0xE000E210))</span></div><div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1d2ee6c9fdba7ec41d4ed852a071d38f"> 1880</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_R          (*((volatile unsigned long *)0xE000E280))</span></div><div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab69cb7cc34e51b4759b573ddde3a7ff5"> 1881</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_R          (*((volatile unsigned long *)0xE000E284))</span></div><div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abb188c6c4b133cee9f55821c80a339fb"> 1882</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND2_R          (*((volatile unsigned long *)0xE000E288))</span></div><div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a528c9ee65313e507835251b4d3c49246"> 1883</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND3_R          (*((volatile unsigned long *)0xE000E28C))</span></div><div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adbfac412774843f2b17303969a55811d"> 1884</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND4_R          (*((volatile unsigned long *)0xE000E290))</span></div><div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af7e01a7a50d12d2cc5aa8ec837b4f3ec"> 1885</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_R          (*((volatile unsigned long *)0xE000E300))</span></div><div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a08d936e0f61f3ae051b69596ffe44bb9"> 1886</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_R          (*((volatile unsigned long *)0xE000E304))</span></div><div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9dd643aae990d9a80963493ff77702e9"> 1887</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE2_R          (*((volatile unsigned long *)0xE000E308))</span></div><div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af0f1fc1d1fe62b3c7fe88c4602b908fd"> 1888</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE3_R          (*((volatile unsigned long *)0xE000E30C))</span></div><div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a648cc5365a37054ac2bf3566584302e6"> 1889</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE4_R          (*((volatile unsigned long *)0xE000E310))</span></div><div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5ee6cb33bdf24be635b0b2715b3adb42"> 1890</a></span>&#160;<span class="preprocessor">#define NVIC_PRI0_R             (*((volatile unsigned long *)0xE000E400))</span></div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afe220c4ac6d767bea3964cd7a1c82b1b"> 1891</a></span>&#160;<span class="preprocessor">#define NVIC_PRI1_R             (*((volatile unsigned long *)0xE000E404))</span></div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad87fe7431448b6cc63171d6bf15f9708"> 1892</a></span>&#160;<span class="preprocessor">#define NVIC_PRI2_R             (*((volatile unsigned long *)0xE000E408))</span></div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a614f72de957a18270cc3f289886a6c5f"> 1893</a></span>&#160;<span class="preprocessor">#define NVIC_PRI3_R             (*((volatile unsigned long *)0xE000E40C))</span></div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a97c926754314606ed21e81bd95eb4853"> 1894</a></span>&#160;<span class="preprocessor">#define NVIC_PRI4_R             (*((volatile unsigned long *)0xE000E410))</span></div><div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6e68aaff24b391826c3aae499ad363f5"> 1895</a></span>&#160;<span class="preprocessor">#define NVIC_PRI5_R             (*((volatile unsigned long *)0xE000E414))</span></div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa3cba9d7384d0e5b3e7cfc346167124b"> 1896</a></span>&#160;<span class="preprocessor">#define NVIC_PRI6_R             (*((volatile unsigned long *)0xE000E418))</span></div><div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a99518c2f441b268bdd8a951931e749a9"> 1897</a></span>&#160;<span class="preprocessor">#define NVIC_PRI7_R             (*((volatile unsigned long *)0xE000E41C))</span></div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8f1ca0fd10e309091183f43fd7d58ed1"> 1898</a></span>&#160;<span class="preprocessor">#define NVIC_PRI8_R             (*((volatile unsigned long *)0xE000E420))</span></div><div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a192eee7be5b14e989c832d78a15ca378"> 1899</a></span>&#160;<span class="preprocessor">#define NVIC_PRI9_R             (*((volatile unsigned long *)0xE000E424))</span></div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9cb9b63bd02c7d6831fa31381358ec1d"> 1900</a></span>&#160;<span class="preprocessor">#define NVIC_PRI10_R            (*((volatile unsigned long *)0xE000E428))</span></div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa2d795f3df280089495eadb7d7da588d"> 1901</a></span>&#160;<span class="preprocessor">#define NVIC_PRI11_R            (*((volatile unsigned long *)0xE000E42C))</span></div><div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abb903cfd92c4aa584137fb2f9eca9fcb"> 1902</a></span>&#160;<span class="preprocessor">#define NVIC_PRI12_R            (*((volatile unsigned long *)0xE000E430))</span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad32032dadc804a97dc1f3a0b2a4e090a"> 1903</a></span>&#160;<span class="preprocessor">#define NVIC_PRI13_R            (*((volatile unsigned long *)0xE000E434))</span></div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abaed9eabcab53fbb990e83f2ff3700f2"> 1904</a></span>&#160;<span class="preprocessor">#define NVIC_PRI14_R            (*((volatile unsigned long *)0xE000E438))</span></div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afc8effc430f19eb58c450c9a38c66445"> 1905</a></span>&#160;<span class="preprocessor">#define NVIC_PRI15_R            (*((volatile unsigned long *)0xE000E43C))</span></div><div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8617599759faf97901cec7d963958bdb"> 1906</a></span>&#160;<span class="preprocessor">#define NVIC_PRI16_R            (*((volatile unsigned long *)0xE000E440))</span></div><div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aead4db234a48df2c992cd5fc9baf2c00"> 1907</a></span>&#160;<span class="preprocessor">#define NVIC_PRI17_R            (*((volatile unsigned long *)0xE000E444))</span></div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad0b136a916af82027c2d45922154b49b"> 1908</a></span>&#160;<span class="preprocessor">#define NVIC_PRI18_R            (*((volatile unsigned long *)0xE000E448))</span></div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6d436a450a2f0970aada1e8c0aef37dd"> 1909</a></span>&#160;<span class="preprocessor">#define NVIC_PRI19_R            (*((volatile unsigned long *)0xE000E44C))</span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3ca8ad4ef8ebb7f86effc2fec3899662"> 1910</a></span>&#160;<span class="preprocessor">#define NVIC_PRI20_R            (*((volatile unsigned long *)0xE000E450))</span></div><div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6255ea624977787a5faddd0634d47344"> 1911</a></span>&#160;<span class="preprocessor">#define NVIC_PRI21_R            (*((volatile unsigned long *)0xE000E454))</span></div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a56f866437cc63a2216b010bc2131de3f"> 1912</a></span>&#160;<span class="preprocessor">#define NVIC_PRI22_R            (*((volatile unsigned long *)0xE000E458))</span></div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aabd494804129745101e6bb27d646c6a7"> 1913</a></span>&#160;<span class="preprocessor">#define NVIC_PRI23_R            (*((volatile unsigned long *)0xE000E45C))</span></div><div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a764e0d78afd7f9051d0eb2950cec41cd"> 1914</a></span>&#160;<span class="preprocessor">#define NVIC_PRI24_R            (*((volatile unsigned long *)0xE000E460))</span></div><div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a44ebba9fd78db317445be1991f8027d8"> 1915</a></span>&#160;<span class="preprocessor">#define NVIC_PRI25_R            (*((volatile unsigned long *)0xE000E464))</span></div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adaf1a4e81fb4daada3c33a6a5dcf72bc"> 1916</a></span>&#160;<span class="preprocessor">#define NVIC_PRI26_R            (*((volatile unsigned long *)0xE000E468))</span></div><div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9d9d4ea5f229d57759c54f8517045092"> 1917</a></span>&#160;<span class="preprocessor">#define NVIC_PRI27_R            (*((volatile unsigned long *)0xE000E46C))</span></div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9ae82090cb85facf8a7d72e0fc0403b0"> 1918</a></span>&#160;<span class="preprocessor">#define NVIC_PRI28_R            (*((volatile unsigned long *)0xE000E470))</span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a11a54ef302801a324047cc2cd68699a8"> 1919</a></span>&#160;<span class="preprocessor">#define NVIC_PRI29_R            (*((volatile unsigned long *)0xE000E474))</span></div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a71d95c288f53958d58da62e89b263290"> 1920</a></span>&#160;<span class="preprocessor">#define NVIC_PRI30_R            (*((volatile unsigned long *)0xE000E478))</span></div><div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9ecb5aab45b5800378cd276125e86be9"> 1921</a></span>&#160;<span class="preprocessor">#define NVIC_PRI31_R            (*((volatile unsigned long *)0xE000E47C))</span></div><div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afbd547cc8e1e744482a27da9f32217ec"> 1922</a></span>&#160;<span class="preprocessor">#define NVIC_PRI32_R            (*((volatile unsigned long *)0xE000E480))</span></div><div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac502555c3d200da4f8deee25ea5b0d7c"> 1923</a></span>&#160;<span class="preprocessor">#define NVIC_PRI33_R            (*((volatile unsigned long *)0xE000E484))</span></div><div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a96dc3ee313f5a7c2ca8d92106fae0669"> 1924</a></span>&#160;<span class="preprocessor">#define NVIC_PRI34_R            (*((volatile unsigned long *)0xE000E488))</span></div><div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa06ab34b7159486977ac5a0180cd0730"> 1925</a></span>&#160;<span class="preprocessor">#define NVIC_CPUID_R            (*((volatile unsigned long *)0xE000ED00))</span></div><div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2abbb6599c6c0a35d4c38de4e60dbf86"> 1926</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_R         (*((volatile unsigned long *)0xE000ED04))</span></div><div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a32315c8fcc675d189d48a2b2f5097606"> 1927</a></span>&#160;<span class="preprocessor">#define NVIC_VTABLE_R           (*((volatile unsigned long *)0xE000ED08))</span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a323015b27500fbe8b2c6537e92e03bc7"> 1928</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_R            (*((volatile unsigned long *)0xE000ED0C))</span></div><div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a92d69b1ac59011ad6af11cc5f659be07"> 1929</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_CTRL_R         (*((volatile unsigned long *)0xE000ED10))</span></div><div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a40c16190c71b807700d9b7c092fe4aba"> 1930</a></span>&#160;<span class="preprocessor">#define NVIC_CFG_CTRL_R         (*((volatile unsigned long *)0xE000ED14))</span></div><div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaf32ad7592a5695ee47b5f66da40cdb0"> 1931</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI1_R         (*((volatile unsigned long *)0xE000ED18))</span></div><div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad47651752c852aa71770b45f9f74927f"> 1932</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI2_R         (*((volatile unsigned long *)0xE000ED1C))</span></div><div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae124bbab8a26211271fe4116d9d33a63"> 1933</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI3_R         (*((volatile unsigned long *)0xE000ED20))</span></div><div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6b09bb2869fbbf59d3efc31d1d284a45"> 1934</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_R     (*((volatile unsigned long *)0xE000ED24))</span></div><div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afec383a5915fb7027a3e71c1211fe924"> 1935</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_R       (*((volatile unsigned long *)0xE000ED28))</span></div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9d205e9765910e214676d9a3846fd0a3"> 1936</a></span>&#160;<span class="preprocessor">#define NVIC_HFAULT_STAT_R      (*((volatile unsigned long *)0xE000ED2C))</span></div><div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a55ea2221c24a95e1bfd30aaff6b6f59a"> 1937</a></span>&#160;<span class="preprocessor">#define NVIC_DEBUG_STAT_R       (*((volatile unsigned long *)0xE000ED30))</span></div><div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5ca3c70013431cd29e51996da147c4f7"> 1938</a></span>&#160;<span class="preprocessor">#define NVIC_MM_ADDR_R          (*((volatile unsigned long *)0xE000ED34))</span></div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae1298974d3465a118437a4617e3de494"> 1939</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_ADDR_R       (*((volatile unsigned long *)0xE000ED38))</span></div><div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4a4f1dc3587eac25feca1de886edf811"> 1940</a></span>&#160;<span class="preprocessor">#define NVIC_CPAC_R             (*((volatile unsigned long *)0xE000ED88))</span></div><div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1ea67ae834a2a91ec8595041aa36b9d0"> 1941</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_TYPE_R         (*((volatile unsigned long *)0xE000ED90))</span></div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1672ded993e802f265bbd273be751a98"> 1942</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_CTRL_R         (*((volatile unsigned long *)0xE000ED94))</span></div><div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab16313b1297dea678d11893e79a6a82e"> 1943</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_NUMBER_R       (*((volatile unsigned long *)0xE000ED98))</span></div><div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac11a10801ed8abefd8180dd0a7d04a12"> 1944</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE_R         (*((volatile unsigned long *)0xE000ED9C))</span></div><div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9a38c9a7382764e138de20dd18c4ee6d"> 1945</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_R         (*((volatile unsigned long *)0xE000EDA0))</span></div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0c7c8b081cd4f7cec41d18ab02281c8c"> 1946</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE1_R        (*((volatile unsigned long *)0xE000EDA4))</span></div><div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a94a984a185fa0eac70967f5d346cb9d9"> 1947</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_R        (*((volatile unsigned long *)0xE000EDA8))</span></div><div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aec0ffda3b9dc4ec184e55f7e5ac357a0"> 1948</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE2_R        (*((volatile unsigned long *)0xE000EDAC))</span></div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae57ef0f634ee66ec997f86a18df1e50d"> 1949</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_R        (*((volatile unsigned long *)0xE000EDB0))</span></div><div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a520f7b9d031f128adbd3c36a6c3a983c"> 1950</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE3_R        (*((volatile unsigned long *)0xE000EDB4))</span></div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6bb4522b3c3ef6b28327a3d193a1806d"> 1951</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_R        (*((volatile unsigned long *)0xE000EDB8))</span></div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acdec05109960efb78c2fc719b78e69ad"> 1952</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_R         (*((volatile unsigned long *)0xE000EDF0))</span></div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad68812bb672ef5e5cf4accec80ccab32"> 1953</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_R         (*((volatile unsigned long *)0xE000EDF4))</span></div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a56bb836adfd737f7d2d4028e3fdc8f1d"> 1954</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_DATA_R         (*((volatile unsigned long *)0xE000EDF8))</span></div><div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7853f9a2c22f2b6ce5d70b14f3d69630"> 1955</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_R          (*((volatile unsigned long *)0xE000EDFC))</span></div><div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab726e13ec19610f5252f69d8596df1ee"> 1956</a></span>&#160;<span class="preprocessor">#define NVIC_SW_TRIG_R          (*((volatile unsigned long *)0xE000EF00))</span></div><div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a004f6f27f984a4076b144868cd0cfe68"> 1957</a></span>&#160;<span class="preprocessor">#define NVIC_FPCC_R             (*((volatile unsigned long *)0xE000EF34))</span></div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa3bb32ef76666cd77c103e320a21b0bc"> 1958</a></span>&#160;<span class="preprocessor">#define NVIC_FPCA_R             (*((volatile unsigned long *)0xE000EF38))</span></div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7a3d0a8b807b93faea485b1053fd18e2"> 1959</a></span>&#160;<span class="preprocessor">#define NVIC_FPDSC_R            (*((volatile unsigned long *)0xE000EF3C))</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="comment">// The following are defines for the bit fields in the WDT_O_LOAD register.</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a36870327cbc00023c449b77376ad9147"> 1966</a></span>&#160;<span class="preprocessor">#define WDT_LOAD_M              0xFFFFFFFF  // Watchdog Load Value</span></div><div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a494bf9e725101b13c43ee610cb8e0def"> 1967</a></span>&#160;<span class="preprocessor">#define WDT_LOAD_S              0</span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="comment">// The following are defines for the bit fields in the WDT_O_VALUE register.</span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a655326a44272faf478d0bf7717131714"> 1974</a></span>&#160;<span class="preprocessor">#define WDT_VALUE_M             0xFFFFFFFF  // Watchdog Value</span></div><div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a62ff83ae1381c3cb5f460a07e8db0007"> 1975</a></span>&#160;<span class="preprocessor">#define WDT_VALUE_S             0</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="comment">// The following are defines for the bit fields in the WDT_O_CTL register.</span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad15bf7ca7e6eec0597926bac420aef68"> 1982</a></span>&#160;<span class="preprocessor">#define WDT_CTL_WRC             0x80000000  // Write Complete</span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adcf1b77c1b15831ef08c3853a84e3253"> 1983</a></span>&#160;<span class="preprocessor">#define WDT_CTL_INTTYPE         0x00000004  // Watchdog Interrupt Type</span></div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1cc49bca545408c53137df9d043c4759"> 1984</a></span>&#160;<span class="preprocessor">#define WDT_CTL_RESEN           0x00000002  // Watchdog Reset Enable</span></div><div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8bb804fd0c63e3291042a8ddb629fcf8"> 1985</a></span>&#160;<span class="preprocessor">#define WDT_CTL_INTEN           0x00000001  // Watchdog Interrupt Enable</span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="comment">// The following are defines for the bit fields in the WDT_O_ICR register.</span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a71ffdbe0c786d30cb92d1d5e5df38588"> 1992</a></span>&#160;<span class="preprocessor">#define WDT_ICR_M               0xFFFFFFFF  // Watchdog Interrupt Clear</span></div><div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4d761708c13db41bedfcdcfbb072e48c"> 1993</a></span>&#160;<span class="preprocessor">#define WDT_ICR_S               0</span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="comment">// The following are defines for the bit fields in the WDT_O_RIS register.</span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae770bc6b3f3266e16e08e9b9c3d42b62"> 2000</a></span>&#160;<span class="preprocessor">#define WDT_RIS_WDTRIS          0x00000001  // Watchdog Raw Interrupt Status</span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="comment">// The following are defines for the bit fields in the WDT_O_MIS register.</span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7e469a35d0d99cf0c6b627e7d9c85875"> 2007</a></span>&#160;<span class="preprocessor">#define WDT_MIS_WDTMIS          0x00000001  // Watchdog Masked Interrupt Status</span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="comment">// The following are defines for the bit fields in the WDT_O_TEST register.</span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a436ba073644f866b24f6a91dba03075d"> 2014</a></span>&#160;<span class="preprocessor">#define WDT_TEST_STALL          0x00000100  // Watchdog Stall Enable</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="comment">// The following are defines for the bit fields in the WDT_O_LOCK register.</span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a640952890765a773b1c9f635c08b1d65"> 2021</a></span>&#160;<span class="preprocessor">#define WDT_LOCK_M              0xFFFFFFFF  // Watchdog Lock</span></div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2e2ae29f9d1e45ee3d57d0f4591bdb31"> 2022</a></span>&#160;<span class="preprocessor">#define WDT_LOCK_UNLOCKED       0x00000000  // Unlocked</span></div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab03291135d770b785b5f38ecb708ed07"> 2023</a></span>&#160;<span class="preprocessor">#define WDT_LOCK_LOCKED         0x00000001  // Locked</span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_O_IM register.</span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac414474a67d745509b5760a7688b77f4"> 2030</a></span>&#160;<span class="preprocessor">#define GPIO_IM_GPIO_M          0x000000FF  // GPIO Interrupt Mask Enable</span></div><div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7e84f82718eece0a49072e98b3b3b8b2"> 2031</a></span>&#160;<span class="preprocessor">#define GPIO_IM_GPIO_S          0</span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_O_RIS register.</span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa41f96080d4d8fcdf1ce8d56da9ac630"> 2038</a></span>&#160;<span class="preprocessor">#define GPIO_RIS_GPIO_M         0x000000FF  // GPIO Interrupt Raw Status</span></div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2f2ed58c944c3a65f4f25df94e962b57"> 2039</a></span>&#160;<span class="preprocessor">#define GPIO_RIS_GPIO_S         0</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_O_MIS register.</span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aca45e2c4712cced6e59d8480ea779591"> 2046</a></span>&#160;<span class="preprocessor">#define GPIO_MIS_GPIO_M         0x000000FF  // GPIO Masked Interrupt Status</span></div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4ce86ec79be6c0fc85d2b0a088a1913a"> 2047</a></span>&#160;<span class="preprocessor">#define GPIO_MIS_GPIO_S         0</span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_O_ICR register.</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae1209846f9e43d432553e5f9466ca36b"> 2054</a></span>&#160;<span class="preprocessor">#define GPIO_ICR_GPIO_M         0x000000FF  // GPIO Interrupt Clear</span></div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab209a5b0c8ce5ae94809d81a57ee96f5"> 2055</a></span>&#160;<span class="preprocessor">#define GPIO_ICR_GPIO_S         0</span></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_O_LOCK register.</span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2729303fb14917085444ca7ea9950de0"> 2062</a></span>&#160;<span class="preprocessor">#define GPIO_LOCK_M             0xFFFFFFFF  // GPIO Lock</span></div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af305885d06875b30bb291f1112dae07a"> 2063</a></span>&#160;<span class="preprocessor">#define GPIO_LOCK_UNLOCKED      0x00000000  // The GPIOCR register is unlocked</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;                                            <span class="comment">// and may be modified</span></div><div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7a8d24da26e9cd83edd54f3e55ecfdfd"> 2065</a></span>&#160;<span class="preprocessor">#define GPIO_LOCK_LOCKED        0x00000001  // The GPIOCR register is locked</span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;                                            <span class="comment">// and may not be modified</span></div><div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab2f3b972378d6e51b86530c38fa62e24"> 2067</a></span>&#160;<span class="preprocessor">#define GPIO_LOCK_KEY           0x4C4F434B  // Unlocks the GPIO_CR register</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_O_SI register.</span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae4458ec8e9bad7e504c0ef8166bad8e9"> 2074</a></span>&#160;<span class="preprocessor">#define GPIO_SI_SUM             0x00000001  // Summary Interrupt</span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_PCTL register for</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="comment">// port A.</span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9379e76ad3f08d4650fd780a8ef861df"> 2082</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA7_M         0xF0000000  // PA7 mask</span></div><div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afc6b99c56fe31ce2e13227d9ea8f840c"> 2083</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA7_I2C1SDA   0x30000000  // I2C1SDA on PA7</span></div><div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a75ab03aedaa7687403011fcce1136af8"> 2084</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA6_M         0x0F000000  // PA6 mask</span></div><div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adac53429d91ec7c1a722d1bb337748c3"> 2085</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA6_I2C1SCL   0x03000000  // I2C1SCL on PA6</span></div><div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a481e68c2664d0931975a13d981ef2baa"> 2086</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA5_M         0x00F00000  // PA5 mask</span></div><div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8c5b82f1f6b26f21e3feb799c431be5e"> 2087</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA5_SSI0TX    0x00200000  // SSI0TX on PA5</span></div><div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1af7f612c88f883ab3cb557ff6133f44"> 2088</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA4_M         0x000F0000  // PA4 mask</span></div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aec6ba3b10eb25f0e4b4b6e010e6d52b4"> 2089</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA4_SSI0RX    0x00020000  // SSI0RX on PA4</span></div><div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a56e5853e04a46c7531beba657be67c3b"> 2090</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA3_M         0x0000F000  // PA3 mask</span></div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeee6eeb60fbe4dfaa5d31a06651874a2"> 2091</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA3_SSI0FSS   0x00002000  // SSI0FSS on PA3</span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab55323c3b3d68acdf5dcfc3f7a10b4e0"> 2092</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA2_M         0x00000F00  // PA2 mask</span></div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a60c511ff73044aad2c48158e124bbd14"> 2093</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA2_SSI0CLK   0x00000200  // SSI0CLK on PA2</span></div><div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adcad506b1f84e0deb7a6ff620f655b4e"> 2094</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA1_M         0x000000F0  // PA1 mask</span></div><div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aec06c160da6aa6e4bc6fc32dbf645e23"> 2095</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA1_U0TX      0x00000010  // U0TX on PA1</span></div><div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a78c1d84defa223dcb4380fbb073bf895"> 2096</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA0_M         0x0000000F  // PA0 mask</span></div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4a99939034cfddec3af1a332cca820a0"> 2097</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PA0_U0RX      0x00000001  // U0RX on PA0</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_PCTL register for</span></div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="comment">// port B.</span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a212b7b89f5dc1d7a72485fbc67ab451e"> 2105</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB7_M         0xF0000000  // PB7 mask</span></div><div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aff6b91501ff3e09c3f9aaa5d6f61f47e"> 2106</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB7_SSI2TX    0x20000000  // SSI2TX on PB7</span></div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adfd7b80c2c829bec95631cf25a3f6fea"> 2107</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB7_T0CCP1    0x70000000  // T0CCP1 on PB7</span></div><div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a69b66e2ff4cc033ed980d92e9569627a"> 2108</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB6_M         0x0F000000  // PB6 mask</span></div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa9eeae5ea569bc8508c957098fc86e57"> 2109</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB6_SSI2RX    0x02000000  // SSI2RX on PB6</span></div><div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2f35c7fd5dcee5f760c817885c07527e"> 2110</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB6_T0CCP0    0x07000000  // T0CCP0 on PB6</span></div><div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a02d37f1b84047c223bb2d22abf7cb7e1"> 2111</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB5_M         0x00F00000  // PB5 mask</span></div><div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a89b217f32a69dbf311fefaf1e9c15a3a"> 2112</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB5_SSI2FSS   0x00200000  // SSI2FSS on PB5</span></div><div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8cebe5dcb0758ea8d00e912708a8c611"> 2113</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB5_T1CCP1    0x00700000  // T1CCP1 on PB5</span></div><div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5643aa8ff576bec6700315d9d67e3744"> 2114</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB5_CAN0TX    0x00800000  // CAN0TX on PB5</span></div><div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a213c1a2ceaf78849098be04d34672af9"> 2115</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB4_M         0x000F0000  // PB4 mask</span></div><div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3d3932d219d8dc4960a856580324e204"> 2116</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB4_SSI2CLK   0x00020000  // SSI2CLK on PB4</span></div><div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a761a9a726571c2bbb09a2a5f4142fc29"> 2117</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB4_T1CCP0    0x00070000  // T1CCP0 on PB4</span></div><div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a28195d49237f88fecb701d5515848d08"> 2118</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB4_CAN0RX    0x00080000  // CAN0RX on PB4</span></div><div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a878bde6e480775419d28d523aa388b8c"> 2119</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB3_M         0x0000F000  // PB3 mask</span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a262d636c0a189f56ad91b10a40dccd51"> 2120</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB3_I2C0SDA   0x00003000  // I2C0SDA on PB3</span></div><div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1524d5bfdc9c9a86542e47e34ca1eba7"> 2121</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB3_T3CCP1    0x00007000  // T3CCP1 on PB3</span></div><div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a18a3ab7b5c50fba97176a878ae2488cf"> 2122</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB2_M         0x00000F00  // PB2 mask</span></div><div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad79b693ec16f5b8af861bf0f77a8a287"> 2123</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB2_I2C0SCL   0x00000300  // I2C0SCL on PB2</span></div><div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8208ba20c3c3bdf104486f6e09badf0b"> 2124</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB2_T3CCP0    0x00000700  // T3CCP0 on PB2</span></div><div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac7ad39b0b5e2b5c96c8be34fd0190566"> 2125</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB1_M         0x000000F0  // PB1 mask</span></div><div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad82581eb6cff51ed7f9568dfea465175"> 2126</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB1_U1TX      0x00000010  // U1TX on PB1</span></div><div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab555c1ae41dc4a6ce6e88db6f0ef3dfe"> 2127</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB1_T2CCP1    0x00000070  // T2CCP1 on PB1</span></div><div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0426e5d3060f98a8b095fff7d5d95410"> 2128</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB0_M         0x0000000F  // PB0 mask</span></div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9a31832c451bbfe1f78a8e37aa258c74"> 2129</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB0_U1RX      0x00000001  // U1RX on PB0</span></div><div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3b4fe84fc322282e009f9869fec634e8"> 2130</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PB0_T2CCP0    0x00000007  // T2CCP0 on PB0</span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_PCTL register for</span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="comment">// port C.</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8670d7a6fa49ec7ca328ecd22cd85880"> 2138</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC7_M         0xF0000000  // PC7 mask</span></div><div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5344e9f080b52ca03c7790e53534a4be"> 2139</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC7_U3TX      0x10000000  // U3TX on PC7</span></div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaeea1c92645d39037695aa611d8c7500"> 2140</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC7_WT1CCP1   0x70000000  // WT1CCP1 on PC7</span></div><div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad065adb789f5953689fb4826c3b68955"> 2141</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC6_M         0x0F000000  // PC6 mask</span></div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a26c0c16b9c8663206a2137a8ab1909e1"> 2142</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC6_U3RX      0x01000000  // U3RX on PC6</span></div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ade9c231865dde2b5c53c702ba542d03c"> 2143</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC6_WT1CCP0   0x07000000  // WT1CCP0 on PC6</span></div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa320d33b5e5ff050892528d618843607"> 2144</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC5_M         0x00F00000  // PC5 mask</span></div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aee05a144cff7fa7745eb8b3e59ff0757"> 2145</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC5_U4TX      0x00100000  // U4TX on PC5</span></div><div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a64d410deafa01037ed4b9606d08dae8d"> 2146</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC5_U1TX      0x00200000  // U1TX on PC5</span></div><div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad1596a3209c34417b174172cf83ff563"> 2147</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC5_WT0CCP1   0x00700000  // WT0CCP1 on PC5</span></div><div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aee42907aa8ba5e7322e93d1bd6dc38fa"> 2148</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC5_U1CTS     0x00800000  // U1CTS on PC5</span></div><div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a26208e1494c2f0013d116b78ee027395"> 2149</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC4_M         0x000F0000  // PC4 mask</span></div><div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab81cd595838cfe32ccb6ac2543794c22"> 2150</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC4_U4RX      0x00010000  // U4RX on PC4</span></div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adb39b895be5a67d2059c34431590d65e"> 2151</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC4_U1RX      0x00020000  // U1RX on PC4</span></div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae67241846dacb4f9c2daaafc25d5c54f"> 2152</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC4_WT0CCP0   0x00070000  // WT0CCP0 on PC4</span></div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa13a3f57df3e853eecf06f189d34d297"> 2153</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC4_U1RTS     0x00080000  // U1RTS on PC4</span></div><div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3872444f3bae93229e0e056afbf75057"> 2154</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC3_M         0x0000F000  // PC3 mask</span></div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a875722e42b72d4338742c857b874cca4"> 2155</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC3_TDO       0x00001000  // TDO on PC3</span></div><div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3781afb67517a0b99d8b2b71cd9d8aba"> 2156</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC3_T5CCP1    0x00007000  // T5CCP1 on PC3</span></div><div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a411709f0ebf65b3d4d14793b92485c94"> 2157</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC2_M         0x00000F00  // PC2 mask</span></div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1003e874b5456f783be9418b0443bed4"> 2158</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC2_TDI       0x00000100  // TDI on PC2</span></div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3271b053c2d0256c0c76f5d011908231"> 2159</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC2_T5CCP0    0x00000700  // T5CCP0 on PC2</span></div><div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a67bf74bfb0577d999848f7a4fc9f860b"> 2160</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC1_M         0x000000F0  // PC1 mask</span></div><div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4286af36b08b3fa8aebea7ca2751da86"> 2161</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC1_TMS       0x00000010  // TMS on PC1</span></div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a92f6405bb1e346f64bf5e516a8042ddb"> 2162</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC1_T4CCP1    0x00000070  // T4CCP1 on PC1</span></div><div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2e3fa9c7785c9e63aff6c3f11ab9b7b2"> 2163</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC0_M         0x0000000F  // PC0 mask</span></div><div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6aea517557436c59985f4ba36c204803"> 2164</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC0_TCK       0x00000001  // TCK on PC0</span></div><div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae9e44e6b432bb87eb7c7b74bfefcbe5e"> 2165</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PC0_T4CCP0    0x00000007  // T4CCP0 on PC0</span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;</div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_PCTL register for</span></div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="comment">// port D.</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a69191dd32d1b7bea2cd5a679c79cf4f1"> 2173</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD7_M         0xF0000000  // PD7 mask</span></div><div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeecc49bcb154500a52f7988a47ed2541"> 2174</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD7_U2TX      0x10000000  // U2TX on PD7</span></div><div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2d76a0b809f0658f1d27ffb849370ee7"> 2175</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD7_WT5CCP1   0x70000000  // WT5CCP1 on PD7</span></div><div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2fa9995a5c47b4f137990870504057ec"> 2176</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD7_NMI       0x80000000  // NMI on PD7</span></div><div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a845f31e6fe57a823f01328a3da6c1341"> 2177</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD6_M         0x0F000000  // PD6 mask</span></div><div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a29cde613fc6036d1b9d6f24901a58bd2"> 2178</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD6_U2RX      0x01000000  // U2RX on PD6</span></div><div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afbe3eb22d7d64b7aef271ff42e42151f"> 2179</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD6_WT5CCP0   0x07000000  // WT5CCP0 on PD6</span></div><div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9b226ee7d79bf7fbf06f0dbbba56be2e"> 2180</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD5_M         0x00F00000  // PD5 mask</span></div><div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a12011a333a88bda2db4c0f117e5d5c02"> 2181</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD5_U6TX      0x00100000  // U6TX on PD5</span></div><div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2e33f02224334bd2d256bded7fa2c81b"> 2182</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD5_WT4CCP1   0x00700000  // WT4CCP1 on PD5</span></div><div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a34526425de77b08101c0ea1e882d943e"> 2183</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD4_M         0x000F0000  // PD4 mask</span></div><div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a662f3e483eb0970b4d014ec23aac7308"> 2184</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD4_U6RX      0x00010000  // U6RX on PD4</span></div><div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a24d6494aa03f2f205c305ccb9e0b3eb5"> 2185</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD4_WT4CCP0   0x00070000  // WT4CCP0 on PD4</span></div><div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a62ef004f28326c2be2452e6ae8f7e8fd"> 2186</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD3_M         0x0000F000  // PD3 mask</span></div><div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a11995bac7b0de156b2b555b621e3bde5"> 2187</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD3_SSI3TX    0x00001000  // SSI3TX on PD3</span></div><div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a58241f9238a1ac3e022b505325685c1d"> 2188</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD3_SSI1TX    0x00002000  // SSI1TX on PD3</span></div><div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a96d58a951bed0b868fcd5a6d9c7a4a95"> 2189</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD3_WT3CCP1   0x00007000  // WT3CCP1 on PD3</span></div><div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a667f8db7d679f4eab6ba83cac67787ef"> 2190</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD2_M         0x00000F00  // PD2 mask</span></div><div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad64ebc458c60ed2beb614e5074605013"> 2191</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD2_SSI3RX    0x00000100  // SSI3RX on PD2</span></div><div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a982b84be7a1d6d39b6e0b47e58836c4a"> 2192</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD2_SSI1RX    0x00000200  // SSI1RX on PD2</span></div><div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad840b82bb5ba4fa80c95c0832c3340d2"> 2193</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD2_WT3CCP0   0x00000700  // WT3CCP0 on PD2</span></div><div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a855bad610f11b8a6968866ba0cbd9c24"> 2194</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD1_M         0x000000F0  // PD1 mask</span></div><div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6a23b3a21ff0f7226c0c1e77acf631e3"> 2195</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD1_SSI3FSS   0x00000010  // SSI3FSS on PD1</span></div><div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a535d9f910110e01372a31f3016f1d0a6"> 2196</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD1_SSI1FSS   0x00000020  // SSI1FSS on PD1</span></div><div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a852dd8e201491d949c5b1c97a7dc902b"> 2197</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD1_I2C3SDA   0x00000030  // I2C3SDA on PD1</span></div><div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aff7606b1640b44345107da737b54eb1b"> 2198</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD1_WT2CCP1   0x00000070  // WT2CCP1 on PD1</span></div><div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ade6c34be537426043cc773043fa3d149"> 2199</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD0_M         0x0000000F  // PD0 mask</span></div><div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a418bf80c25c9fc9f2ba28a6074e87e8d"> 2200</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD0_SSI3CLK   0x00000001  // SSI3CLK on PD0</span></div><div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9813c49b6a8d36c69d2ae184b4346db9"> 2201</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD0_SSI1CLK   0x00000002  // SSI1CLK on PD0</span></div><div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5e34f677c0285f30a18057b0b95584ab"> 2202</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD0_I2C3SCL   0x00000003  // I2C3SCL on PD0</span></div><div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afc4d520c52d1c350b58409dfe1dd7e36"> 2203</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PD0_WT2CCP0   0x00000007  // WT2CCP0 on PD0</span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_PCTL register for</span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="comment">// port E.</span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a081279365ca32350111bc791ac201b5a"> 2211</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE5_M         0x00F00000  // PE5 mask</span></div><div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1dd9ad626b0bc5065b0b8478c8edd2b6"> 2212</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE5_U5TX      0x00100000  // U5TX on PE5</span></div><div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aab01226965b25306fc07a5196d033488"> 2213</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE5_I2C2SDA   0x00300000  // I2C2SDA on PE5</span></div><div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae9cf99d9b2e73fbdc45953e935706c58"> 2214</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE5_CAN0TX    0x00800000  // CAN0TX on PE5</span></div><div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaf034ad8eb5082aa558b1dc9c878c3b8"> 2215</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE4_M         0x000F0000  // PE4 mask</span></div><div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1d9e4ddd46e1ab3361606b76ab920a18"> 2216</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE4_U5RX      0x00010000  // U5RX on PE4</span></div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a214a9abf71f920ad77db01ce4f123777"> 2217</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE4_I2C2SCL   0x00030000  // I2C2SCL on PE4</span></div><div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa25a706ce88410876d86969fecd3f93d"> 2218</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE4_CAN0RX    0x00080000  // CAN0RX on PE4</span></div><div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a23b5aa22c6e5349ea91a1dcc7717e617"> 2219</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE3_M         0x0000F000  // PE3 mask</span></div><div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6ceb906b393ff2e7d44d173d222a8afe"> 2220</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE2_M         0x00000F00  // PE2 mask</span></div><div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af84fe1c5dad25a850dec9c6813a90070"> 2221</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE1_M         0x000000F0  // PE1 mask</span></div><div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac08f65a6d6ee1937bd03f45b5e16870c"> 2222</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE1_U7TX      0x00000010  // U7TX on PE1</span></div><div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a87471b1447d54cf0a725d1f21b085807"> 2223</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE0_M         0x0000000F  // PE0 mask</span></div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1c79c9781ae7964c7ac99d20208b54e0"> 2224</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PE0_U7RX      0x00000001  // U7RX on PE0</span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="comment">// The following are defines for the bit fields in the GPIO_PCTL register for</span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="comment">// port F.</span></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9eb4e7eb9e294006b3562c79fed55756"> 2232</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF4_M         0x000F0000  // PF4 mask</span></div><div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a919a91d8af3119b39fa93f67e9906b90"> 2233</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF4_T2CCP0    0x00070000  // T2CCP0 on PF4</span></div><div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a819e52600da17f52220615724f3364d8"> 2234</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF3_M         0x0000F000  // PF3 mask</span></div><div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5e8c2e7e26d2224eeaf432125b5fb804"> 2235</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF3_SSI1FSS   0x00002000  // SSI1FSS on PF3</span></div><div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4c1250589c53463e8cbfbfb71f177c64"> 2236</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF3_CAN0TX    0x00003000  // CAN0TX on PF3</span></div><div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adbbb77e82f006ab5cb5a2d2189347158"> 2237</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF3_T1CCP1    0x00007000  // T1CCP1 on PF3</span></div><div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae12c315c1c697c04ef9f3524a2960091"> 2238</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF3_TRCLK     0x0000E000  // TRCLK on PF3</span></div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae23eaf94888d7ad24932c3802b7025cf"> 2239</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF2_M         0x00000F00  // PF2 mask</span></div><div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afcb83b1ba058a1a73638eabba39ef334"> 2240</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF2_SSI1CLK   0x00000200  // SSI1CLK on PF2</span></div><div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8dd05ca9813b3afeac7e34f84c0fec2e"> 2241</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF2_T1CCP0    0x00000700  // T1CCP0 on PF2</span></div><div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a94cfd6e958c4f48d77153664815a3b04"> 2242</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF2_TRD0      0x00000E00  // TRD0 on PF2</span></div><div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#affe138e99d86ef06f1a3fc6b10796128"> 2243</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF1_M         0x000000F0  // PF1 mask</span></div><div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a38011e8ccfd594abda855878b5c6ca96"> 2244</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF1_U1CTS     0x00000010  // U1CTS on PF1</span></div><div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0ee70a8512745a6c6826425fbfe53755"> 2245</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF1_SSI1TX    0x00000020  // SSI1TX on PF1</span></div><div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a367d9a09358de869762a5b648e450996"> 2246</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF1_T0CCP1    0x00000070  // T0CCP1 on PF1</span></div><div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab58546931bcd8f913e85b8d9278e7830"> 2247</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF1_C1O       0x00000090  // C1O on PF1</span></div><div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4bf321b6d0b4a0d10ede5a5cf5f91340"> 2248</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF1_TRD1      0x000000E0  // TRD1 on PF1</span></div><div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9627e24e10ff88de254cbfa24c77310d"> 2249</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF0_M         0x0000000F  // PF0 mask</span></div><div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adc65ee5d07fd062d6c61d90db79f8ff6"> 2250</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF0_U1RTS     0x00000001  // U1RTS on PF0</span></div><div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac2f5cac75eb4d2b29c073a1ba163fa70"> 2251</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF0_SSI1RX    0x00000002  // SSI1RX on PF0</span></div><div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac3cbe6bd479d0bb3b42f4c908e5aa20d"> 2252</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF0_CAN0RX    0x00000003  // CAN0RX on PF0</span></div><div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa68050dc1a278049e6d00bf097ea830e"> 2253</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF0_T0CCP0    0x00000007  // T0CCP0 on PF0</span></div><div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4c2f6e4efdff01ee2df091bc71eb6f9f"> 2254</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF0_NMI       0x00000008  // NMI on PF0</span></div><div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a22ffc9d60f49fc2d439c8035e2e33eb1"> 2255</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF0_C0O       0x00000009  // C0O on PF0</span></div><div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ace593de21072117ed17dfbf00c5d9d9d"> 2256</a></span>&#160;<span class="preprocessor">#define GPIO_PCTL_PF0_TRD2      0x0000000E  // TRD2 on PF0</span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_CR0 register.</span></div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afc33c4b7b043f13d035f7d3d89f9a13d"> 2263</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SCR_M           0x0000FF00  // SSI Serial Clock Rate</span></div><div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad448b8bdd1611b78b945036b2c85c362"> 2264</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SPH             0x00000080  // SSI Serial Clock Phase</span></div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af7cdb2c4a4068dd6fb50b6bae0aa2f6d"> 2265</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SPO             0x00000040  // SSI Serial Clock Polarity</span></div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af6e4bbc661f3cc7a137f24d58a7cc5ca"> 2266</a></span>&#160;<span class="preprocessor">#define SSI_CR0_FRF_M           0x00000030  // SSI Frame Format Select</span></div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad61aa990a415319ec805d9c4f9585c3a"> 2267</a></span>&#160;<span class="preprocessor">#define SSI_CR0_FRF_MOTO        0x00000000  // Freescale SPI Frame Format</span></div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a091d7d03efbe28af12064e586701a700"> 2268</a></span>&#160;<span class="preprocessor">#define SSI_CR0_FRF_TI          0x00000010  // Texas Instruments Synchronous</span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;                                            <span class="comment">// Serial Frame Format</span></div><div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a052be4efc05ce89a2c2837f50c3529f2"> 2270</a></span>&#160;<span class="preprocessor">#define SSI_CR0_FRF_NMW         0x00000020  // MICROWIRE Frame Format</span></div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad68778d4ef8eef95119c7977a9fec1f6"> 2271</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_M           0x0000000F  // SSI Data Size Select</span></div><div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5ce8e80906f1116426e8dedd13160c96"> 2272</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_4           0x00000003  // 4-bit data</span></div><div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0769dbe842e03d4ec3adc326c8593d8b"> 2273</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_5           0x00000004  // 5-bit data</span></div><div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abe085d02bd760bfeec712d7cd1cc546e"> 2274</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_6           0x00000005  // 6-bit data</span></div><div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae3de269898287c5d1e549857ac9f56d2"> 2275</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_7           0x00000006  // 7-bit data</span></div><div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aca6d8eec01dc35cfc20f89075b0de30b"> 2276</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_8           0x00000007  // 8-bit data</span></div><div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab5ab3648a5a3fe3518cbae1a7e25d439"> 2277</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_9           0x00000008  // 9-bit data</span></div><div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4dbebab23a0608236477c19d21af13db"> 2278</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_10          0x00000009  // 10-bit data</span></div><div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa88bf75f82912b131722b5493ab74823"> 2279</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_11          0x0000000A  // 11-bit data</span></div><div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a79bdef755ffd7300a8f3b3c1954ba4ff"> 2280</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_12          0x0000000B  // 12-bit data</span></div><div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afe9499318c857d377b65c3e66d064995"> 2281</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_13          0x0000000C  // 13-bit data</span></div><div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a84d41dc0742f68ef9dc43da741a3f0d7"> 2282</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_14          0x0000000D  // 14-bit data</span></div><div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4e74ff45bb07cfc16bb42d971e2c436a"> 2283</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_15          0x0000000E  // 15-bit data</span></div><div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2d27eaaa5043e93158f8c9c9f86f13d0"> 2284</a></span>&#160;<span class="preprocessor">#define SSI_CR0_DSS_16          0x0000000F  // 16-bit data</span></div><div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abd0cd7047845f6a52ed9cb60b0796000"> 2285</a></span>&#160;<span class="preprocessor">#define SSI_CR0_SCR_S           8</span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_CR1 register.</span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acb5e643b2ef5146c259fa512331bf88a"> 2292</a></span>&#160;<span class="preprocessor">#define SSI_CR1_EOT             0x00000010  // End of Transmission</span></div><div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaf7015c8244a4d18bf28dd1f6d7d1e71"> 2293</a></span>&#160;<span class="preprocessor">#define SSI_CR1_SOD             0x00000008  // SSI Slave Mode Output Disable</span></div><div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a736cd39b92a6cbdbefe5cba845f0a23c"> 2294</a></span>&#160;<span class="preprocessor">#define SSI_CR1_MS              0x00000004  // SSI Master/Slave Select</span></div><div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afbe2b458f072bd35828e4cb1b5c3ceb1"> 2295</a></span>&#160;<span class="preprocessor">#define SSI_CR1_SSE             0x00000002  // SSI Synchronous Serial Port</span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l02297"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa4f8c02fe160be0f57fe89043e75f441"> 2297</a></span>&#160;<span class="preprocessor">#define SSI_CR1_LBM             0x00000001  // SSI Loopback Mode</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_DR register.</span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5ddafae7777be33d5eecb99da1b8a05a"> 2304</a></span>&#160;<span class="preprocessor">#define SSI_DR_DATA_M           0x0000FFFF  // SSI Receive/Transmit Data</span></div><div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9b1a44baadd6213589ee861721ac0a0c"> 2305</a></span>&#160;<span class="preprocessor">#define SSI_DR_DATA_S           0</span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_SR register.</span></div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2001ab9e16bea9e0368913d175166305"> 2312</a></span>&#160;<span class="preprocessor">#define SSI_SR_BSY              0x00000010  // SSI Busy Bit</span></div><div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a92a38ea113ddadfe34512396ca7c9a46"> 2313</a></span>&#160;<span class="preprocessor">#define SSI_SR_RFF              0x00000008  // SSI Receive FIFO Full</span></div><div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae0653371c86992b7f364d3909b10fd7b"> 2314</a></span>&#160;<span class="preprocessor">#define SSI_SR_RNE              0x00000004  // SSI Receive FIFO Not Empty</span></div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5d9ec4b4633a33b42c8c1b56e8ca7d0e"> 2315</a></span>&#160;<span class="preprocessor">#define SSI_SR_TNF              0x00000002  // SSI Transmit FIFO Not Full</span></div><div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2b3277b0a04d62e7674155c89881b86c"> 2316</a></span>&#160;<span class="preprocessor">#define SSI_SR_TFE              0x00000001  // SSI Transmit FIFO Empty</span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_CPSR register.</span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1ccb03d587b0533504201b1224cb6710"> 2323</a></span>&#160;<span class="preprocessor">#define SSI_CPSR_CPSDVSR_M      0x000000FF  // SSI Clock Prescale Divisor</span></div><div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab24c55bea4eb7168928b903681f0ceed"> 2324</a></span>&#160;<span class="preprocessor">#define SSI_CPSR_CPSDVSR_S      0</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;</div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_IM register.</span></div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a22cc1ee908ec15a4ae5cec1f77195b53"> 2331</a></span>&#160;<span class="preprocessor">#define SSI_IM_TXIM             0x00000008  // SSI Transmit FIFO Interrupt Mask</span></div><div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a991109b454b7f2a294ce9dd2b523f378"> 2332</a></span>&#160;<span class="preprocessor">#define SSI_IM_RXIM             0x00000004  // SSI Receive FIFO Interrupt Mask</span></div><div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afd3ac990370ed4a0100b719fc1c7da7f"> 2333</a></span>&#160;<span class="preprocessor">#define SSI_IM_RTIM             0x00000002  // SSI Receive Time-Out Interrupt</span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0ac5d6787a248fe1b2c0d4d70f72128b"> 2335</a></span>&#160;<span class="preprocessor">#define SSI_IM_RORIM            0x00000001  // SSI Receive Overrun Interrupt</span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_RIS register.</span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2eadd9397b3638d5da48ccdbaea3185d"> 2343</a></span>&#160;<span class="preprocessor">#define SSI_RIS_TXRIS           0x00000008  // SSI Transmit FIFO Raw Interrupt</span></div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8b1c5d9972afeda4f50dda2690835731"> 2345</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RXRIS           0x00000004  // SSI Receive FIFO Raw Interrupt</span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa886afa014f07c99a181ab319dc28080"> 2347</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RTRIS           0x00000002  // SSI Receive Time-Out Raw</span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5608f1fe7bd658c0d9fd1e2b744abff5"> 2349</a></span>&#160;<span class="preprocessor">#define SSI_RIS_RORRIS          0x00000001  // SSI Receive Overrun Raw</span></div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_MIS register.</span></div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7a5ce5ccfadeba575da88fe9ac2f9841"> 2357</a></span>&#160;<span class="preprocessor">#define SSI_MIS_TXMIS           0x00000008  // SSI Transmit FIFO Masked</span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab28ba2d50a2c09a9cfcf89993a9386f9"> 2359</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RXMIS           0x00000004  // SSI Receive FIFO Masked</span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3cc503e0fe07bef97ba821a1770c7682"> 2361</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RTMIS           0x00000002  // SSI Receive Time-Out Masked</span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a169d9731c6f86b5eeb4cfadc9cdc6ad8"> 2363</a></span>&#160;<span class="preprocessor">#define SSI_MIS_RORMIS          0x00000001  // SSI Receive Overrun Masked</span></div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_ICR register.</span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab08a821d41f3c5491b33d81e51389db2"> 2371</a></span>&#160;<span class="preprocessor">#define SSI_ICR_RTIC            0x00000002  // SSI Receive Time-Out Interrupt</span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac3e8a8e0bb173b6d757377c4c94379ad"> 2373</a></span>&#160;<span class="preprocessor">#define SSI_ICR_RORIC           0x00000001  // SSI Receive Overrun Interrupt</span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_DMACTL register.</span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab8b200e1fd3933a38e600075b6016fac"> 2381</a></span>&#160;<span class="preprocessor">#define SSI_DMACTL_TXDMAE       0x00000002  // Transmit DMA Enable</span></div><div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8220a9b5a0cddf55cf93a685989b1161"> 2382</a></span>&#160;<span class="preprocessor">#define SSI_DMACTL_RXDMAE       0x00000001  // Receive DMA Enable</span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="comment">// The following are defines for the bit fields in the SSI_O_CC register.</span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a10648d28f9051b78571d9a3716559a52"> 2389</a></span>&#160;<span class="preprocessor">#define SSI_CC_CS_M             0x0000000F  // SSI Baud Clock Source</span></div><div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adb0a8a2406b1bdfba538f2ece794b606"> 2390</a></span>&#160;<span class="preprocessor">#define SSI_CC_CS_SYSPLL        0x00000000  // Either the system clock (if the</span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;                                            <span class="comment">// PLL bypass is in effect) or the</span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;                                            <span class="comment">// PLL output (default)</span></div><div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afceeabc207fd2cf6f280acdd4c787fba"> 2393</a></span>&#160;<span class="preprocessor">#define SSI_CC_CS_PIOSC         0x00000005  // PIOSC</span></div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_DR register.</span></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#addc33d9ca903b5498498845fedcc2406"> 2400</a></span>&#160;<span class="preprocessor">#define UART_DR_OE              0x00000800  // UART Overrun Error</span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8abd67385293e64f5736e5faddc68909"> 2401</a></span>&#160;<span class="preprocessor">#define UART_DR_BE              0x00000400  // UART Break Error</span></div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3ce57f5f6c7670322e73a4156223a03c"> 2402</a></span>&#160;<span class="preprocessor">#define UART_DR_PE              0x00000200  // UART Parity Error</span></div><div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a759524d95ccfeb42ae6973ef1e727e92"> 2403</a></span>&#160;<span class="preprocessor">#define UART_DR_FE              0x00000100  // UART Framing Error</span></div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a22aaf05ea69d127eaf6691a66bdbc5ee"> 2404</a></span>&#160;<span class="preprocessor">#define UART_DR_DATA_M          0x000000FF  // Data Transmitted or Received</span></div><div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1238f002497a06f1f8b9647e02d905f8"> 2405</a></span>&#160;<span class="preprocessor">#define UART_DR_DATA_S          0</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_RSR register.</span></div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7d66e764b50faba0d5327e912b6d85a3"> 2412</a></span>&#160;<span class="preprocessor">#define UART_RSR_OE             0x00000008  // UART Overrun Error</span></div><div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a59aa21bf1e8bbec3739106f17e956188"> 2413</a></span>&#160;<span class="preprocessor">#define UART_RSR_BE             0x00000004  // UART Break Error</span></div><div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae017de851d1d1433b4b968b74ed4446b"> 2414</a></span>&#160;<span class="preprocessor">#define UART_RSR_PE             0x00000002  // UART Parity Error</span></div><div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad9663ec3a20819ba90fc7c8e6a3c17cf"> 2415</a></span>&#160;<span class="preprocessor">#define UART_RSR_FE             0x00000001  // UART Framing Error</span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;</div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_ECR register.</span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0e2fd728c428647e0dd5e4d89b45f28c"> 2422</a></span>&#160;<span class="preprocessor">#define UART_ECR_DATA_M         0x000000FF  // Error Clear</span></div><div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a15305879106cb8097452efa867da3361"> 2423</a></span>&#160;<span class="preprocessor">#define UART_ECR_DATA_S         0</span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;</div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_FR register.</span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a08ea2055746abf83b7336ae08dd1c92d"> 2430</a></span>&#160;<span class="preprocessor">#define UART_FR_TXFE            0x00000080  // UART Transmit FIFO Empty</span></div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a842ff6a0449123ede0b5b93425ce902c"> 2431</a></span>&#160;<span class="preprocessor">#define UART_FR_RXFF            0x00000040  // UART Receive FIFO Full</span></div><div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2f6a08ae8a3005e737005cbd607081b1"> 2432</a></span>&#160;<span class="preprocessor">#define UART_FR_TXFF            0x00000020  // UART Transmit FIFO Full</span></div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9ba067e6425a6c5b5aca79874c549364"> 2433</a></span>&#160;<span class="preprocessor">#define UART_FR_RXFE            0x00000010  // UART Receive FIFO Empty</span></div><div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a39a3e9403d1914dba75ca838fdc73364"> 2434</a></span>&#160;<span class="preprocessor">#define UART_FR_BUSY            0x00000008  // UART Busy</span></div><div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3f708d80e15117726f4faf915fc8c349"> 2435</a></span>&#160;<span class="preprocessor">#define UART_FR_CTS             0x00000001  // Clear To Send</span></div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_ILPR register.</span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7b31bca37f095f00620628f598a53e7b"> 2442</a></span>&#160;<span class="preprocessor">#define UART_ILPR_ILPDVSR_M     0x000000FF  // IrDA Low-Power Divisor</span></div><div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a366b9600de152cf525a34e1a53af0116"> 2443</a></span>&#160;<span class="preprocessor">#define UART_ILPR_ILPDVSR_S     0</span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_IBRD register.</span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5ace3260bf95c7829602c4912aa6eda9"> 2450</a></span>&#160;<span class="preprocessor">#define UART_IBRD_DIVINT_M      0x0000FFFF  // Integer Baud-Rate Divisor</span></div><div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae448b4ac43adabad43d706c24ff963cc"> 2451</a></span>&#160;<span class="preprocessor">#define UART_IBRD_DIVINT_S      0</span></div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_FBRD register.</span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ada8c12af23a427c4e085543c1f06a6cb"> 2458</a></span>&#160;<span class="preprocessor">#define UART_FBRD_DIVFRAC_M     0x0000003F  // Fractional Baud-Rate Divisor</span></div><div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7084e060e2194b060761767eacfdf7ca"> 2459</a></span>&#160;<span class="preprocessor">#define UART_FBRD_DIVFRAC_S     0</span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_LCRH register.</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a44c6291aea20dfcb8d75fc9d47c1ee10"> 2466</a></span>&#160;<span class="preprocessor">#define UART_LCRH_SPS           0x00000080  // UART Stick Parity Select</span></div><div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a56360a8705e6e82d4937a20972b82d69"> 2467</a></span>&#160;<span class="preprocessor">#define UART_LCRH_WLEN_M        0x00000060  // UART Word Length</span></div><div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2b26de9efce73ee468f7060ef685bf85"> 2468</a></span>&#160;<span class="preprocessor">#define UART_LCRH_WLEN_5        0x00000000  // 5 bits (default)</span></div><div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6458da85c7d1c15e3f1b6a70893ab906"> 2469</a></span>&#160;<span class="preprocessor">#define UART_LCRH_WLEN_6        0x00000020  // 6 bits</span></div><div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3c312edc8c30df376cbb7a702d799c12"> 2470</a></span>&#160;<span class="preprocessor">#define UART_LCRH_WLEN_7        0x00000040  // 7 bits</span></div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae0e27af519dfbffe6d6a50942bdf30f7"> 2471</a></span>&#160;<span class="preprocessor">#define UART_LCRH_WLEN_8        0x00000060  // 8 bits</span></div><div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac63fc7bdadb98a24125de76e1468510e"> 2472</a></span>&#160;<span class="preprocessor">#define UART_LCRH_FEN           0x00000010  // UART Enable FIFOs</span></div><div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3aa637fc03bb39a175932d19c48e2e5b"> 2473</a></span>&#160;<span class="preprocessor">#define UART_LCRH_STP2          0x00000008  // UART Two Stop Bits Select</span></div><div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aff1a8a6c54483dbf84d1902397d47b7b"> 2474</a></span>&#160;<span class="preprocessor">#define UART_LCRH_EPS           0x00000004  // UART Even Parity Select</span></div><div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af1d5a9b375d10c260bf2e7b85bcbfe0b"> 2475</a></span>&#160;<span class="preprocessor">#define UART_LCRH_PEN           0x00000002  // UART Parity Enable</span></div><div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a80da31de1b31f9d4cd25906e43a9a919"> 2476</a></span>&#160;<span class="preprocessor">#define UART_LCRH_BRK           0x00000001  // UART Send Break</span></div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_CTL register.</span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4d522022557e403572e518db25b3cf5c"> 2483</a></span>&#160;<span class="preprocessor">#define UART_CTL_RXE            0x00000200  // UART Receive Enable</span></div><div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac81859db681e3918f88e0f7aea596a06"> 2484</a></span>&#160;<span class="preprocessor">#define UART_CTL_TXE            0x00000100  // UART Transmit Enable</span></div><div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad6ac64f4d5b8d6377bfd1d3799813710"> 2485</a></span>&#160;<span class="preprocessor">#define UART_CTL_LBE            0x00000080  // UART Loop Back Enable</span></div><div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afe830fab8bf36f567e24c9b09f8660df"> 2486</a></span>&#160;<span class="preprocessor">#define UART_CTL_LIN            0x00000040  // LIN Mode Enable</span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0e25d885a9f3a9afed6cae6cbda20273"> 2487</a></span>&#160;<span class="preprocessor">#define UART_CTL_HSE            0x00000020  // High-Speed Enable</span></div><div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a94ba876fdc237d15d664750dc8035264"> 2488</a></span>&#160;<span class="preprocessor">#define UART_CTL_EOT            0x00000010  // End of Transmission</span></div><div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad1df1c7e40e3fb26b09e99f3a15105f6"> 2489</a></span>&#160;<span class="preprocessor">#define UART_CTL_SMART          0x00000008  // ISO 7816 Smart Card Support</span></div><div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aabde3e1386574ce4f971c731fe5cd478"> 2490</a></span>&#160;<span class="preprocessor">#define UART_CTL_SIRLP          0x00000004  // UART SIR Low-Power Mode</span></div><div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5b9bcd2c0a0180f3a61c1aa0afa36697"> 2491</a></span>&#160;<span class="preprocessor">#define UART_CTL_SIREN          0x00000002  // UART SIR Enable</span></div><div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3d170d515d0d3082a4a4720c2a8c4fde"> 2492</a></span>&#160;<span class="preprocessor">#define UART_CTL_UARTEN         0x00000001  // UART Enable</span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_IFLS register.</span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab59634e01aae08d0f8e4dfc07d3e4f2a"> 2499</a></span>&#160;<span class="preprocessor">#define UART_IFLS_RX_M          0x00000038  // UART Receive Interrupt FIFO</span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;                                            <span class="comment">// Level Select</span></div><div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab4900202b2ff31ed0a12b5742dbc24bf"> 2501</a></span>&#160;<span class="preprocessor">#define UART_IFLS_RX1_8         0x00000000  // RX FIFO &gt;= 1/8 full</span></div><div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6e52819e38918fe902ea64e3c3eaaa24"> 2502</a></span>&#160;<span class="preprocessor">#define UART_IFLS_RX2_8         0x00000008  // RX FIFO &gt;= 1/4 full</span></div><div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1daffda1d572d2e0ab26a61e1a7586a6"> 2503</a></span>&#160;<span class="preprocessor">#define UART_IFLS_RX4_8         0x00000010  // RX FIFO &gt;= 1/2 full (default)</span></div><div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abb827d5cbe37db0d49df5c2a1ff10c52"> 2504</a></span>&#160;<span class="preprocessor">#define UART_IFLS_RX6_8         0x00000018  // RX FIFO &gt;= 3/4 full</span></div><div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a130ca29814118526aed223296348e951"> 2505</a></span>&#160;<span class="preprocessor">#define UART_IFLS_RX7_8         0x00000020  // RX FIFO &gt;= 7/8 full</span></div><div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a34d7f62cc93dc2490604bcf4e6afcb1f"> 2506</a></span>&#160;<span class="preprocessor">#define UART_IFLS_TX_M          0x00000007  // UART Transmit Interrupt FIFO</span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;                                            <span class="comment">// Level Select</span></div><div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af5b9a2117068af5a87a9897487100b18"> 2508</a></span>&#160;<span class="preprocessor">#define UART_IFLS_TX1_8         0x00000000  // TX FIFO &lt;= 1/8 full</span></div><div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a047badc38e4a7f3cd80fd8f8d652080f"> 2509</a></span>&#160;<span class="preprocessor">#define UART_IFLS_TX2_8         0x00000001  // TX FIFO &lt;= 1/4 full</span></div><div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac74dc6ca9e964467043b0a884e2cc497"> 2510</a></span>&#160;<span class="preprocessor">#define UART_IFLS_TX4_8         0x00000002  // TX FIFO &lt;= 1/2 full (default)</span></div><div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a436bb4f6fc96c00ab01eedb2e70cf271"> 2511</a></span>&#160;<span class="preprocessor">#define UART_IFLS_TX6_8         0x00000003  // TX FIFO &lt;= 3/4 full</span></div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a29245e96e6204fa081642971ee65e103"> 2512</a></span>&#160;<span class="preprocessor">#define UART_IFLS_TX7_8         0x00000004  // TX FIFO &lt;= 7/8 full</span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_IM register.</span></div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3b11e7cfa01c185335cb158f34db2ba3"> 2519</a></span>&#160;<span class="preprocessor">#define UART_IM_LME5IM          0x00008000  // LIN Mode Edge 5 Interrupt Mask</span></div><div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abde8ea82682a67057ad6541d737c9451"> 2520</a></span>&#160;<span class="preprocessor">#define UART_IM_LME1IM          0x00004000  // LIN Mode Edge 1 Interrupt Mask</span></div><div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aedf14b595013f396376ba168660967f2"> 2521</a></span>&#160;<span class="preprocessor">#define UART_IM_LMSBIM          0x00002000  // LIN Mode Sync Break Interrupt</span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae7a05ad05d5e3ba626aa112f6572a83c"> 2523</a></span>&#160;<span class="preprocessor">#define UART_IM_9BITIM          0x00001000  // 9-Bit Mode Interrupt Mask</span></div><div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a31eb54dcaa6a8b8f0cfa9b2546ecf90a"> 2524</a></span>&#160;<span class="preprocessor">#define UART_IM_OEIM            0x00000400  // UART Overrun Error Interrupt</span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a46f192668edb0a97e140d59d561f8018"> 2526</a></span>&#160;<span class="preprocessor">#define UART_IM_BEIM            0x00000200  // UART Break Error Interrupt Mask</span></div><div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a82fb24baaca8bb73091c345efce113ba"> 2527</a></span>&#160;<span class="preprocessor">#define UART_IM_PEIM            0x00000100  // UART Parity Error Interrupt Mask</span></div><div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa1bc63532f94fa71e77b820c211642e9"> 2528</a></span>&#160;<span class="preprocessor">#define UART_IM_FEIM            0x00000080  // UART Framing Error Interrupt</span></div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a527c259858bfb707366288c0469c38e2"> 2530</a></span>&#160;<span class="preprocessor">#define UART_IM_RTIM            0x00000040  // UART Receive Time-Out Interrupt</span></div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2a390d47a4075123384c44717159d4bd"> 2532</a></span>&#160;<span class="preprocessor">#define UART_IM_TXIM            0x00000020  // UART Transmit Interrupt Mask</span></div><div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abad98dd5a214f571cb0dca49383fed17"> 2533</a></span>&#160;<span class="preprocessor">#define UART_IM_RXIM            0x00000010  // UART Receive Interrupt Mask</span></div><div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa6074fe2122c83eea06b72ba0e201cf3"> 2534</a></span>&#160;<span class="preprocessor">#define UART_IM_CTSMIM          0x00000002  // UART Clear to Send Modem</span></div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;                                            <span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;</div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_RIS register.</span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a64a58819a113b0fcc80f83c2c2ae4ea0"> 2542</a></span>&#160;<span class="preprocessor">#define UART_RIS_LME5RIS        0x00008000  // LIN Mode Edge 5 Raw Interrupt</span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a032d9efd9f87b55110a4879e570b92a2"> 2544</a></span>&#160;<span class="preprocessor">#define UART_RIS_LME1RIS        0x00004000  // LIN Mode Edge 1 Raw Interrupt</span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af5625cfb56a0867268fb1ab1e1dcbb76"> 2546</a></span>&#160;<span class="preprocessor">#define UART_RIS_LMSBRIS        0x00002000  // LIN Mode Sync Break Raw</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac993291b0a49a03a48d1c3c284aee533"> 2548</a></span>&#160;<span class="preprocessor">#define UART_RIS_9BITRIS        0x00001000  // 9-Bit Mode Raw Interrupt Status</span></div><div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a11d8e1b1aba3ace167d233a5d09b7fca"> 2549</a></span>&#160;<span class="preprocessor">#define UART_RIS_OERIS          0x00000400  // UART Overrun Error Raw Interrupt</span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a303312aa60ec145d3c5d780a75a05f40"> 2551</a></span>&#160;<span class="preprocessor">#define UART_RIS_BERIS          0x00000200  // UART Break Error Raw Interrupt</span></div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2246a028ff7429bcddfdc9735a9a7481"> 2553</a></span>&#160;<span class="preprocessor">#define UART_RIS_PERIS          0x00000100  // UART Parity Error Raw Interrupt</span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afe6a00b730c17b146b148fdc5013a786"> 2555</a></span>&#160;<span class="preprocessor">#define UART_RIS_FERIS          0x00000080  // UART Framing Error Raw Interrupt</span></div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6b0800b96f3dba1a382944049fe752de"> 2557</a></span>&#160;<span class="preprocessor">#define UART_RIS_RTRIS          0x00000040  // UART Receive Time-Out Raw</span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a015712c3da86b67df5d3476b916c7d5a"> 2559</a></span>&#160;<span class="preprocessor">#define UART_RIS_TXRIS          0x00000020  // UART Transmit Raw Interrupt</span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5316f24cbc5dfe26fdb08fb554d36e4c"> 2561</a></span>&#160;<span class="preprocessor">#define UART_RIS_RXRIS          0x00000010  // UART Receive Raw Interrupt</span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae69f897d7b1b83d511226c5220a69e6e"> 2563</a></span>&#160;<span class="preprocessor">#define UART_RIS_CTSRIS         0x00000002  // UART Clear to Send Modem Raw</span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;</div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_MIS register.</span></div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7bed18b6b1c5ae271c2e7020a3310e31"> 2571</a></span>&#160;<span class="preprocessor">#define UART_MIS_LME5MIS        0x00008000  // LIN Mode Edge 5 Masked Interrupt</span></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a89becfe5167ac48d9833ee7b5e8f7a17"> 2573</a></span>&#160;<span class="preprocessor">#define UART_MIS_LME1MIS        0x00004000  // LIN Mode Edge 1 Masked Interrupt</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a05ae109553f426a7e05073394f39361f"> 2575</a></span>&#160;<span class="preprocessor">#define UART_MIS_LMSBMIS        0x00002000  // LIN Mode Sync Break Masked</span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aecab4cb8f156356b50b738ab7c7ebeb7"> 2577</a></span>&#160;<span class="preprocessor">#define UART_MIS_9BITMIS        0x00001000  // 9-Bit Mode Masked Interrupt</span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aedbd4da61074ef1d9dca18fab28e759a"> 2579</a></span>&#160;<span class="preprocessor">#define UART_MIS_OEMIS          0x00000400  // UART Overrun Error Masked</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa556f30b086326cae5664fcd21828f89"> 2581</a></span>&#160;<span class="preprocessor">#define UART_MIS_BEMIS          0x00000200  // UART Break Error Masked</span></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7a673bd27ed474a3a027a064f7e085c3"> 2583</a></span>&#160;<span class="preprocessor">#define UART_MIS_PEMIS          0x00000100  // UART Parity Error Masked</span></div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a78e27e0733dcfe5b63508668d8f16003"> 2585</a></span>&#160;<span class="preprocessor">#define UART_MIS_FEMIS          0x00000080  // UART Framing Error Masked</span></div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a204c9da24bd07516220e8d42604e0fbc"> 2587</a></span>&#160;<span class="preprocessor">#define UART_MIS_RTMIS          0x00000040  // UART Receive Time-Out Masked</span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a60d34063d4ba4c39b7068b4211a5fb65"> 2589</a></span>&#160;<span class="preprocessor">#define UART_MIS_TXMIS          0x00000020  // UART Transmit Masked Interrupt</span></div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a51ffb88d9f19dcc1852cdd09cae56a49"> 2591</a></span>&#160;<span class="preprocessor">#define UART_MIS_RXMIS          0x00000010  // UART Receive Masked Interrupt</span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0e08cdd4220d37ffaf4fbc8ca6fe007a"> 2593</a></span>&#160;<span class="preprocessor">#define UART_MIS_CTSMIS         0x00000002  // UART Clear to Send Modem Masked</span></div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;</div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_ICR register.</span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae9274fca73ab0fbde1d3043b1182e75a"> 2601</a></span>&#160;<span class="preprocessor">#define UART_ICR_LME5IC         0x00008000  // LIN Mode Edge 5 Interrupt Clear</span></div><div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af41928d1b80f204e17edf6e6d1649ef7"> 2602</a></span>&#160;<span class="preprocessor">#define UART_ICR_LME1IC         0x00004000  // LIN Mode Edge 1 Interrupt Clear</span></div><div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0b4d2ab4a9f5db845f7529a93f7928c5"> 2603</a></span>&#160;<span class="preprocessor">#define UART_ICR_LMSBIC         0x00002000  // LIN Mode Sync Break Interrupt</span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae190da998a2ce08bda3268bd74d05625"> 2605</a></span>&#160;<span class="preprocessor">#define UART_ICR_9BITIC         0x00001000  // 9-Bit Mode Interrupt Clear</span></div><div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2702ef112b66762428860496a17d5ac7"> 2606</a></span>&#160;<span class="preprocessor">#define UART_ICR_OEIC           0x00000400  // Overrun Error Interrupt Clear</span></div><div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa7871455810b637d6dabd49f93e9f938"> 2607</a></span>&#160;<span class="preprocessor">#define UART_ICR_BEIC           0x00000200  // Break Error Interrupt Clear</span></div><div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6cab3fec193ca085929fb647fb172a51"> 2608</a></span>&#160;<span class="preprocessor">#define UART_ICR_PEIC           0x00000100  // Parity Error Interrupt Clear</span></div><div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acfd4c00cc220a03cf93ea650992ac74c"> 2609</a></span>&#160;<span class="preprocessor">#define UART_ICR_FEIC           0x00000080  // Framing Error Interrupt Clear</span></div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a65814d8aaa727ed2aa9405f9e4dbed93"> 2610</a></span>&#160;<span class="preprocessor">#define UART_ICR_RTIC           0x00000040  // Receive Time-Out Interrupt Clear</span></div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab3da8a34e068343959956f8bb62be16b"> 2611</a></span>&#160;<span class="preprocessor">#define UART_ICR_TXIC           0x00000020  // Transmit Interrupt Clear</span></div><div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a55a9e3dbecd089ab7e2859a62a1227ed"> 2612</a></span>&#160;<span class="preprocessor">#define UART_ICR_RXIC           0x00000010  // Receive Interrupt Clear</span></div><div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1a19b6e05f231db89b0bcb70b63f812c"> 2613</a></span>&#160;<span class="preprocessor">#define UART_ICR_CTSMIC         0x00000002  // UART Clear to Send Modem</span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;                                            <span class="comment">// Interrupt Clear</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;</div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_DMACTL register.</span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab1fd3871951b17e306c5e616f0c131a0"> 2621</a></span>&#160;<span class="preprocessor">#define UART_DMACTL_DMAERR      0x00000004  // DMA on Error</span></div><div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a237d4a08c2819e668fb7d7fb5ad308cd"> 2622</a></span>&#160;<span class="preprocessor">#define UART_DMACTL_TXDMAE      0x00000002  // Transmit DMA Enable</span></div><div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad01fa53a8abced4fbc821b3c34289d1a"> 2623</a></span>&#160;<span class="preprocessor">#define UART_DMACTL_RXDMAE      0x00000001  // Receive DMA Enable</span></div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;</div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_LCTL register.</span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6413fd8407229734f3222fcf3916e573"> 2630</a></span>&#160;<span class="preprocessor">#define UART_LCTL_BLEN_M        0x00000030  // Sync Break Length</span></div><div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a79a1ceca660d027fe4743a290816c0f8"> 2631</a></span>&#160;<span class="preprocessor">#define UART_LCTL_BLEN_13T      0x00000000  // Sync break length is 13T bits</span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;                                            <span class="comment">// (default)</span></div><div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4bf662defab18af97f5973c232ec08f8"> 2633</a></span>&#160;<span class="preprocessor">#define UART_LCTL_BLEN_14T      0x00000010  // Sync break length is 14T bits</span></div><div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad8da29741fc4d2fbf008b38ea94287a9"> 2634</a></span>&#160;<span class="preprocessor">#define UART_LCTL_BLEN_15T      0x00000020  // Sync break length is 15T bits</span></div><div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab30fd25f25590abb6c2cb1e1fc56cca9"> 2635</a></span>&#160;<span class="preprocessor">#define UART_LCTL_BLEN_16T      0x00000030  // Sync break length is 16T bits</span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae23b5e9084af31d3c231a4adf4b5a0ff"> 2636</a></span>&#160;<span class="preprocessor">#define UART_LCTL_MASTER        0x00000001  // LIN Master Enable</span></div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;</div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_LSS register.</span></div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aff5369decbaf5714735d18b0a2562255"> 2643</a></span>&#160;<span class="preprocessor">#define UART_LSS_TSS_M          0x0000FFFF  // Timer Snap Shot</span></div><div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a64c16f48dd14d80c494e350023e17715"> 2644</a></span>&#160;<span class="preprocessor">#define UART_LSS_TSS_S          0</span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;</div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_LTIM register.</span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a960b189b3edd509f1ca782b8f59351bc"> 2651</a></span>&#160;<span class="preprocessor">#define UART_LTIM_TIMER_M       0x0000FFFF  // Timer Value</span></div><div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2fd1ea7e0611e31e2cb7d27d7fd9916f"> 2652</a></span>&#160;<span class="preprocessor">#define UART_LTIM_TIMER_S       0</span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;</div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_9BITADDR</span></div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6ae21303cb490bce801c9984dd81f379"> 2660</a></span>&#160;<span class="preprocessor">#define UART_9BITADDR_9BITEN    0x00008000  // Enable 9-Bit Mode</span></div><div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a920261f1340cb7390a55cd84a4dc7f4f"> 2661</a></span>&#160;<span class="preprocessor">#define UART_9BITADDR_ADDR_M    0x000000FF  // Self Address for 9-Bit Mode</span></div><div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aad428090a39dab5b15e65f8ae96b1aaa"> 2662</a></span>&#160;<span class="preprocessor">#define UART_9BITADDR_ADDR_S    0</span></div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;</div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_9BITAMASK</span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abd0637e9bd87f2215ac7adf83c019f58"> 2670</a></span>&#160;<span class="preprocessor">#define UART_9BITAMASK_MASK_M   0x000000FF  // Self Address Mask for 9-Bit Mode</span></div><div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acad9f4cdd94a76e581d4a1927a5e82af"> 2671</a></span>&#160;<span class="preprocessor">#define UART_9BITAMASK_MASK_S   0</span></div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;</div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_PP register.</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a56d8821cb62200c45b7c450d896a5ef9"> 2678</a></span>&#160;<span class="preprocessor">#define UART_PP_NB              0x00000002  // 9-Bit Support</span></div><div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeac341bb950b53fb14abbb801c2c5010"> 2679</a></span>&#160;<span class="preprocessor">#define UART_PP_SC              0x00000001  // Smart Card Support</span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;</div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="comment">// The following are defines for the bit fields in the UART_O_CC register.</span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a30096f2db053f12bb193052db9331546"> 2686</a></span>&#160;<span class="preprocessor">#define UART_CC_CS_M            0x0000000F  // UART Baud Clock Source</span></div><div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afc8eff880490901a538ee6ea23364d18"> 2687</a></span>&#160;<span class="preprocessor">#define UART_CC_CS_SYSCLK       0x00000000  // The system clock (default)</span></div><div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa7e2d80dd63bb6eb2dd73ffae92fa6bc"> 2688</a></span>&#160;<span class="preprocessor">#define UART_CC_CS_PIOSC        0x00000005  // PIOSC</span></div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;</div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_MSA register.</span></div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a38438d5cab5618d1a973f045410916be"> 2695</a></span>&#160;<span class="preprocessor">#define I2C_MSA_SA_M            0x000000FE  // I2C Slave Address</span></div><div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acb09f7cb84b10e77c9adc97b359b558b"> 2696</a></span>&#160;<span class="preprocessor">#define I2C_MSA_RS              0x00000001  // Receive not send</span></div><div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aec1240e2353cb8761fe683c1062ea19e"> 2697</a></span>&#160;<span class="preprocessor">#define I2C_MSA_SA_S            1</span></div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;</div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_SOAR register.</span></div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a936d25a2651630b37da12616c8040b18"> 2704</a></span>&#160;<span class="preprocessor">#define I2C_SOAR_OAR_M          0x0000007F  // I2C Slave Own Address</span></div><div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a813a99af5d2a9dd6bda4ef9e351b883e"> 2705</a></span>&#160;<span class="preprocessor">#define I2C_SOAR_OAR_S          0</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;</div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_SCSR register.</span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae6fbd58e2735dd8eae8e80b61b3a029e"> 2712</a></span>&#160;<span class="preprocessor">#define I2C_SCSR_OAR2SEL        0x00000008  // OAR2 Address Matched</span></div><div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3483b0e46cf189ed1d386fa0f18cf328"> 2713</a></span>&#160;<span class="preprocessor">#define I2C_SCSR_FBR            0x00000004  // First Byte Received</span></div><div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a02ce9f87473f86549ce7ae25ed637979"> 2714</a></span>&#160;<span class="preprocessor">#define I2C_SCSR_TREQ           0x00000002  // Transmit Request</span></div><div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac103568c30edd776e9242162496c36db"> 2715</a></span>&#160;<span class="preprocessor">#define I2C_SCSR_DA             0x00000001  // Device Active</span></div><div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae84e6eeba8fabe8c31c1ba6fc6cf06b0"> 2716</a></span>&#160;<span class="preprocessor">#define I2C_SCSR_RREQ           0x00000001  // Receive Request</span></div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;</div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_MCS register.</span></div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af4a44f8cd06fcc1107c55e5f4e228c52"> 2723</a></span>&#160;<span class="preprocessor">#define I2C_MCS_CLKTO           0x00000080  // Clock Timeout Error</span></div><div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2b8adb0fc36ae5adb02982df1071e878"> 2724</a></span>&#160;<span class="preprocessor">#define I2C_MCS_BUSBSY          0x00000040  // Bus Busy</span></div><div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a496b0e020fe6450d9a25834382db932e"> 2725</a></span>&#160;<span class="preprocessor">#define I2C_MCS_IDLE            0x00000020  // I2C Idle</span></div><div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a12f64e16e9462ffedae297bf68566dec"> 2726</a></span>&#160;<span class="preprocessor">#define I2C_MCS_ARBLST          0x00000010  // Arbitration Lost</span></div><div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a928d6ec75c3043792bc5c6740c3cb020"> 2727</a></span>&#160;<span class="preprocessor">#define I2C_MCS_HS              0x00000010  // High-Speed Enable</span></div><div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac3cafd26f982b8c69702f08b0f6592b7"> 2728</a></span>&#160;<span class="preprocessor">#define I2C_MCS_ACK             0x00000008  // Data Acknowledge Enable</span></div><div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a981d18e43fcb5a2ef0d0ac0765f3d632"> 2729</a></span>&#160;<span class="preprocessor">#define I2C_MCS_DATACK          0x00000008  // Acknowledge Data</span></div><div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9d470fff9860efdc717e0ff2b8f003fa"> 2730</a></span>&#160;<span class="preprocessor">#define I2C_MCS_ADRACK          0x00000004  // Acknowledge Address</span></div><div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa2a9845789ca7401e680db6540cee7f3"> 2731</a></span>&#160;<span class="preprocessor">#define I2C_MCS_STOP            0x00000004  // Generate STOP</span></div><div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a24cbbb7eff03142f278ad2429baababf"> 2732</a></span>&#160;<span class="preprocessor">#define I2C_MCS_ERROR           0x00000002  // Error</span></div><div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#add129ac811e354151bd37e6978692db8"> 2733</a></span>&#160;<span class="preprocessor">#define I2C_MCS_START           0x00000002  // Generate START</span></div><div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a470a4ad0e4deb6ca24bdc32b32a26ef0"> 2734</a></span>&#160;<span class="preprocessor">#define I2C_MCS_RUN             0x00000001  // I2C Master Enable</span></div><div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a381c92be97c10c3c9725db74832c46f6"> 2735</a></span>&#160;<span class="preprocessor">#define I2C_MCS_BUSY            0x00000001  // I2C Busy</span></div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;</div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_SDR register.</span></div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a01e09dc5962c06b1d84cbbcf5df1647e"> 2742</a></span>&#160;<span class="preprocessor">#define I2C_SDR_DATA_M          0x000000FF  // Data for Transfer</span></div><div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae555376a36ca733cdc4de95b23bc16f1"> 2743</a></span>&#160;<span class="preprocessor">#define I2C_SDR_DATA_S          0</span></div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;</div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_MDR register.</span></div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2bfa23e6ed33d58b2e1867396c255fae"> 2750</a></span>&#160;<span class="preprocessor">#define I2C_MDR_DATA_M          0x000000FF  // Data Transferred</span></div><div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab717b0dee7d858f8a5ca705eede279fd"> 2751</a></span>&#160;<span class="preprocessor">#define I2C_MDR_DATA_S          0</span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;</div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_MTPR register.</span></div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8ea78b77b3cc45456dba5456eb8a3ad6"> 2758</a></span>&#160;<span class="preprocessor">#define I2C_MTPR_HS             0x00000080  // High-Speed Enable</span></div><div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aab3c4b80a2b83c6a405254cf14832910"> 2759</a></span>&#160;<span class="preprocessor">#define I2C_MTPR_TPR_M          0x0000007F  // SCL Clock Period</span></div><div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a87e6edbf7828625e0efb72ec82289b75"> 2760</a></span>&#160;<span class="preprocessor">#define I2C_MTPR_TPR_S          0</span></div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;</div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_SIMR register.</span></div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aed0e2767d9f837cd98097565be0159e8"> 2767</a></span>&#160;<span class="preprocessor">#define I2C_SIMR_STOPIM         0x00000004  // Stop Condition Interrupt Mask</span></div><div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5b282d20b831b0d7603ddc5638e541cb"> 2768</a></span>&#160;<span class="preprocessor">#define I2C_SIMR_STARTIM        0x00000002  // Start Condition Interrupt Mask</span></div><div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a69b55d528b7d32738bf36b7abcc33cb7"> 2769</a></span>&#160;<span class="preprocessor">#define I2C_SIMR_DATAIM         0x00000001  // Data Interrupt Mask</span></div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;</div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_SRIS register.</span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac240d9a73d4216817c1599acd7a83af9"> 2776</a></span>&#160;<span class="preprocessor">#define I2C_SRIS_STOPRIS        0x00000004  // Stop Condition Raw Interrupt</span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a494d796589ef88013b8a9288d8e18fb3"> 2778</a></span>&#160;<span class="preprocessor">#define I2C_SRIS_STARTRIS       0x00000002  // Start Condition Raw Interrupt</span></div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a494bc007fd396e59cd9336cd726f7736"> 2780</a></span>&#160;<span class="preprocessor">#define I2C_SRIS_DATARIS        0x00000001  // Data Raw Interrupt Status</span></div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_MIMR register.</span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae41c30b33497295d38054f9575f701e4"> 2787</a></span>&#160;<span class="preprocessor">#define I2C_MIMR_CLKIM          0x00000002  // Clock Timeout Interrupt Mask</span></div><div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaf88904c64bf1608f954299b820b79c2"> 2788</a></span>&#160;<span class="preprocessor">#define I2C_MIMR_IM             0x00000001  // Master Interrupt Mask</span></div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;</div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_MRIS register.</span></div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a78152229f648be74034e9907fbeac0ec"> 2795</a></span>&#160;<span class="preprocessor">#define I2C_MRIS_CLKRIS         0x00000002  // Clock Timeout Raw Interrupt</span></div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a015371a2988c3489343ca626d0a7af27"> 2797</a></span>&#160;<span class="preprocessor">#define I2C_MRIS_RIS            0x00000001  // Master Raw Interrupt Status</span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;</div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_SMIS register.</span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a701bf1fe6b81cabd5320fe345d9fa913"> 2804</a></span>&#160;<span class="preprocessor">#define I2C_SMIS_STOPMIS        0x00000004  // Stop Condition Masked Interrupt</span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad98abf0ff0cfecd7198823b4262bb212"> 2806</a></span>&#160;<span class="preprocessor">#define I2C_SMIS_STARTMIS       0x00000002  // Start Condition Masked Interrupt</span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab4bdc3a701becc9d04ce76daa83fb2b6"> 2808</a></span>&#160;<span class="preprocessor">#define I2C_SMIS_DATAMIS        0x00000001  // Data Masked Interrupt Status</span></div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;</div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_SICR register.</span></div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adce824b93b9630b2ff536ab71da61e32"> 2815</a></span>&#160;<span class="preprocessor">#define I2C_SICR_STOPIC         0x00000004  // Stop Condition Interrupt Clear</span></div><div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4d699ff03ddfe9f991a448d853b89b7c"> 2816</a></span>&#160;<span class="preprocessor">#define I2C_SICR_STARTIC        0x00000002  // Start Condition Interrupt Clear</span></div><div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac0de1e1d5485525469027f9e7e5c0949"> 2817</a></span>&#160;<span class="preprocessor">#define I2C_SICR_DATAIC         0x00000001  // Data Interrupt Clear</span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_MMIS register.</span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7174d4dd13f29209d1191da5fa04bf4e"> 2824</a></span>&#160;<span class="preprocessor">#define I2C_MMIS_CLKMIS         0x00000002  // Clock Timeout Masked Interrupt</span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2ad61c536a592c71d2ee4e9d76ef4ef5"> 2826</a></span>&#160;<span class="preprocessor">#define I2C_MMIS_MIS            0x00000001  // Masked Interrupt Status</span></div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;</div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_MICR register.</span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a59639a99c0b7a572d89b54ba39ee9d3d"> 2833</a></span>&#160;<span class="preprocessor">#define I2C_MICR_CLKIC          0x00000002  // Clock Timeout Interrupt Clear</span></div><div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4710a62314041659d2dc6e7bd8f8ad92"> 2834</a></span>&#160;<span class="preprocessor">#define I2C_MICR_IC             0x00000001  // Master Interrupt Clear</span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;</div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_SOAR2 register.</span></div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9992f884086c8e6c59002f1306be485a"> 2841</a></span>&#160;<span class="preprocessor">#define I2C_SOAR2_OAR2EN        0x00000080  // I2C Slave Own Address 2 Enable</span></div><div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad553e941734e3790a34360f3e22784b8"> 2842</a></span>&#160;<span class="preprocessor">#define I2C_SOAR2_OAR2_M        0x0000007F  // I2C Slave Own Address 2</span></div><div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab9744803c09033fbb981dc6d23178d75"> 2843</a></span>&#160;<span class="preprocessor">#define I2C_SOAR2_OAR2_S        0</span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;</div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_MCR register.</span></div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afb4062b6e1079cfa7f9e1d1ddf445c26"> 2850</a></span>&#160;<span class="preprocessor">#define I2C_MCR_SFE             0x00000020  // I2C Slave Function Enable</span></div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a41a8a2195430a009df931da5ed05e39c"> 2851</a></span>&#160;<span class="preprocessor">#define I2C_MCR_MFE             0x00000010  // I2C Master Function Enable</span></div><div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a81152c209cb668619b2860ab9fc58076"> 2852</a></span>&#160;<span class="preprocessor">#define I2C_MCR_LPBK            0x00000001  // I2C Loopback</span></div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;</div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_SACKCTL register.</span></div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afa7f2af43db45f256651cf1ff0d46659"> 2859</a></span>&#160;<span class="preprocessor">#define I2C_SACKCTL_ACKOVAL     0x00000002  // I2C Slave ACK Override Value</span></div><div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a117ada97604ca6a0ec46c3cb461db5e1"> 2860</a></span>&#160;<span class="preprocessor">#define I2C_SACKCTL_ACKOEN      0x00000001  // I2C Slave ACK Override Enable</span></div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;</div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_MCLKOCNT register.</span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2452d20ed86d2a0867dfd509e395b476"> 2867</a></span>&#160;<span class="preprocessor">#define I2C_MCLKOCNT_CNTL_M     0x000000FF  // I2C Master Count</span></div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abad34d4757b57274fb8cfd871d54c7a1"> 2868</a></span>&#160;<span class="preprocessor">#define I2C_MCLKOCNT_CNTL_S     0</span></div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;</div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_MBMON register.</span></div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4e62331c8be6c11b739d090b34cf2bcc"> 2875</a></span>&#160;<span class="preprocessor">#define I2C_MBMON_SDA           0x00000002  // I2C SDA Status</span></div><div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3f338404a731c8a28bbb120460fb2983"> 2876</a></span>&#160;<span class="preprocessor">#define I2C_MBMON_SCL           0x00000001  // I2C SCL Status</span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;</div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_PP register.</span></div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afeacbbf81695cb523764839b7f68427d"> 2883</a></span>&#160;<span class="preprocessor">#define I2C_PP_HS               0x00000001  // High-Speed Capable</span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;</div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2C_O_PC register.</span></div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af0124d548759a1d19161d275679f2f38"> 2890</a></span>&#160;<span class="preprocessor">#define I2C_PC_HS               0x00000001  // High-Speed Capable</span></div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_CFG register.</span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acafb3467df8c4cec90c50c9bbfb75227"> 2897</a></span>&#160;<span class="preprocessor">#define TIMER_CFG_M             0x00000007  // GPTM Configuration</span></div><div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af649e72c09c4eb535001523dc2de58cc"> 2898</a></span>&#160;<span class="preprocessor">#define TIMER_CFG_32_BIT_TIMER  0x00000000  // 32-bit timer configuration</span></div><div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afeed84359904530de4520a2ffe82ba54"> 2899</a></span>&#160;<span class="preprocessor">#define TIMER_CFG_32_BIT_RTC    0x00000001  // 32-bit real-time clock (RTC)</span></div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;                                            <span class="comment">// counter configuration</span></div><div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a99af5fd9904cb9b60cc0721e1c83e2e4"> 2901</a></span>&#160;<span class="preprocessor">#define TIMER_CFG_16_BIT        0x00000004  // 16-bit timer configuration. The</span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;                                            <span class="comment">// function is controlled by bits</span></div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;                                            <span class="comment">// 1:0 of GPTMTAMR and GPTMTBMR</span></div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;</div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TAMR register.</span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6a8e2a1c687e6317abbbd6bd3b09b1cc"> 2910</a></span>&#160;<span class="preprocessor">#define TIMER_TAMR_TAPLO        0x00000800  // GPTM Timer A PWM Legacy</span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab68153480b5064caca74eb971260a991"> 2912</a></span>&#160;<span class="preprocessor">#define TIMER_TAMR_TAMRSU       0x00000400  // GPTM Timer A Match Register</span></div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;                                            <span class="comment">// Update</span></div><div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a529f95e10523a604d53a3abe675af05e"> 2914</a></span>&#160;<span class="preprocessor">#define TIMER_TAMR_TAPWMIE      0x00000200  // GPTM Timer A PWM Interrupt</span></div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acc9486f8eb13ab633df15d99ec62028b"> 2916</a></span>&#160;<span class="preprocessor">#define TIMER_TAMR_TAILD        0x00000100  // GPTM Timer A Interval Load Write</span></div><div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6e880ac14d0da4e3d759b0338bb57f1b"> 2917</a></span>&#160;<span class="preprocessor">#define TIMER_TAMR_TASNAPS      0x00000080  // GPTM Timer A Snap-Shot Mode</span></div><div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa021edb6c9a796c0813bcb9943dc15e8"> 2918</a></span>&#160;<span class="preprocessor">#define TIMER_TAMR_TAWOT        0x00000040  // GPTM Timer A Wait-on-Trigger</span></div><div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aadde31830e13f472b715eefc5580e06b"> 2919</a></span>&#160;<span class="preprocessor">#define TIMER_TAMR_TAMIE        0x00000020  // GPTM Timer A Match Interrupt</span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0b00f7e49ae04a9346036ff112dcf98b"> 2921</a></span>&#160;<span class="preprocessor">#define TIMER_TAMR_TACDIR       0x00000010  // GPTM Timer A Count Direction</span></div><div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5c4ed4666edd56e4625fd843532158d1"> 2922</a></span>&#160;<span class="preprocessor">#define TIMER_TAMR_TAAMS        0x00000008  // GPTM Timer A Alternate Mode</span></div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a32ab2f0c063e6d5e0b178028e7660a30"> 2924</a></span>&#160;<span class="preprocessor">#define TIMER_TAMR_TACMR        0x00000004  // GPTM Timer A Capture Mode</span></div><div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acbc1bf2067e5577e5835d1b14eb1c070"> 2925</a></span>&#160;<span class="preprocessor">#define TIMER_TAMR_TAMR_M       0x00000003  // GPTM Timer A Mode</span></div><div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae0edfeab9c4ffa9847b566ca26abe841"> 2926</a></span>&#160;<span class="preprocessor">#define TIMER_TAMR_TAMR_1_SHOT  0x00000001  // One-Shot Timer mode</span></div><div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a74e9e6cfb00de1fabf5a0f2964209ff9"> 2927</a></span>&#160;<span class="preprocessor">#define TIMER_TAMR_TAMR_PERIOD  0x00000002  // Periodic Timer mode</span></div><div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5f71076f19591075828608f87a825dca"> 2928</a></span>&#160;<span class="preprocessor">#define TIMER_TAMR_TAMR_CAP     0x00000003  // Capture mode</span></div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;</div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TBMR register.</span></div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a04c445928f68ab161cdcd0aeb0f13c2a"> 2935</a></span>&#160;<span class="preprocessor">#define TIMER_TBMR_TBPLO        0x00000800  // GPTM Timer B PWM Legacy</span></div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a92b948213d29252bb2af30623df06330"> 2937</a></span>&#160;<span class="preprocessor">#define TIMER_TBMR_TBMRSU       0x00000400  // GPTM Timer B Match Register</span></div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;                                            <span class="comment">// Update</span></div><div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abf5d1319ed455401e85a7a2cdd984af7"> 2939</a></span>&#160;<span class="preprocessor">#define TIMER_TBMR_TBPWMIE      0x00000200  // GPTM Timer B PWM Interrupt</span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7f57e6c90c673aa32d137b868ed60d0c"> 2941</a></span>&#160;<span class="preprocessor">#define TIMER_TBMR_TBILD        0x00000100  // GPTM Timer B Interval Load Write</span></div><div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa585d9c7c43937e14a2c93a2cb80a0a7"> 2942</a></span>&#160;<span class="preprocessor">#define TIMER_TBMR_TBSNAPS      0x00000080  // GPTM Timer B Snap-Shot Mode</span></div><div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac2ba177c9f0dcf59c000cb306cf51896"> 2943</a></span>&#160;<span class="preprocessor">#define TIMER_TBMR_TBWOT        0x00000040  // GPTM Timer B Wait-on-Trigger</span></div><div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3df751d8ee2155f527079a290bc16074"> 2944</a></span>&#160;<span class="preprocessor">#define TIMER_TBMR_TBMIE        0x00000020  // GPTM Timer B Match Interrupt</span></div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4f9e38ddd710a45acd92032f46b059da"> 2946</a></span>&#160;<span class="preprocessor">#define TIMER_TBMR_TBCDIR       0x00000010  // GPTM Timer B Count Direction</span></div><div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab68d0a253c71e3d419c6902be5e30dfe"> 2947</a></span>&#160;<span class="preprocessor">#define TIMER_TBMR_TBAMS        0x00000008  // GPTM Timer B Alternate Mode</span></div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af48686e12d62c11c2982ca182b14a377"> 2949</a></span>&#160;<span class="preprocessor">#define TIMER_TBMR_TBCMR        0x00000004  // GPTM Timer B Capture Mode</span></div><div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a530f2c1d756a6fc5c354bfc176b6a575"> 2950</a></span>&#160;<span class="preprocessor">#define TIMER_TBMR_TBMR_M       0x00000003  // GPTM Timer B Mode</span></div><div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5584f29851dd40b918d77a7f373548a2"> 2951</a></span>&#160;<span class="preprocessor">#define TIMER_TBMR_TBMR_1_SHOT  0x00000001  // One-Shot Timer mode</span></div><div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae605308f4fb87aa70b1b78877b4fd5a8"> 2952</a></span>&#160;<span class="preprocessor">#define TIMER_TBMR_TBMR_PERIOD  0x00000002  // Periodic Timer mode</span></div><div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae615c05ce94454ea90f6a3cd0fa554b6"> 2953</a></span>&#160;<span class="preprocessor">#define TIMER_TBMR_TBMR_CAP     0x00000003  // Capture mode</span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;</div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_CTL register.</span></div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a593ce4a2d3e79a8a844464520cb3bfca"> 2960</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_TBPWML        0x00004000  // GPTM Timer B PWM Output Level</span></div><div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a70bb6bcd2bf25553625dd4d08347b694"> 2961</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_TBOTE         0x00002000  // GPTM Timer B Output Trigger</span></div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad24be866e48a0eccee295d8c64c7ae69"> 2963</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_TBEVENT_M     0x00000C00  // GPTM Timer B Event Mode</span></div><div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8513b540fe4e03951761b1595bab8515"> 2964</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_TBEVENT_POS   0x00000000  // Positive edge</span></div><div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a29090d8f5f01b0c135467b1c0dc796a3"> 2965</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_TBEVENT_NEG   0x00000400  // Negative edge</span></div><div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a257a7605a7dd4b60b78d14b2531beb49"> 2966</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_TBEVENT_BOTH  0x00000C00  // Both edges</span></div><div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab270a927fef56a4ec3518374f1bb10d6"> 2967</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_TBSTALL       0x00000200  // GPTM Timer B Stall Enable</span></div><div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac3938bb024bffed7eb92e56cab45be8e"> 2968</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_TBEN          0x00000100  // GPTM Timer B Enable</span></div><div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af2dfdef3907f1e8e289fc2a5185ac89c"> 2969</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_TAPWML        0x00000040  // GPTM Timer A PWM Output Level</span></div><div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a09685243304028f4b591578f8738eab7"> 2970</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_TAOTE         0x00000020  // GPTM Timer A Output Trigger</span></div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acc959d1dfb40c5efffa78b2d69c93e27"> 2972</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_RTCEN         0x00000010  // GPTM RTC Stall Enable</span></div><div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab56d6763924e5302a9c9573cb8924e41"> 2973</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_TAEVENT_M     0x0000000C  // GPTM Timer A Event Mode</span></div><div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad75422194898f4e2fb6326d938325b25"> 2974</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_TAEVENT_POS   0x00000000  // Positive edge</span></div><div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2bf8e4c4c549a626eb282c574313cb2b"> 2975</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_TAEVENT_NEG   0x00000004  // Negative edge</span></div><div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4fcaeb5e6fb2274a39fcc7e81ca01fd1"> 2976</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_TAEVENT_BOTH  0x0000000C  // Both edges</span></div><div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acf37a2fe5c021ad653e13fb707c364ab"> 2977</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_TASTALL       0x00000002  // GPTM Timer A Stall Enable</span></div><div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae8acb9e2e142b4019c903ac512df0607"> 2978</a></span>&#160;<span class="preprocessor">#define TIMER_CTL_TAEN          0x00000001  // GPTM Timer A Enable</span></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_SYNC register.</span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aec6769ef66cd43a07e6626cadbcec1ab"> 2985</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT5_M    0x00C00000  // Synchronize GPTM 32/64-Bit Timer</span></div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;                                            <span class="comment">// 5</span></div><div class="line"><a name="l02987"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a63b589250a6517a8cf2395eb34c83858"> 2987</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT5_NONE 0x00000000  // GPTM 32/64-Bit Timer 5 is not</span></div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;                                            <span class="comment">// affected</span></div><div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1671479de96dd82a8ed0f1b66735e6e9"> 2989</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT5_TA   0x00400000  // A timeout event for Timer A of</span></div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;                                            <span class="comment">// GPTM 32/64-Bit Timer 5 is</span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5d595319308c17683ccf43b1d20ec3bf"> 2992</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT5_TB   0x00800000  // A timeout event for Timer B of</span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;                                            <span class="comment">// GPTM 32/64-Bit Timer 5 is</span></div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afe15ffb4500e3101bbce0c8838b0f0ca"> 2995</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT5_TATB 0x00C00000  // A timeout event for both Timer A</span></div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;                                            <span class="comment">// and Timer B of GPTM 32/64-Bit</span></div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;                                            <span class="comment">// Timer 5 is triggered</span></div><div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a926f3aa4b001c612c4e62c5ff4f78dbe"> 2998</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT4_M    0x00300000  // Synchronize GPTM 32/64-Bit Timer</span></div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;                                            <span class="comment">// 4</span></div><div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a87b639b45e3ca28058175562fdf0a931"> 3000</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT4_NONE 0x00000000  // GPTM 32/64-Bit Timer 4 is not</span></div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;                                            <span class="comment">// affected</span></div><div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afbf985c50c10fc30b277e0b4cd5e947e"> 3002</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT4_TA   0x00100000  // A timeout event for Timer A of</span></div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;                                            <span class="comment">// GPTM 32/64-Bit Timer 4 is</span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a38fd7fb86daad7c78bee8dcbd2fc06af"> 3005</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT4_TB   0x00200000  // A timeout event for Timer B of</span></div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;                                            <span class="comment">// GPTM 32/64-Bit Timer 4 is</span></div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a49ef7739e356382a819a4b3d838b6482"> 3008</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT4_TATB 0x00300000  // A timeout event for both Timer A</span></div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;                                            <span class="comment">// and Timer B of GPTM 32/64-Bit</span></div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;                                            <span class="comment">// Timer 4 is triggered</span></div><div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2d04ca65da9a8af79af680aa1110427e"> 3011</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT3_M    0x000C0000  // Synchronize GPTM 32/64-Bit Timer</span></div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;                                            <span class="comment">// 3</span></div><div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3fe0a50c6aff6f694257308c7e04fb24"> 3013</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT3_NONE 0x00000000  // GPTM 32/64-Bit Timer 3 is not</span></div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;                                            <span class="comment">// affected</span></div><div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af62826f08657a82f3fac1531e735d05e"> 3015</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT3_TA   0x00040000  // A timeout event for Timer A of</span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;                                            <span class="comment">// GPTM 32/64-Bit Timer 3 is</span></div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7236a2647289443b38a4b13ee2eab246"> 3018</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT3_TB   0x00080000  // A timeout event for Timer B of</span></div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;                                            <span class="comment">// GPTM 32/64-Bit Timer 3 is</span></div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5a32d6dfc6c7daf7b015d1d44087947e"> 3021</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT3_TATB 0x000C0000  // A timeout event for both Timer A</span></div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;                                            <span class="comment">// and Timer B of GPTM 32/64-Bit</span></div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;                                            <span class="comment">// Timer 3 is triggered</span></div><div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a99e7eb8fc75a6feecf0c65d08c465f67"> 3024</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT2_M    0x00030000  // Synchronize GPTM 32/64-Bit Timer</span></div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;                                            <span class="comment">// 2</span></div><div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab23b0cc71026d489e20ef14f74152153"> 3026</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT2_NONE 0x00000000  // GPTM 32/64-Bit Timer 2 is not</span></div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;                                            <span class="comment">// affected</span></div><div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5120e5c6072791f74b4305492802b23c"> 3028</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT2_TA   0x00010000  // A timeout event for Timer A of</span></div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;                                            <span class="comment">// GPTM 32/64-Bit Timer 2 is</span></div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab8ae57f6b2284fe8a33b8e2619b8549b"> 3031</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT2_TB   0x00020000  // A timeout event for Timer B of</span></div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;                                            <span class="comment">// GPTM 32/64-Bit Timer 2 is</span></div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7a98cbca8bf2297b5f4568485f6ad024"> 3034</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT2_TATB 0x00030000  // A timeout event for both Timer A</span></div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;                                            <span class="comment">// and Timer B of GPTM 32/64-Bit</span></div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;                                            <span class="comment">// Timer 2 is triggered</span></div><div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acae68c407a1fe69d08d54da3ced1a5bd"> 3037</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT1_M    0x0000C000  // Synchronize GPTM 32/64-Bit Timer</span></div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;                                            <span class="comment">// 1</span></div><div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ade7ecd76014ed7d698c8ed2ab6e785e5"> 3039</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT1_NONE 0x00000000  // GPTM 32/64-Bit Timer 1 is not</span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;                                            <span class="comment">// affected</span></div><div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac07f85011584f55428d3fdb6f9d5d2ec"> 3041</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT1_TA   0x00004000  // A timeout event for Timer A of</span></div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;                                            <span class="comment">// GPTM 32/64-Bit Timer 1 is</span></div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l03044"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a04be1c5b359680674bcd86e3674030a4"> 3044</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT1_TB   0x00008000  // A timeout event for Timer B of</span></div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;                                            <span class="comment">// GPTM 32/64-Bit Timer 1 is</span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa7200b498bc68e4781d0ce99a6e3ab5a"> 3047</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT1_TATB 0x0000C000  // A timeout event for both Timer A</span></div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;                                            <span class="comment">// and Timer B of GPTM 32/64-Bit</span></div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;                                            <span class="comment">// Timer 1 is triggered</span></div><div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0a2ca4a2e388babb3f1102b7ca02148a"> 3050</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT0_M    0x00003000  // Synchronize GPTM 32/64-Bit Timer</span></div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;                                            <span class="comment">// 0</span></div><div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acef16e80be271a7d6553a9b7e6c62eea"> 3052</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT0_NONE 0x00000000  // GPTM 32/64-Bit Timer 0 is not</span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;                                            <span class="comment">// affected</span></div><div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a74661f4073983f64cedad06e30b45da3"> 3054</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT0_TA   0x00001000  // A timeout event for Timer A of</span></div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;                                            <span class="comment">// GPTM 32/64-Bit Timer 0 is</span></div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6e41761dab5748127fe5135923d413e5"> 3057</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT0_TB   0x00002000  // A timeout event for Timer B of</span></div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;                                            <span class="comment">// GPTM 32/64-Bit Timer 0 is</span></div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4feeb694e7503a7347b41a0083b711c9"> 3060</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCWT0_TATB 0x00003000  // A timeout event for both Timer A</span></div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;                                            <span class="comment">// and Timer B of GPTM 32/64-Bit</span></div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;                                            <span class="comment">// Timer 0 is triggered</span></div><div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afb9273ca8b4295a09b1482bd045f6c21"> 3063</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT5_M     0x00000C00  // Synchronize GPTM 16/32-Bit Timer</span></div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;                                            <span class="comment">// 5</span></div><div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a26c8cd7bf0d41462c5033b2f12cb2d9f"> 3065</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT5_NONE  0x00000000  // GPTM 16/32-Bit Timer 5 is not</span></div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;                                            <span class="comment">// affected</span></div><div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9052ae2366df01e98ec7b630b0d3f81a"> 3067</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT5_TA    0x00000400  // A timeout event for Timer A of</span></div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;                                            <span class="comment">// GPTM 16/32-Bit Timer 5 is</span></div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2a018268efdeef9cdf121da2abebbb7a"> 3070</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT5_TB    0x00000800  // A timeout event for Timer B of</span></div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;                                            <span class="comment">// GPTM 16/32-Bit Timer 5 is</span></div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7a6f6af6a3e297a906f9fd8a7a24b2af"> 3073</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT5_TATB  0x00000C00  // A timeout event for both Timer A</span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;                                            <span class="comment">// and Timer B of GPTM 16/32-Bit</span></div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;                                            <span class="comment">// Timer 5 is triggered</span></div><div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7a17d7fb2104cf072ddda40d3ad98e6a"> 3076</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT4_M     0x00000300  // Synchronize GPTM 16/32-Bit Timer</span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;                                            <span class="comment">// 4</span></div><div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9028de0c0378916bd6e6aa4efcd9e388"> 3078</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT4_NONE  0x00000000  // GPTM 16/32-Bit Timer 4 is not</span></div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;                                            <span class="comment">// affected</span></div><div class="line"><a name="l03080"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad22e3d0b0465bf546d452a2f30834197"> 3080</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT4_TA    0x00000100  // A timeout event for Timer A of</span></div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;                                            <span class="comment">// GPTM 16/32-Bit Timer 4 is</span></div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2e9a74dc53366529cc6b0e28f3dbb721"> 3083</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT4_TB    0x00000200  // A timeout event for Timer B of</span></div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;                                            <span class="comment">// GPTM 16/32-Bit Timer 4 is</span></div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1a79b5be41620eb7ea71e347b19dbad3"> 3086</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT4_TATB  0x00000300  // A timeout event for both Timer A</span></div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;                                            <span class="comment">// and Timer B of GPTM 16/32-Bit</span></div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;                                            <span class="comment">// Timer 4 is triggered</span></div><div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5953711eb9521a8942371604bbf68a31"> 3089</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT3_M     0x000000C0  // Synchronize GPTM 16/32-Bit Timer</span></div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;                                            <span class="comment">// 3</span></div><div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a555d18253ede6289cfc380d9a81c3a65"> 3091</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT3_NONE  0x00000000  // GPTM 16/32-Bit Timer 3 is not</span></div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;                                            <span class="comment">// affected</span></div><div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abdd0a546f6fc4a7dfc68a834724bfcd0"> 3093</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT3_TA    0x00000040  // A timeout event for Timer A of</span></div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;                                            <span class="comment">// GPTM 16/32-Bit Timer 3 is</span></div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adb15e829aa97910bbdc6a56d6a52d809"> 3096</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT3_TB    0x00000080  // A timeout event for Timer B of</span></div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;                                            <span class="comment">// GPTM 16/32-Bit Timer 3 is</span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a57d118ef0d63fa5bd60aad217028b630"> 3099</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT3_TATB  0x000000C0  // A timeout event for both Timer A</span></div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;                                            <span class="comment">// and Timer B of GPTM 16/32-Bit</span></div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;                                            <span class="comment">// Timer 3 is triggered</span></div><div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa439946a702605f6a6003163d1aab202"> 3102</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT2_M     0x00000030  // Synchronize GPTM 16/32-Bit Timer</span></div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;                                            <span class="comment">// 2</span></div><div class="line"><a name="l03104"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab1e1ba93cc428643d3f3ef2826333e91"> 3104</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT2_NONE  0x00000000  // GPTM 16/32-Bit Timer 2 is not</span></div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;                                            <span class="comment">// affected</span></div><div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a85e8e3729482029efa4eed9f13405da5"> 3106</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT2_TA    0x00000010  // A timeout event for Timer A of</span></div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;                                            <span class="comment">// GPTM 16/32-Bit Timer 2 is</span></div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a62556278de816013bc190365a961ddb5"> 3109</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT2_TB    0x00000020  // A timeout event for Timer B of</span></div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;                                            <span class="comment">// GPTM 16/32-Bit Timer 2 is</span></div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adefba15b82285ba1b33c74929b08ebea"> 3112</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT2_TATB  0x00000030  // A timeout event for both Timer A</span></div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;                                            <span class="comment">// and Timer B of GPTM 16/32-Bit</span></div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;                                            <span class="comment">// Timer 2 is triggered</span></div><div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3265152d549e49d34fb78226e47be280"> 3115</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT1_M     0x0000000C  // Synchronize GPTM 16/32-Bit Timer</span></div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;                                            <span class="comment">// 1</span></div><div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3a429369668e2bf011e1b59b60ab3113"> 3117</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT1_NONE  0x00000000  // GPTM 16/32-Bit Timer 1 is not</span></div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;                                            <span class="comment">// affected</span></div><div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8536d46a3f60421a2134ccef8c87cd56"> 3119</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT1_TA    0x00000004  // A timeout event for Timer A of</span></div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;                                            <span class="comment">// GPTM 16/32-Bit Timer 1 is</span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a61c028bdfae5c22245bed35661fd07d5"> 3122</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT1_TB    0x00000008  // A timeout event for Timer B of</span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;                                            <span class="comment">// GPTM 16/32-Bit Timer 1 is</span></div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2cdc8ecc6c59241320373f88a86dc1af"> 3125</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT1_TATB  0x0000000C  // A timeout event for both Timer A</span></div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;                                            <span class="comment">// and Timer B of GPTM 16/32-Bit</span></div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;                                            <span class="comment">// Timer 1 is triggered</span></div><div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a93737e88504e94fe188ba43f95835175"> 3128</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT0_M     0x00000003  // Synchronize GPTM 16/32-Bit Timer</span></div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;                                            <span class="comment">// 0</span></div><div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae2c6eeaa13f38b5f86200ec0bd86d73e"> 3130</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT0_NONE  0x00000000  // GPTM 16/32-Bit Timer 0 is not</span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;                                            <span class="comment">// affected</span></div><div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae4661853c4226a3d12e07d09a8ffc0b2"> 3132</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT0_TA    0x00000001  // A timeout event for Timer A of</span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;                                            <span class="comment">// GPTM 16/32-Bit Timer 0 is</span></div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a98425131ca28fb64e90fff7dd8feb507"> 3135</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT0_TB    0x00000002  // A timeout event for Timer B of</span></div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;                                            <span class="comment">// GPTM 16/32-Bit Timer 0 is</span></div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;                                            <span class="comment">// triggered</span></div><div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae1a251427fd8dc0fcf4555a10d6394d0"> 3138</a></span>&#160;<span class="preprocessor">#define TIMER_SYNC_SYNCT0_TATB  0x00000003  // A timeout event for both Timer A</span></div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;                                            <span class="comment">// and Timer B of GPTM 16/32-Bit</span></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;                                            <span class="comment">// Timer 0 is triggered</span></div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;</div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_IMR register.</span></div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03147"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a98bc313ccb4b606a75fa3cb1886f6835"> 3147</a></span>&#160;<span class="preprocessor">#define TIMER_IMR_WUEIM         0x00010000  // GPTM Write Update Error</span></div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;                                            <span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad514f3f7f4bf1f513faf73688c12c7e3"> 3149</a></span>&#160;<span class="preprocessor">#define TIMER_IMR_TBMIM         0x00000800  // GPTM Timer B Match Interrupt</span></div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa0991c1c682b63768020c92b08ebfdfa"> 3151</a></span>&#160;<span class="preprocessor">#define TIMER_IMR_CBEIM         0x00000400  // GPTM Timer B Capture Mode Event</span></div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;                                            <span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad8299ca39d9a2915d826743a5444d103"> 3153</a></span>&#160;<span class="preprocessor">#define TIMER_IMR_CBMIM         0x00000200  // GPTM Timer B Capture Mode Match</span></div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;                                            <span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa919648cd8f39255a831ab77cac502a7"> 3155</a></span>&#160;<span class="preprocessor">#define TIMER_IMR_TBTOIM        0x00000100  // GPTM Timer B Time-Out Interrupt</span></div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae85a39d247570b908403b4f027ee07a1"> 3157</a></span>&#160;<span class="preprocessor">#define TIMER_IMR_TAMIM         0x00000010  // GPTM Timer A Match Interrupt</span></div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeeeba112bbc156f7d13b25cdaf520ad7"> 3159</a></span>&#160;<span class="preprocessor">#define TIMER_IMR_RTCIM         0x00000008  // GPTM RTC Interrupt Mask</span></div><div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae79e4700fe8142df815d32dbf1ee6fd7"> 3160</a></span>&#160;<span class="preprocessor">#define TIMER_IMR_CAEIM         0x00000004  // GPTM Timer A Capture Mode Event</span></div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;                                            <span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l03162"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a79a6c9a620f8237927f0c1ee7d59154e"> 3162</a></span>&#160;<span class="preprocessor">#define TIMER_IMR_CAMIM         0x00000002  // GPTM Timer A Capture Mode Match</span></div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;                                            <span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab1875d9b69077db893db75f87ed620cf"> 3164</a></span>&#160;<span class="preprocessor">#define TIMER_IMR_TATOIM        0x00000001  // GPTM Timer A Time-Out Interrupt</span></div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;</div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_RIS register.</span></div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac5516e70fe56c97aaf5dde1061045ea6"> 3172</a></span>&#160;<span class="preprocessor">#define TIMER_RIS_WUERIS        0x00010000  // GPTM Write Update Error Raw</span></div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;                                            <span class="comment">// Interrupt</span></div><div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a99f3b3e0f474395e41c99164a9876c23"> 3174</a></span>&#160;<span class="preprocessor">#define TIMER_RIS_TBMRIS        0x00000800  // GPTM Timer B Match Raw Interrupt</span></div><div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4165af49a3cecaaa1d4fb9c623ed2fe9"> 3175</a></span>&#160;<span class="preprocessor">#define TIMER_RIS_CBERIS        0x00000400  // GPTM Timer B Capture Mode Event</span></div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;                                            <span class="comment">// Raw Interrupt</span></div><div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6d61df0a4f10c633214106ab45c31563"> 3177</a></span>&#160;<span class="preprocessor">#define TIMER_RIS_CBMRIS        0x00000200  // GPTM Timer B Capture Mode Match</span></div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;                                            <span class="comment">// Raw Interrupt</span></div><div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac3e1472834b4ab9766f34ec108b6a97f"> 3179</a></span>&#160;<span class="preprocessor">#define TIMER_RIS_TBTORIS       0x00000100  // GPTM Timer B Time-Out Raw</span></div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;                                            <span class="comment">// Interrupt</span></div><div class="line"><a name="l03181"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3607164bb982e341f7b0e41456aacb04"> 3181</a></span>&#160;<span class="preprocessor">#define TIMER_RIS_TAMRIS        0x00000010  // GPTM Timer A Match Raw Interrupt</span></div><div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2c472cf72006dc4df1d2a564b6aa8d34"> 3182</a></span>&#160;<span class="preprocessor">#define TIMER_RIS_RTCRIS        0x00000008  // GPTM RTC Raw Interrupt</span></div><div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa9bf3dcbb3821f86319c48d843a3517d"> 3183</a></span>&#160;<span class="preprocessor">#define TIMER_RIS_CAERIS        0x00000004  // GPTM Timer A Capture Mode Event</span></div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;                                            <span class="comment">// Raw Interrupt</span></div><div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a20331393de7e546a9a6c9351385eee05"> 3185</a></span>&#160;<span class="preprocessor">#define TIMER_RIS_CAMRIS        0x00000002  // GPTM Timer A Capture Mode Match</span></div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;                                            <span class="comment">// Raw Interrupt</span></div><div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6d459d1908d93fb784568bae2eca6acd"> 3187</a></span>&#160;<span class="preprocessor">#define TIMER_RIS_TATORIS       0x00000001  // GPTM Timer A Time-Out Raw</span></div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;                                            <span class="comment">// Interrupt</span></div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;</div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_MIS register.</span></div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad216bc33c1872e1e5ccb7c33dc013e95"> 3195</a></span>&#160;<span class="preprocessor">#define TIMER_MIS_WUEMIS        0x00010000  // GPTM Write Update Error Masked</span></div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;                                            <span class="comment">// Interrupt</span></div><div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9afd06b87fe86c2a5b19c5fbcb5860a2"> 3197</a></span>&#160;<span class="preprocessor">#define TIMER_MIS_TBMMIS        0x00000800  // GPTM Timer B Match Masked</span></div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;                                            <span class="comment">// Interrupt</span></div><div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a778cb5235c3dfa4f5e2d7abe5770244a"> 3199</a></span>&#160;<span class="preprocessor">#define TIMER_MIS_CBEMIS        0x00000400  // GPTM Timer B Capture Mode Event</span></div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;                                            <span class="comment">// Masked Interrupt</span></div><div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a66374388169a6cec5bea26d83da852f9"> 3201</a></span>&#160;<span class="preprocessor">#define TIMER_MIS_CBMMIS        0x00000200  // GPTM Timer B Capture Mode Match</span></div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;                                            <span class="comment">// Masked Interrupt</span></div><div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#add38253f3a073f011e96d189fd4f2776"> 3203</a></span>&#160;<span class="preprocessor">#define TIMER_MIS_TBTOMIS       0x00000100  // GPTM Timer B Time-Out Masked</span></div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;                                            <span class="comment">// Interrupt</span></div><div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abfff92b06748394b2430255bdcc8e64b"> 3205</a></span>&#160;<span class="preprocessor">#define TIMER_MIS_TAMMIS        0x00000010  // GPTM Timer A Match Masked</span></div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;                                            <span class="comment">// Interrupt</span></div><div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6b99f7653d96eaf4c407c7b7995e2f34"> 3207</a></span>&#160;<span class="preprocessor">#define TIMER_MIS_RTCMIS        0x00000008  // GPTM RTC Masked Interrupt</span></div><div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8f007909bebf96a082877ccf3a870bdb"> 3208</a></span>&#160;<span class="preprocessor">#define TIMER_MIS_CAEMIS        0x00000004  // GPTM Timer A Capture Mode Event</span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;                                            <span class="comment">// Masked Interrupt</span></div><div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aecfa9e5e8d208d6483c6dbb827baa83e"> 3210</a></span>&#160;<span class="preprocessor">#define TIMER_MIS_CAMMIS        0x00000002  // GPTM Timer A Capture Mode Match</span></div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;                                            <span class="comment">// Masked Interrupt</span></div><div class="line"><a name="l03212"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a15d2280b5a2e3abd88411055faf8389b"> 3212</a></span>&#160;<span class="preprocessor">#define TIMER_MIS_TATOMIS       0x00000001  // GPTM Timer A Time-Out Masked</span></div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;                                            <span class="comment">// Interrupt</span></div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;</div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_ICR register.</span></div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8aeea2e54d1efb8d68fc070a3eb8c281"> 3220</a></span>&#160;<span class="preprocessor">#define TIMER_ICR_WUECINT       0x00010000  // 32/64-Bit GPTM Write Update</span></div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;                                            <span class="comment">// Error Interrupt Clear</span></div><div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad0fe208e7b8c5cf487c12d215506ac47"> 3222</a></span>&#160;<span class="preprocessor">#define TIMER_ICR_TBMCINT       0x00000800  // GPTM Timer B Match Interrupt</span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l03224"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6136e970ff9fc68e22d65a08e6012860"> 3224</a></span>&#160;<span class="preprocessor">#define TIMER_ICR_CBECINT       0x00000400  // GPTM Timer B Capture Mode Event</span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;                                            <span class="comment">// Interrupt Clear</span></div><div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aae2145135fa8145383d936a20e07b84b"> 3226</a></span>&#160;<span class="preprocessor">#define TIMER_ICR_CBMCINT       0x00000200  // GPTM Timer B Capture Mode Match</span></div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;                                            <span class="comment">// Interrupt Clear</span></div><div class="line"><a name="l03228"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae2f3516cb992069b4bb7476e8eac6237"> 3228</a></span>&#160;<span class="preprocessor">#define TIMER_ICR_TBTOCINT      0x00000100  // GPTM Timer B Time-Out Interrupt</span></div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a81258756cc22562a25e6f6869493f1fe"> 3230</a></span>&#160;<span class="preprocessor">#define TIMER_ICR_TAMCINT       0x00000010  // GPTM Timer A Match Interrupt</span></div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l03232"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae6cf8064ee7c75ebc036edb6982b3f95"> 3232</a></span>&#160;<span class="preprocessor">#define TIMER_ICR_RTCCINT       0x00000008  // GPTM RTC Interrupt Clear</span></div><div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa88f421af5d1ee92eecf94cd04f48003"> 3233</a></span>&#160;<span class="preprocessor">#define TIMER_ICR_CAECINT       0x00000004  // GPTM Timer A Capture Mode Event</span></div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;                                            <span class="comment">// Interrupt Clear</span></div><div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7f439d7a08d52a0d42a51d9ef19169ef"> 3235</a></span>&#160;<span class="preprocessor">#define TIMER_ICR_CAMCINT       0x00000002  // GPTM Timer A Capture Mode Match</span></div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;                                            <span class="comment">// Interrupt Clear</span></div><div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac068c69e284d41f056651800a83ccf01"> 3237</a></span>&#160;<span class="preprocessor">#define TIMER_ICR_TATOCINT      0x00000001  // GPTM Timer A Time-Out Raw</span></div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;                                            <span class="comment">// Interrupt</span></div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;</div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TAILR register.</span></div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af29b1540e485f7cd18291f6e45fe94a7"> 3245</a></span>&#160;<span class="preprocessor">#define TIMER_TAILR_M           0xFFFFFFFF  // GPTM Timer A Interval Load</span></div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;                                            <span class="comment">// Register</span></div><div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a88186f48f6fbd26a54c8caa67c5aedee"> 3247</a></span>&#160;<span class="preprocessor">#define TIMER_TAILR_S           0</span></div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;</div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TBILR register.</span></div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af3aa6716fbc89e50aec107e1d12ca3be"> 3254</a></span>&#160;<span class="preprocessor">#define TIMER_TBILR_M           0xFFFFFFFF  // GPTM Timer B Interval Load</span></div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;                                            <span class="comment">// Register</span></div><div class="line"><a name="l03256"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0b1b6db64788d40026125daacfa04c96"> 3256</a></span>&#160;<span class="preprocessor">#define TIMER_TBILR_S           0</span></div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TAMATCHR</span></div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03264"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a737b737dc719942fa8bb426186836de4"> 3264</a></span>&#160;<span class="preprocessor">#define TIMER_TAMATCHR_TAMR_M   0xFFFFFFFF  // GPTM Timer A Match Register</span></div><div class="line"><a name="l03265"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3f9eabadc9fec9b4c843265f14905c00"> 3265</a></span>&#160;<span class="preprocessor">#define TIMER_TAMATCHR_TAMR_S   0</span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;</div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TBMATCHR</span></div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a486b18fc49bbe592a1caf9f01a5544ef"> 3273</a></span>&#160;<span class="preprocessor">#define TIMER_TBMATCHR_TBMR_M   0xFFFFFFFF  // GPTM Timer B Match Register</span></div><div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a50522e96f3c37bf793346ff23bf4abfb"> 3274</a></span>&#160;<span class="preprocessor">#define TIMER_TBMATCHR_TBMR_S   0</span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;</div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TAPR register.</span></div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7a22050cea1c7b2b5ad1b723259b2f9e"> 3281</a></span>&#160;<span class="preprocessor">#define TIMER_TAPR_TAPSRH_M     0x0000FF00  // GPTM Timer A Prescale High Byte</span></div><div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0fbc1d948f00a01286f3ba29e8ce35c6"> 3282</a></span>&#160;<span class="preprocessor">#define TIMER_TAPR_TAPSR_M      0x000000FF  // GPTM Timer A Prescale</span></div><div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae78e01aa24cb7831f075a9d04f565a0b"> 3283</a></span>&#160;<span class="preprocessor">#define TIMER_TAPR_TAPSRH_S     8</span></div><div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a221c0bc1c1f80abaebbe2fd9f0e0f169"> 3284</a></span>&#160;<span class="preprocessor">#define TIMER_TAPR_TAPSR_S      0</span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;</div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TBPR register.</span></div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5092fbfbfa6ca5ac77eb4d9bb432dcdb"> 3291</a></span>&#160;<span class="preprocessor">#define TIMER_TBPR_TBPSRH_M     0x0000FF00  // GPTM Timer B Prescale High Byte</span></div><div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7159a0e52bb18297254d72e49e665eac"> 3292</a></span>&#160;<span class="preprocessor">#define TIMER_TBPR_TBPSR_M      0x000000FF  // GPTM Timer B Prescale</span></div><div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab99775dcebf938df7574cf9ad726b6f0"> 3293</a></span>&#160;<span class="preprocessor">#define TIMER_TBPR_TBPSRH_S     8</span></div><div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa92ce5a871f30e05613fcda22e21eec0"> 3294</a></span>&#160;<span class="preprocessor">#define TIMER_TBPR_TBPSR_S      0</span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;</div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TAPMR register.</span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03301"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af4ab61c6d1eca5a850e941c211b48185"> 3301</a></span>&#160;<span class="preprocessor">#define TIMER_TAPMR_TAPSMRH_M   0x0000FF00  // GPTM Timer A Prescale Match High</span></div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;                                            <span class="comment">// Byte</span></div><div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8a4127d38872793d9a45c35edfbe467c"> 3303</a></span>&#160;<span class="preprocessor">#define TIMER_TAPMR_TAPSMR_M    0x000000FF  // GPTM TimerA Prescale Match</span></div><div class="line"><a name="l03304"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af1aefe0784ec5c0a65794b99eb66c3d7"> 3304</a></span>&#160;<span class="preprocessor">#define TIMER_TAPMR_TAPSMRH_S   8</span></div><div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2279acc9059c5451d18e364f77e6812a"> 3305</a></span>&#160;<span class="preprocessor">#define TIMER_TAPMR_TAPSMR_S    0</span></div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;</div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TBPMR register.</span></div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a065bc86de816a399d6e7232a4812d6e8"> 3312</a></span>&#160;<span class="preprocessor">#define TIMER_TBPMR_TBPSMRH_M   0x0000FF00  // GPTM Timer B Prescale Match High</span></div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;                                            <span class="comment">// Byte</span></div><div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5f4dd33d3fa991baebbccb4d843d91a1"> 3314</a></span>&#160;<span class="preprocessor">#define TIMER_TBPMR_TBPSMR_M    0x000000FF  // GPTM TimerB Prescale Match</span></div><div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8177792576cc9eabcf93581548d12a8e"> 3315</a></span>&#160;<span class="preprocessor">#define TIMER_TBPMR_TBPSMRH_S   8</span></div><div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac1ae13ae71b05e358e7c3aab2c80950c"> 3316</a></span>&#160;<span class="preprocessor">#define TIMER_TBPMR_TBPSMR_S    0</span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;</div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TAR register.</span></div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a55e5dffdd4dd3de36622e8bc9682bf40"> 3323</a></span>&#160;<span class="preprocessor">#define TIMER_TAR_M             0xFFFFFFFF  // GPTM Timer A Register</span></div><div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7ac644fdbc05a732e8020a4f73785e1e"> 3324</a></span>&#160;<span class="preprocessor">#define TIMER_TAR_S             0</span></div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;</div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TBR register.</span></div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aea9c74f7d5bc8d1b7c5c82c011d1f395"> 3331</a></span>&#160;<span class="preprocessor">#define TIMER_TBR_M             0xFFFFFFFF  // GPTM Timer B Register</span></div><div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa4e9c802fc984cbe8d183b789943ad47"> 3332</a></span>&#160;<span class="preprocessor">#define TIMER_TBR_S             0</span></div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;</div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TAV register.</span></div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7cee2fd04a8d933be9c6e984ba353eaf"> 3339</a></span>&#160;<span class="preprocessor">#define TIMER_TAV_M             0xFFFFFFFF  // GPTM Timer A Value</span></div><div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac4b752696688fbd4e6d66e858cace92b"> 3340</a></span>&#160;<span class="preprocessor">#define TIMER_TAV_S             0</span></div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;</div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TBV register.</span></div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aced23cd6a993f36df2b2d3587b5176fd"> 3347</a></span>&#160;<span class="preprocessor">#define TIMER_TBV_M             0xFFFFFFFF  // GPTM Timer B Value</span></div><div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab99c13a84274243ebfd172f81e7b5263"> 3348</a></span>&#160;<span class="preprocessor">#define TIMER_TBV_S             0</span></div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;</div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_RTCPD register.</span></div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a57349228563c45304a25cfe8968fa6e0"> 3355</a></span>&#160;<span class="preprocessor">#define TIMER_RTCPD_RTCPD_M     0x0000FFFF  // RTC Predivide Counter Value</span></div><div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adb707b4e194f4f54ad0778807c3feb3d"> 3356</a></span>&#160;<span class="preprocessor">#define TIMER_RTCPD_RTCPD_S     0</span></div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;</div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TAPS register.</span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac7d10222662f606e499520bf064e7faf"> 3363</a></span>&#160;<span class="preprocessor">#define TIMER_TAPS_PSS_M        0x0000FFFF  // GPTM Timer A Prescaler Snapshot</span></div><div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2116c8aed34e15d3c2d1ced6f06413dd"> 3364</a></span>&#160;<span class="preprocessor">#define TIMER_TAPS_PSS_S        0</span></div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;</div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TBPS register.</span></div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aface60c10b799bdb60fae020844a4cfc"> 3371</a></span>&#160;<span class="preprocessor">#define TIMER_TBPS_PSS_M        0x0000FFFF  // GPTM Timer A Prescaler Value</span></div><div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a48fe44e823d1b12a446195c7e7dc009e"> 3372</a></span>&#160;<span class="preprocessor">#define TIMER_TBPS_PSS_S        0</span></div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;</div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TAPV register.</span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad1a06392bb959d0e2b7c2b73e05fb547"> 3379</a></span>&#160;<span class="preprocessor">#define TIMER_TAPV_PSV_M        0x0000FFFF  // GPTM Timer A Prescaler Value</span></div><div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2b6bb654f65d63a319b668ef9ab19d17"> 3380</a></span>&#160;<span class="preprocessor">#define TIMER_TAPV_PSV_S        0</span></div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;</div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_TBPV register.</span></div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8099a57400cfb3f09487c0a8d7460c4a"> 3387</a></span>&#160;<span class="preprocessor">#define TIMER_TBPV_PSV_M        0x0000FFFF  // GPTM Timer B Prescaler Value</span></div><div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8b2baf660cc46640df0258b6acc644f4"> 3388</a></span>&#160;<span class="preprocessor">#define TIMER_TBPV_PSV_S        0</span></div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;</div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="comment">// The following are defines for the bit fields in the TIMER_O_PP register.</span></div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a923fc2799ed62178ef53a62500523dc2"> 3395</a></span>&#160;<span class="preprocessor">#define TIMER_PP_SIZE_M         0x0000000F  // Count Size</span></div><div class="line"><a name="l03396"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a76e49484a1857dcc29ff752e94c38c88"> 3396</a></span>&#160;<span class="preprocessor">#define TIMER_PP_SIZE_16        0x00000000  // Timer A and Timer B counters are</span></div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;                                            <span class="comment">// 16 bits each with an 8-bit</span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;                                            <span class="comment">// prescale counter</span></div><div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acf733d45012de427bf9d2b135dbc2955"> 3399</a></span>&#160;<span class="preprocessor">#define TIMER_PP_SIZE_32        0x00000001  // Timer A and Timer B counters are</span></div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;                                            <span class="comment">// 32 bits each with a 16-bit</span></div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;                                            <span class="comment">// prescale counter</span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;</div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_ACTSS register.</span></div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a57501dc5f75a4b7ac67eb93659e8b653"> 3408</a></span>&#160;<span class="preprocessor">#define ADC_ACTSS_ASEN3         0x00000008  // ADC SS3 Enable</span></div><div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a41315999b15779b7c967f2f97f82f4b6"> 3409</a></span>&#160;<span class="preprocessor">#define ADC_ACTSS_ASEN2         0x00000004  // ADC SS2 Enable</span></div><div class="line"><a name="l03410"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaf945f2d05c75f74f2b4356cf6a91d6d"> 3410</a></span>&#160;<span class="preprocessor">#define ADC_ACTSS_ASEN1         0x00000002  // ADC SS1 Enable</span></div><div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4dbd3f07cab5c54fdd75ba766c6d5572"> 3411</a></span>&#160;<span class="preprocessor">#define ADC_ACTSS_ASEN0         0x00000001  // ADC SS0 Enable</span></div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;</div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_RIS register.</span></div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0d295a23016df3e7dcc44d6d78e8e872"> 3418</a></span>&#160;<span class="preprocessor">#define ADC_RIS_INRDC           0x00010000  // Digital Comparator Raw Interrupt</span></div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad0d4980ad03a0477f9ab5a19a82f95a4"> 3420</a></span>&#160;<span class="preprocessor">#define ADC_RIS_INR3            0x00000008  // SS3 Raw Interrupt Status</span></div><div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaa9e94d937dbc117c143c2aafb127359"> 3421</a></span>&#160;<span class="preprocessor">#define ADC_RIS_INR2            0x00000004  // SS2 Raw Interrupt Status</span></div><div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afac2fdfe0ea1185dd5f29eb1f2eaf78b"> 3422</a></span>&#160;<span class="preprocessor">#define ADC_RIS_INR1            0x00000002  // SS1 Raw Interrupt Status</span></div><div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aec2481b9859bb10ecd7004122f378fd0"> 3423</a></span>&#160;<span class="preprocessor">#define ADC_RIS_INR0            0x00000001  // SS0 Raw Interrupt Status</span></div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;</div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_IM register.</span></div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a013d9acc90af7479df3016ceb5598423"> 3430</a></span>&#160;<span class="preprocessor">#define ADC_IM_DCONSS3          0x00080000  // Digital Comparator Interrupt on</span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;                                            <span class="comment">// SS3</span></div><div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acb6ef86d326308c70c14dff5d3395b50"> 3432</a></span>&#160;<span class="preprocessor">#define ADC_IM_DCONSS2          0x00040000  // Digital Comparator Interrupt on</span></div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;                                            <span class="comment">// SS2</span></div><div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab9c515d102629e9a96a580df3e19ae27"> 3434</a></span>&#160;<span class="preprocessor">#define ADC_IM_DCONSS1          0x00020000  // Digital Comparator Interrupt on</span></div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;                                            <span class="comment">// SS1</span></div><div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9ed6a2b2cf0126ae5f420aaf8e94b940"> 3436</a></span>&#160;<span class="preprocessor">#define ADC_IM_DCONSS0          0x00010000  // Digital Comparator Interrupt on</span></div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;                                            <span class="comment">// SS0</span></div><div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a05240dedc282984b4ab3628c772529ee"> 3438</a></span>&#160;<span class="preprocessor">#define ADC_IM_MASK3            0x00000008  // SS3 Interrupt Mask</span></div><div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8f75bc2e0856ee1cc8fd5683e5d42805"> 3439</a></span>&#160;<span class="preprocessor">#define ADC_IM_MASK2            0x00000004  // SS2 Interrupt Mask</span></div><div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afe2823471d829ca75d381ec2ac9ac19b"> 3440</a></span>&#160;<span class="preprocessor">#define ADC_IM_MASK1            0x00000002  // SS1 Interrupt Mask</span></div><div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa03919c3402de9f11cb8c421e0a259c3"> 3441</a></span>&#160;<span class="preprocessor">#define ADC_IM_MASK0            0x00000001  // SS0 Interrupt Mask</span></div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;</div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_ISC register.</span></div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7802e3066406dbfb3b759de974bf8308"> 3448</a></span>&#160;<span class="preprocessor">#define ADC_ISC_DCINSS3         0x00080000  // Digital Comparator Interrupt</span></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;                                            <span class="comment">// Status on SS3</span></div><div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a09ded188c8cf5278149be66019c3f9cc"> 3450</a></span>&#160;<span class="preprocessor">#define ADC_ISC_DCINSS2         0x00040000  // Digital Comparator Interrupt</span></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;                                            <span class="comment">// Status on SS2</span></div><div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af270dff6e90c5c021a7a8d083f04b12e"> 3452</a></span>&#160;<span class="preprocessor">#define ADC_ISC_DCINSS1         0x00020000  // Digital Comparator Interrupt</span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;                                            <span class="comment">// Status on SS1</span></div><div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8c4d152f4061e163c045bd9224e64544"> 3454</a></span>&#160;<span class="preprocessor">#define ADC_ISC_DCINSS0         0x00010000  // Digital Comparator Interrupt</span></div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;                                            <span class="comment">// Status on SS0</span></div><div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adede8f3f323916bd34c086011f49ade6"> 3456</a></span>&#160;<span class="preprocessor">#define ADC_ISC_IN3             0x00000008  // SS3 Interrupt Status and Clear</span></div><div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3abb7a05b30c00706e9f69fb41afb821"> 3457</a></span>&#160;<span class="preprocessor">#define ADC_ISC_IN2             0x00000004  // SS2 Interrupt Status and Clear</span></div><div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad5f5fd9382f7dc2b1372d47d5e9a6a09"> 3458</a></span>&#160;<span class="preprocessor">#define ADC_ISC_IN1             0x00000002  // SS1 Interrupt Status and Clear</span></div><div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2f335dfca5fb4799ed8dbd94d7b36bd5"> 3459</a></span>&#160;<span class="preprocessor">#define ADC_ISC_IN0             0x00000001  // SS0 Interrupt Status and Clear</span></div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;</div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_OSTAT register.</span></div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac594d5bc6e30ea7b8f3cd376c47d1571"> 3466</a></span>&#160;<span class="preprocessor">#define ADC_OSTAT_OV3           0x00000008  // SS3 FIFO Overflow</span></div><div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adc625e027f4b17e9a30394ff76bb29f3"> 3467</a></span>&#160;<span class="preprocessor">#define ADC_OSTAT_OV2           0x00000004  // SS2 FIFO Overflow</span></div><div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab8023bc342a2276d2d5110f3a70cb130"> 3468</a></span>&#160;<span class="preprocessor">#define ADC_OSTAT_OV1           0x00000002  // SS1 FIFO Overflow</span></div><div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeeeafd983e156a5a81b50ce3ff45718a"> 3469</a></span>&#160;<span class="preprocessor">#define ADC_OSTAT_OV0           0x00000001  // SS0 FIFO Overflow</span></div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;</div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_EMUX register.</span></div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a738add33473db577eb24b39ee8a414d7"> 3476</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_M          0x0000F000  // SS3 Trigger Select</span></div><div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a241199f49021faa07af1c50fda3e6c64"> 3477</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_PROCESSOR  0x00000000  // Processor (default)</span></div><div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8a6c34ceeb7ec4ee6f7be255641ec9f8"> 3478</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_COMP0      0x00001000  // Analog Comparator 0</span></div><div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aec6c8ead25955af79ddc8531a5001d2b"> 3479</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_COMP1      0x00002000  // Analog Comparator 1</span></div><div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a781e678889cc6e179273adfe6742b3b2"> 3480</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_EXTERNAL   0x00004000  // External (GPIO PB4)</span></div><div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae64c458968d65517dbf764bd015af17a"> 3481</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_TIMER      0x00005000  // Timer</span></div><div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8ecaed0dfc774c13fbac0110b098de7b"> 3482</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_ALWAYS     0x0000F000  // Always (continuously sample)</span></div><div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae0773c6ee9cc48c8cd65c12f84d0bdf4"> 3483</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_M          0x00000F00  // SS2 Trigger Select</span></div><div class="line"><a name="l03484"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaf687317ea79ff1a15acdad7cb4290ce"> 3484</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_PROCESSOR  0x00000000  // Processor (default)</span></div><div class="line"><a name="l03485"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeccc31752393a217046e012b4721b0b3"> 3485</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_COMP0      0x00000100  // Analog Comparator 0</span></div><div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abd850f76614051b8c419cc4d22caca43"> 3486</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_COMP1      0x00000200  // Analog Comparator 1</span></div><div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a61d049c1b7b997340a9cf814ea084e2a"> 3487</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_EXTERNAL   0x00000400  // External (GPIO PB4)</span></div><div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a34ec0189aa90f7088408d73c901ae8f9"> 3488</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_TIMER      0x00000500  // Timer</span></div><div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a75e996c3ff19f60cfb96fea863bb041c"> 3489</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_ALWAYS     0x00000F00  // Always (continuously sample)</span></div><div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac029cdbc8c83c6d2ca778f2865e53d26"> 3490</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_M          0x000000F0  // SS1 Trigger Select</span></div><div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2798c7cfd4af7693cdf0e618910ebde1"> 3491</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_PROCESSOR  0x00000000  // Processor (default)</span></div><div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae0abfc6781825a5138755352961ef999"> 3492</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_COMP0      0x00000010  // Analog Comparator 0</span></div><div class="line"><a name="l03493"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4a45c335986cfc3eab1e7430d0e732c9"> 3493</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_COMP1      0x00000020  // Analog Comparator 1</span></div><div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4c957e54360aa3838384286b504d4111"> 3494</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_EXTERNAL   0x00000040  // External (GPIO PB4)</span></div><div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8e49e1d71ea6a251498f413c339b374a"> 3495</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_TIMER      0x00000050  // Timer</span></div><div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a164d243db0ac18c627a7d4c5273f2a17"> 3496</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_ALWAYS     0x000000F0  // Always (continuously sample)</span></div><div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3fe0c0b1335739abb4916dc1cfe4e477"> 3497</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_M          0x0000000F  // SS0 Trigger Select</span></div><div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a48fd42cf2b98a4158b72d9a4e00225f2"> 3498</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_PROCESSOR  0x00000000  // Processor (default)</span></div><div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae507f022091a7611dae93ee503b63f72"> 3499</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_COMP0      0x00000001  // Analog Comparator 0</span></div><div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3c7465c66f2498958153f3c9267ae5f2"> 3500</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_COMP1      0x00000002  // Analog Comparator 1</span></div><div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a71aaf62712bf14ec8217a90caf4b631c"> 3501</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_EXTERNAL   0x00000004  // External (GPIO PB4)</span></div><div class="line"><a name="l03502"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2f1fcdb55cddf734eda33fa6f00801c6"> 3502</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_TIMER      0x00000005  // Timer</span></div><div class="line"><a name="l03503"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaaa70bbbc766ee0e21135f2f12b794da"> 3503</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_ALWAYS     0x0000000F  // Always (continuously sample)</span></div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;</div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_USTAT register.</span></div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8d28a1d0291e2f3eebed5868d262f411"> 3510</a></span>&#160;<span class="preprocessor">#define ADC_USTAT_UV3           0x00000008  // SS3 FIFO Underflow</span></div><div class="line"><a name="l03511"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1858a29a0623f8406c51be645a3b660b"> 3511</a></span>&#160;<span class="preprocessor">#define ADC_USTAT_UV2           0x00000004  // SS2 FIFO Underflow</span></div><div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abfc603e22fd4c198c54a2215f22007f9"> 3512</a></span>&#160;<span class="preprocessor">#define ADC_USTAT_UV1           0x00000002  // SS1 FIFO Underflow</span></div><div class="line"><a name="l03513"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a316cce6e41e4f884adf6b94c4e4bae84"> 3513</a></span>&#160;<span class="preprocessor">#define ADC_USTAT_UV0           0x00000001  // SS0 FIFO Underflow</span></div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;</div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSPRI register.</span></div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad2d35e5ebf6e34914c30cb3c125883c9"> 3520</a></span>&#160;<span class="preprocessor">#define ADC_SSPRI_SS3_M         0x00003000  // SS3 Priority</span></div><div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8babc9ec2417662014c2e34fe10b1e40"> 3521</a></span>&#160;<span class="preprocessor">#define ADC_SSPRI_SS3_1ST       0x00000000  // First priority</span></div><div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a572ff5cf036a7a9e4ac7b191320e8a1a"> 3522</a></span>&#160;<span class="preprocessor">#define ADC_SSPRI_SS3_2ND       0x00001000  // Second priority</span></div><div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a66e297c1829c129e977da15396466a48"> 3523</a></span>&#160;<span class="preprocessor">#define ADC_SSPRI_SS3_3RD       0x00002000  // Third priority</span></div><div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5596b17be360cc7bbd57852a661d28ba"> 3524</a></span>&#160;<span class="preprocessor">#define ADC_SSPRI_SS3_4TH       0x00003000  // Fourth priority</span></div><div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3e02786cb663e8d074a224f9ceda9494"> 3525</a></span>&#160;<span class="preprocessor">#define ADC_SSPRI_SS2_M         0x00000300  // SS2 Priority</span></div><div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a35aede355936810db5354940e6090d2d"> 3526</a></span>&#160;<span class="preprocessor">#define ADC_SSPRI_SS2_1ST       0x00000000  // First priority</span></div><div class="line"><a name="l03527"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ade3b0f969f809fd06487debec615a106"> 3527</a></span>&#160;<span class="preprocessor">#define ADC_SSPRI_SS2_2ND       0x00000100  // Second priority</span></div><div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af7f7d43539ebf7890480d61d6b777392"> 3528</a></span>&#160;<span class="preprocessor">#define ADC_SSPRI_SS2_3RD       0x00000200  // Third priority</span></div><div class="line"><a name="l03529"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac4aae18d83bb32f36bb52b130f3bf312"> 3529</a></span>&#160;<span class="preprocessor">#define ADC_SSPRI_SS2_4TH       0x00000300  // Fourth priority</span></div><div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afa80dea17e0d8e9bf413eed04df9873b"> 3530</a></span>&#160;<span class="preprocessor">#define ADC_SSPRI_SS1_M         0x00000030  // SS1 Priority</span></div><div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1d96718a0e0c70ea14f9a6868bdb3177"> 3531</a></span>&#160;<span class="preprocessor">#define ADC_SSPRI_SS1_1ST       0x00000000  // First priority</span></div><div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a61062944ba6bc4306c906ef54e2491d2"> 3532</a></span>&#160;<span class="preprocessor">#define ADC_SSPRI_SS1_2ND       0x00000010  // Second priority</span></div><div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae35023cbcd15cb0efcfea2bd29769cf4"> 3533</a></span>&#160;<span class="preprocessor">#define ADC_SSPRI_SS1_3RD       0x00000020  // Third priority</span></div><div class="line"><a name="l03534"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad1d69abd44627b98bf1100f1d94e31f3"> 3534</a></span>&#160;<span class="preprocessor">#define ADC_SSPRI_SS1_4TH       0x00000030  // Fourth priority</span></div><div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5de3019293400c939b10feee12a68833"> 3535</a></span>&#160;<span class="preprocessor">#define ADC_SSPRI_SS0_M         0x00000003  // SS0 Priority</span></div><div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1a62a49ebc83acab86d36d622b9b39b9"> 3536</a></span>&#160;<span class="preprocessor">#define ADC_SSPRI_SS0_1ST       0x00000000  // First priority</span></div><div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a906dc83ae4a1f0b8189c9312f6548adb"> 3537</a></span>&#160;<span class="preprocessor">#define ADC_SSPRI_SS0_2ND       0x00000001  // Second priority</span></div><div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abd6591726a90ed6dbf6b490d4eebe700"> 3538</a></span>&#160;<span class="preprocessor">#define ADC_SSPRI_SS0_3RD       0x00000002  // Third priority</span></div><div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6dfab76f19824fd4c48f217f8b905a36"> 3539</a></span>&#160;<span class="preprocessor">#define ADC_SSPRI_SS0_4TH       0x00000003  // Fourth priority</span></div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;</div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SPC register.</span></div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a744f3f7e4486b4bd3784d882e36debc5"> 3546</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_M         0x0000000F  // Phase Difference</span></div><div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9fde4834f2f0cfacb4456dec12444acf"> 3547</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_0         0x00000000  // ADC sample lags by 0.0</span></div><div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9044639624ec83d0bce4d3961e317537"> 3548</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_22_5      0x00000001  // ADC sample lags by 22.5</span></div><div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a700a69c681274c431bde8a9535020076"> 3549</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_45        0x00000002  // ADC sample lags by 45.0</span></div><div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa0f6b82fad45c6873ba1e0de3a71faa0"> 3550</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_67_5      0x00000003  // ADC sample lags by 67.5</span></div><div class="line"><a name="l03551"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af1f80fbff098567ae2aa8600e2ff9859"> 3551</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_90        0x00000004  // ADC sample lags by 90.0</span></div><div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5ede985ce220a20e142f1a042a9ff9af"> 3552</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_112_5     0x00000005  // ADC sample lags by 112.5</span></div><div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acf5d1ef9b8b60e8e54e7b8e8ad299a01"> 3553</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_135       0x00000006  // ADC sample lags by 135.0</span></div><div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8e45c4c7916c44aa365c96c9b2e18fb3"> 3554</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_157_5     0x00000007  // ADC sample lags by 157.5</span></div><div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a39a33e36a41bc07a7f91d630fac8bc76"> 3555</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_180       0x00000008  // ADC sample lags by 180.0</span></div><div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adea744f8af7884a69b31109f7113ba9f"> 3556</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_202_5     0x00000009  // ADC sample lags by 202.5</span></div><div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8e93961090c5f8d9b1f6408be2561834"> 3557</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_225       0x0000000A  // ADC sample lags by 225.0</span></div><div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2a0f2b9108268a76aca788d491ac55c1"> 3558</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_247_5     0x0000000B  // ADC sample lags by 247.5</span></div><div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab1474ffbf91f729220329e0847614416"> 3559</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_270       0x0000000C  // ADC sample lags by 270.0</span></div><div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a705c38c47108b9755d77ac57df834164"> 3560</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_292_5     0x0000000D  // ADC sample lags by 292.5</span></div><div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9107d14e9b68b89d1ddf1b296c5edbb1"> 3561</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_315       0x0000000E  // ADC sample lags by 315.0</span></div><div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afd14eff3f1d4ef0fe7fe9acc621a3f37"> 3562</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_337_5     0x0000000F  // ADC sample lags by 337.5</span></div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;</div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_PSSI register.</span></div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af894955fc48ee3e0df449cf70fcca4ed"> 3569</a></span>&#160;<span class="preprocessor">#define ADC_PSSI_GSYNC          0x80000000  // Global Synchronize</span></div><div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6b84557c4eedb4eb433562e75078421c"> 3570</a></span>&#160;<span class="preprocessor">#define ADC_PSSI_SYNCWAIT       0x08000000  // Synchronize Wait</span></div><div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a07e457a22b37161161065d1ea9b9c725"> 3571</a></span>&#160;<span class="preprocessor">#define ADC_PSSI_SS3            0x00000008  // SS3 Initiate</span></div><div class="line"><a name="l03572"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a12c282299d33c90da12f00dcb8268be8"> 3572</a></span>&#160;<span class="preprocessor">#define ADC_PSSI_SS2            0x00000004  // SS2 Initiate</span></div><div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2cca90eae2ac60914536b948c2559f38"> 3573</a></span>&#160;<span class="preprocessor">#define ADC_PSSI_SS1            0x00000002  // SS1 Initiate</span></div><div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac65a59f9a3d810bb36c8a815b4defabf"> 3574</a></span>&#160;<span class="preprocessor">#define ADC_PSSI_SS0            0x00000001  // SS0 Initiate</span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;</div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SAC register.</span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03581"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a054801088c25c5c28023f181b8262867"> 3581</a></span>&#160;<span class="preprocessor">#define ADC_SAC_AVG_M           0x00000007  // Hardware Averaging Control</span></div><div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9c8e11b4c1ae884c91da0e987a824cae"> 3582</a></span>&#160;<span class="preprocessor">#define ADC_SAC_AVG_OFF         0x00000000  // No hardware oversampling</span></div><div class="line"><a name="l03583"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a320815aaf70b1bd8f278bed849631dcf"> 3583</a></span>&#160;<span class="preprocessor">#define ADC_SAC_AVG_2X          0x00000001  // 2x hardware oversampling</span></div><div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4e962e3f749ebeab4ead0091a40a2746"> 3584</a></span>&#160;<span class="preprocessor">#define ADC_SAC_AVG_4X          0x00000002  // 4x hardware oversampling</span></div><div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8b662c258167ccbde04ecb8f61c5da5e"> 3585</a></span>&#160;<span class="preprocessor">#define ADC_SAC_AVG_8X          0x00000003  // 8x hardware oversampling</span></div><div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5a75f2fde1f8f69077b28b5ddcc737b0"> 3586</a></span>&#160;<span class="preprocessor">#define ADC_SAC_AVG_16X         0x00000004  // 16x hardware oversampling</span></div><div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa4642d42d45cbab2182bbd0da2c9716f"> 3587</a></span>&#160;<span class="preprocessor">#define ADC_SAC_AVG_32X         0x00000005  // 32x hardware oversampling</span></div><div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adcb4531152e39eb6a2a0f748fb39056f"> 3588</a></span>&#160;<span class="preprocessor">#define ADC_SAC_AVG_64X         0x00000006  // 64x hardware oversampling</span></div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;</div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCISC register.</span></div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afbd9e1266ba559b8b306a011f3ab7a67"> 3595</a></span>&#160;<span class="preprocessor">#define ADC_DCISC_DCINT7        0x00000080  // Digital Comparator 7 Interrupt</span></div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l03597"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a67769a22a804236a07ecdf387509646e"> 3597</a></span>&#160;<span class="preprocessor">#define ADC_DCISC_DCINT6        0x00000040  // Digital Comparator 6 Interrupt</span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ade326d0576a9e124c84a09d2d1765842"> 3599</a></span>&#160;<span class="preprocessor">#define ADC_DCISC_DCINT5        0x00000020  // Digital Comparator 5 Interrupt</span></div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l03601"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5a5186b2ba56e9a9a20a4132f263d521"> 3601</a></span>&#160;<span class="preprocessor">#define ADC_DCISC_DCINT4        0x00000010  // Digital Comparator 4 Interrupt</span></div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aff3289df524ec5d340b903f98c82615b"> 3603</a></span>&#160;<span class="preprocessor">#define ADC_DCISC_DCINT3        0x00000008  // Digital Comparator 3 Interrupt</span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7d7ba35397db8dfb61c224b97c76a0c1"> 3605</a></span>&#160;<span class="preprocessor">#define ADC_DCISC_DCINT2        0x00000004  // Digital Comparator 2 Interrupt</span></div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae1d765eaf3fc70df3ff83ebb688b2d2f"> 3607</a></span>&#160;<span class="preprocessor">#define ADC_DCISC_DCINT1        0x00000002  // Digital Comparator 1 Interrupt</span></div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l03609"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a964b433cf5bbe8a9cffe51e3f64d95ca"> 3609</a></span>&#160;<span class="preprocessor">#define ADC_DCISC_DCINT0        0x00000001  // Digital Comparator 0 Interrupt</span></div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;</div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSMUX0 register.</span></div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a11dc6da824b08fabc597a68e4d9934bb"> 3617</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX7_M       0xF0000000  // 8th Sample Input Select</span></div><div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a17ed0a15a6fd70e0a5167980c2ae6d78"> 3618</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX6_M       0x0F000000  // 7th Sample Input Select</span></div><div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a970295329ad0ea0f5d4f539f0c48bfac"> 3619</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX5_M       0x00F00000  // 6th Sample Input Select</span></div><div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aac2b3b2aaa118dcdb74142dadffd84d1"> 3620</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX4_M       0x000F0000  // 5th Sample Input Select</span></div><div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#add83b7267ad01fd8a95f47010e148236"> 3621</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX3_M       0x0000F000  // 4th Sample Input Select</span></div><div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a544f05ef02909ee743beab05c5d0289b"> 3622</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX2_M       0x00000F00  // 3rd Sample Input Select</span></div><div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aabe5b5cba633a830457a0deaf5699248"> 3623</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX1_M       0x000000F0  // 2nd Sample Input Select</span></div><div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6a91df9e8b2f66346ba05b6a0d615b5b"> 3624</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX0_M       0x0000000F  // 1st Sample Input Select</span></div><div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1f5bc723a93c1b3e20258f31bdb117f4"> 3625</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX7_S       28</span></div><div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a206bd9755b5dc2a8d988afb8f75fe2b5"> 3626</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX6_S       24</span></div><div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad2e3f1bbb31f10df034580ae43939d05"> 3627</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX5_S       20</span></div><div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adcd46e2e0c2de7071abe38082504a7ad"> 3628</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX4_S       16</span></div><div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a303a731d0b329c57776805a39800de9a"> 3629</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX3_S       12</span></div><div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa4ac8d645068cad7e8bd4993be0da1f5"> 3630</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX2_S       8</span></div><div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aac733de19d114c0b87ff75ec4bad5ab5"> 3631</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX1_S       4</span></div><div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af5327ca2e0a574e94b8c8231ffea71fc"> 3632</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX0_S       0</span></div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;</div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSCTL0 register.</span></div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8d7a44ed2a0e24aade4d02bdf379fbd3"> 3639</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_TS7          0x80000000  // 8th Sample Temp Sensor Select</span></div><div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a56c7fffc5a5f159ffbe4dcb6c35714b3"> 3640</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_IE7          0x40000000  // 8th Sample Interrupt Enable</span></div><div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a12bc8a888ac6df1db9afc8c362c4edd0"> 3641</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_END7         0x20000000  // 8th Sample is End of Sequence</span></div><div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad2d09ef05570cf1ea89ca036a663c026"> 3642</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_D7           0x10000000  // 8th Sample Diff Input Select</span></div><div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a66b0afdc851946b3bae3eb71e4e928e0"> 3643</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_TS6          0x08000000  // 7th Sample Temp Sensor Select</span></div><div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afce1cf093a5b0aab39e0e27a912b89f0"> 3644</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_IE6          0x04000000  // 7th Sample Interrupt Enable</span></div><div class="line"><a name="l03645"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a00d6e1c95b7a891622b0256013748e45"> 3645</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_END6         0x02000000  // 7th Sample is End of Sequence</span></div><div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad60df449dd4ae54eae1de79f2c9a7420"> 3646</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_D6           0x01000000  // 7th Sample Diff Input Select</span></div><div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a78bfd86b2fc88c9af201c79b07418f66"> 3647</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_TS5          0x00800000  // 6th Sample Temp Sensor Select</span></div><div class="line"><a name="l03648"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6044ac87721cfc7e42e5c4c0df250685"> 3648</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_IE5          0x00400000  // 6th Sample Interrupt Enable</span></div><div class="line"><a name="l03649"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae8051a2c0d825e318c96a11858a3ae42"> 3649</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_END5         0x00200000  // 6th Sample is End of Sequence</span></div><div class="line"><a name="l03650"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad7b497721b83d013facbc6e1b335a0ff"> 3650</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_D5           0x00100000  // 6th Sample Diff Input Select</span></div><div class="line"><a name="l03651"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aea6d63aa936d853e568d65e6710b59f7"> 3651</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_TS4          0x00080000  // 5th Sample Temp Sensor Select</span></div><div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9e9e7619d052107e0cf2d2ac73d8aa3b"> 3652</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_IE4          0x00040000  // 5th Sample Interrupt Enable</span></div><div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1c2793fdfd3eb06b3006cebab2af23f6"> 3653</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_END4         0x00020000  // 5th Sample is End of Sequence</span></div><div class="line"><a name="l03654"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4b195ec02bc19de8c4a66f827f013d8b"> 3654</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_D4           0x00010000  // 5th Sample Diff Input Select</span></div><div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab8ad4fcdffcf1ed1fcc5136d186b9996"> 3655</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_TS3          0x00008000  // 4th Sample Temp Sensor Select</span></div><div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a047c7b4c13ce73646195a77918bfa569"> 3656</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_IE3          0x00004000  // 4th Sample Interrupt Enable</span></div><div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3fde483d5087ce5a36de436b1bec6f92"> 3657</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_END3         0x00002000  // 4th Sample is End of Sequence</span></div><div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac6ba28620e3edfa4cdbe5d0a8df084a6"> 3658</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_D3           0x00001000  // 4th Sample Diff Input Select</span></div><div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3aeaf3712576d6a8f155f37184aa279a"> 3659</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_TS2          0x00000800  // 3rd Sample Temp Sensor Select</span></div><div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aefe886822e091d99c579ef1aad5c4109"> 3660</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_IE2          0x00000400  // 3rd Sample Interrupt Enable</span></div><div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5ea3ebc699ff6e161404e86f33650310"> 3661</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_END2         0x00000200  // 3rd Sample is End of Sequence</span></div><div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5fe84469d1d749196d7159f6d8a3a6f8"> 3662</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_D2           0x00000100  // 3rd Sample Diff Input Select</span></div><div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a99000d1eacbf6af4894bd5da5001e1a2"> 3663</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_TS1          0x00000080  // 2nd Sample Temp Sensor Select</span></div><div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae045fe133c3bc4b97f0f9516eb5cf45d"> 3664</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_IE1          0x00000040  // 2nd Sample Interrupt Enable</span></div><div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a91d63d8adaf350b333e74b88a57ef5df"> 3665</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_END1         0x00000020  // 2nd Sample is End of Sequence</span></div><div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aabbd75fa28b51463fb078507dc18e0d2"> 3666</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_D1           0x00000010  // 2nd Sample Diff Input Select</span></div><div class="line"><a name="l03667"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab12ef696a3c19b9ab3a9423301dafb9a"> 3667</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_TS0          0x00000008  // 1st Sample Temp Sensor Select</span></div><div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad731d642439c71512017618c628d8109"> 3668</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_IE0          0x00000004  // 1st Sample Interrupt Enable</span></div><div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3338e9775ca333a5edbd3c937068923f"> 3669</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_END0         0x00000002  // 1st Sample is End of Sequence</span></div><div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0d8cbddf7ca114feff450e2e608274d0"> 3670</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_D0           0x00000001  // 1st Sample Diff Input Select</span></div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;</div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSFIFO0 register.</span></div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03677"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1deee13435e2ce4cb4b46c8475cccacb"> 3677</a></span>&#160;<span class="preprocessor">#define ADC_SSFIFO0_DATA_M      0x00000FFF  // Conversion Result Data</span></div><div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2f5088b0e35a21674fad854b03ed7375"> 3678</a></span>&#160;<span class="preprocessor">#define ADC_SSFIFO0_DATA_S      0</span></div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;</div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSFSTAT0 register.</span></div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03685"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afecffae70830598db958ccb3b579f885"> 3685</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT0_FULL       0x00001000  // FIFO Full</span></div><div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8d07bcdcf16578e87bcd25d6beb8b8c2"> 3686</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT0_EMPTY      0x00000100  // FIFO Empty</span></div><div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a26e6af061835fa082ceb94545577280e"> 3687</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT0_HPTR_M     0x000000F0  // FIFO Head Pointer</span></div><div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a950e30289f1bf5e6d939b1b2f1df0b8c"> 3688</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT0_TPTR_M     0x0000000F  // FIFO Tail Pointer</span></div><div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae5a8b02f521b0efa8892e3ad52eb619e"> 3689</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT0_HPTR_S     4</span></div><div class="line"><a name="l03690"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0e7f1783fadd2cc81d12073c7dfb41bb"> 3690</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT0_TPTR_S     0</span></div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;</div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSOP0 register.</span></div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a11a760f0368374291d55cbdf75a9d54b"> 3697</a></span>&#160;<span class="preprocessor">#define ADC_SSOP0_S7DCOP        0x10000000  // Sample 7 Digital Comparator</span></div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a193372ac552dac83c493040f82584f6c"> 3699</a></span>&#160;<span class="preprocessor">#define ADC_SSOP0_S6DCOP        0x01000000  // Sample 6 Digital Comparator</span></div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7f089de38811c8a7dd5186b409ca9662"> 3701</a></span>&#160;<span class="preprocessor">#define ADC_SSOP0_S5DCOP        0x00100000  // Sample 5 Digital Comparator</span></div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l03703"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae414da1a6370f463501f2dbdf751c6c0"> 3703</a></span>&#160;<span class="preprocessor">#define ADC_SSOP0_S4DCOP        0x00010000  // Sample 4 Digital Comparator</span></div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6bad84457c43a9eadeb94ed30ba64013"> 3705</a></span>&#160;<span class="preprocessor">#define ADC_SSOP0_S3DCOP        0x00001000  // Sample 3 Digital Comparator</span></div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6433c36dbe5005888fcb1bf4fc89b9cf"> 3707</a></span>&#160;<span class="preprocessor">#define ADC_SSOP0_S2DCOP        0x00000100  // Sample 2 Digital Comparator</span></div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8e1b3788e1bf00f1bedbdd2022c5d74e"> 3709</a></span>&#160;<span class="preprocessor">#define ADC_SSOP0_S1DCOP        0x00000010  // Sample 1 Digital Comparator</span></div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a96b9db40fa9bbc22ff1079d05d4abc30"> 3711</a></span>&#160;<span class="preprocessor">#define ADC_SSOP0_S0DCOP        0x00000001  // Sample 0 Digital Comparator</span></div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;</div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSDC0 register.</span></div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9331b1a7d5a51d962d076b58296c3054"> 3719</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S7DCSEL_M     0xF0000000  // Sample 7 Digital Comparator</span></div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad133a3b198bf0fe90221bcd95b5905d2"> 3721</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S6DCSEL_M     0x0F000000  // Sample 6 Digital Comparator</span></div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a13c145bc042c643f9aa341b85a1e17f3"> 3723</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S5DCSEL_M     0x00F00000  // Sample 5 Digital Comparator</span></div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a87d2d12cc89aa009e6d641b2f90229c2"> 3725</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S4DCSEL_M     0x000F0000  // Sample 4 Digital Comparator</span></div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9517138c20741ffb79f0995e5e532bd5"> 3727</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S3DCSEL_M     0x0000F000  // Sample 3 Digital Comparator</span></div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a71f8fdb401a0efea88a01ddcd19987a6"> 3729</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S2DCSEL_M     0x00000F00  // Sample 2 Digital Comparator</span></div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a96abff20d0015d5323edd39d332d6c30"> 3731</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S1DCSEL_M     0x000000F0  // Sample 1 Digital Comparator</span></div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a563c9f3a94d0eb4bf64f9d2e3283517a"> 3733</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S0DCSEL_M     0x0000000F  // Sample 0 Digital Comparator</span></div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acf539680330755cf2d02295437ee83a4"> 3735</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S6DCSEL_S     24</span></div><div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9f0e8429affdf529fa6e15e3df2b9006"> 3736</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S5DCSEL_S     20</span></div><div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af6cae3a6f9da85ee041b774f98ed8f9b"> 3737</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S4DCSEL_S     16</span></div><div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a770f30c583c446aa71c69e174cb44608"> 3738</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S3DCSEL_S     12</span></div><div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a04d0efb463a43a78a82b7c4105339ec5"> 3739</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S2DCSEL_S     8</span></div><div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afa56b3e357b2db5fd6b52fcc2b7ebf9d"> 3740</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S1DCSEL_S     4</span></div><div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab0cc718a6dc720d53d699da1885a7b1d"> 3741</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S0DCSEL_S     0</span></div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;</div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSMUX1 register.</span></div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3a1b9bac510d090144678bb20e940236"> 3748</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX1_MUX3_M       0x0000F000  // 4th Sample Input Select</span></div><div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1c4bd27ffaf3acf0f38e381d0b06e214"> 3749</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX1_MUX2_M       0x00000F00  // 3rd Sample Input Select</span></div><div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1b44de3d0caede93ed6f159f4e57353b"> 3750</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX1_MUX1_M       0x000000F0  // 2nd Sample Input Select</span></div><div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7e76cfd92c97ebb0660114372092579a"> 3751</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX1_MUX0_M       0x0000000F  // 1st Sample Input Select</span></div><div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a69364f40ea45f064a70d71043dbe06b1"> 3752</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX1_MUX3_S       12</span></div><div class="line"><a name="l03753"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a20ed0cd48d240c542501f12515638df1"> 3753</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX1_MUX2_S       8</span></div><div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afba504cd18083139adf63ae1345a7b2f"> 3754</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX1_MUX1_S       4</span></div><div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0a937e2e42767a3054cd80e4bb75c4cf"> 3755</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX1_MUX0_S       0</span></div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;</div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSCTL1 register.</span></div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8c74e50f5f8a5a3d308d8916a756906e"> 3762</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_TS3          0x00008000  // 4th Sample Temp Sensor Select</span></div><div class="line"><a name="l03763"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3295cdf6eb4f4d4fada54314c755398a"> 3763</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_IE3          0x00004000  // 4th Sample Interrupt Enable</span></div><div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad5d19fa64622858fd1025c24d885cca5"> 3764</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_END3         0x00002000  // 4th Sample is End of Sequence</span></div><div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae35c917351bbfe1b6dd98977f9583483"> 3765</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_D3           0x00001000  // 4th Sample Diff Input Select</span></div><div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4ba835b11499e941014df4d43b77ffa2"> 3766</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_TS2          0x00000800  // 3rd Sample Temp Sensor Select</span></div><div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a80ad9ed3aa8027f2fd13f858b462d3b5"> 3767</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_IE2          0x00000400  // 3rd Sample Interrupt Enable</span></div><div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6ef351e6327b9fd45bc45ebf93fa9808"> 3768</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_END2         0x00000200  // 3rd Sample is End of Sequence</span></div><div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abd92d3a73f411d4db124acd72ae53abc"> 3769</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_D2           0x00000100  // 3rd Sample Diff Input Select</span></div><div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac21cf2702d172b09833f52955537beb5"> 3770</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_TS1          0x00000080  // 2nd Sample Temp Sensor Select</span></div><div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3a67f34542df0fd31b1014a363b814a7"> 3771</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_IE1          0x00000040  // 2nd Sample Interrupt Enable</span></div><div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9dc612fc8d3e1f5319009130655a8a66"> 3772</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_END1         0x00000020  // 2nd Sample is End of Sequence</span></div><div class="line"><a name="l03773"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a373641dadf43acfb0a1b27ac00421187"> 3773</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_D1           0x00000010  // 2nd Sample Diff Input Select</span></div><div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3f060ef8b7d6338855d951cc92a633c2"> 3774</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_TS0          0x00000008  // 1st Sample Temp Sensor Select</span></div><div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a502c09e34bf657237db58546ecbc37f0"> 3775</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_IE0          0x00000004  // 1st Sample Interrupt Enable</span></div><div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acebac004d6465749723dbd4183d69d91"> 3776</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_END0         0x00000002  // 1st Sample is End of Sequence</span></div><div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac5e5484e610246ebca8c22c42bc76a42"> 3777</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_D0           0x00000001  // 1st Sample Diff Input Select</span></div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;</div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSFIFO1 register.</span></div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac08ff475aa1e991ff1526935eb281800"> 3784</a></span>&#160;<span class="preprocessor">#define ADC_SSFIFO1_DATA_M      0x00000FFF  // Conversion Result Data</span></div><div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0b72234bc106dbddc61b8db4fa939dc4"> 3785</a></span>&#160;<span class="preprocessor">#define ADC_SSFIFO1_DATA_S      0</span></div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;</div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSFSTAT1 register.</span></div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1bab60bc63a97068f37b375d3bbe66e7"> 3792</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT1_FULL       0x00001000  // FIFO Full</span></div><div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac44d2bd50815ed890f6933dec82942f6"> 3793</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT1_EMPTY      0x00000100  // FIFO Empty</span></div><div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6b9fd2a2be1d6cccbc4221322ce2255e"> 3794</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT1_HPTR_M     0x000000F0  // FIFO Head Pointer</span></div><div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad7f2233ad15f40e0746756e66c30f643"> 3795</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT1_TPTR_M     0x0000000F  // FIFO Tail Pointer</span></div><div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5bf1b70eb4540edeef211639e06f0898"> 3796</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT1_HPTR_S     4</span></div><div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acf08f3fb5e9face53dc6864ccc87a5b4"> 3797</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT1_TPTR_S     0</span></div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;</div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSOP1 register.</span></div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03804"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a83ccfe50bdcea162564de86e4c6ffd06"> 3804</a></span>&#160;<span class="preprocessor">#define ADC_SSOP1_S3DCOP        0x00001000  // Sample 3 Digital Comparator</span></div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeb18fdf8aa21607353f6b986cf729bde"> 3806</a></span>&#160;<span class="preprocessor">#define ADC_SSOP1_S2DCOP        0x00000100  // Sample 2 Digital Comparator</span></div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a235a6fbdcff814dbef97ca6b7fa62d05"> 3808</a></span>&#160;<span class="preprocessor">#define ADC_SSOP1_S1DCOP        0x00000010  // Sample 1 Digital Comparator</span></div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac70daf48a23d870b43a3c5a34ecf136f"> 3810</a></span>&#160;<span class="preprocessor">#define ADC_SSOP1_S0DCOP        0x00000001  // Sample 0 Digital Comparator</span></div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;</div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSDC1 register.</span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03818"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4d332a3b643aac5cede728d21436f5df"> 3818</a></span>&#160;<span class="preprocessor">#define ADC_SSDC1_S3DCSEL_M     0x0000F000  // Sample 3 Digital Comparator</span></div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l03820"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab468f7dc4a36c1db35d7095fcb00b46d"> 3820</a></span>&#160;<span class="preprocessor">#define ADC_SSDC1_S2DCSEL_M     0x00000F00  // Sample 2 Digital Comparator</span></div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a34fb2e6c79e6e50c321ab6200d86c159"> 3822</a></span>&#160;<span class="preprocessor">#define ADC_SSDC1_S1DCSEL_M     0x000000F0  // Sample 1 Digital Comparator</span></div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1de22973b655720d8621750a5f40f464"> 3824</a></span>&#160;<span class="preprocessor">#define ADC_SSDC1_S0DCSEL_M     0x0000000F  // Sample 0 Digital Comparator</span></div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l03826"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4345a8586b138f86ed96c400f8b7ac31"> 3826</a></span>&#160;<span class="preprocessor">#define ADC_SSDC1_S2DCSEL_S     8</span></div><div class="line"><a name="l03827"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af46b5ba74eaf805d85527e0ab4bf35dd"> 3827</a></span>&#160;<span class="preprocessor">#define ADC_SSDC1_S1DCSEL_S     4</span></div><div class="line"><a name="l03828"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aba2d875b3eb68137f6fba457d7be91e9"> 3828</a></span>&#160;<span class="preprocessor">#define ADC_SSDC1_S0DCSEL_S     0</span></div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;</div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSMUX2 register.</span></div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad855ffffdbd749bb9ad78324bb4d7c92"> 3835</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX2_MUX3_M       0x0000F000  // 4th Sample Input Select</span></div><div class="line"><a name="l03836"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4e78bf36353ea93c6bfbe622568f784c"> 3836</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX2_MUX2_M       0x00000F00  // 3rd Sample Input Select</span></div><div class="line"><a name="l03837"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa5206029f5f7451642599a3493fd2712"> 3837</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX2_MUX1_M       0x000000F0  // 2nd Sample Input Select</span></div><div class="line"><a name="l03838"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3f32bc7fcad63751edf5d5c530a41ba6"> 3838</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX2_MUX0_M       0x0000000F  // 1st Sample Input Select</span></div><div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac21ecae790c95eecb77be1a87772e6d8"> 3839</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX2_MUX3_S       12</span></div><div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a88e18bd1f772bcbcf7a6a647a33368e6"> 3840</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX2_MUX2_S       8</span></div><div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae8d357fba2206c73b29473c3e439feba"> 3841</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX2_MUX1_S       4</span></div><div class="line"><a name="l03842"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7fd4116d3369b1615ff93f9987997dd9"> 3842</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX2_MUX0_S       0</span></div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;</div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSCTL2 register.</span></div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2d5a8a8e9c6b213f24e21c31219fac8d"> 3849</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_TS3          0x00008000  // 4th Sample Temp Sensor Select</span></div><div class="line"><a name="l03850"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afa2f340f02e012837d1c83db0064537c"> 3850</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_IE3          0x00004000  // 4th Sample Interrupt Enable</span></div><div class="line"><a name="l03851"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2b0c918a3456cfb494f1f76863461da1"> 3851</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_END3         0x00002000  // 4th Sample is End of Sequence</span></div><div class="line"><a name="l03852"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a531d8757e7068107bc329df02689c84b"> 3852</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_D3           0x00001000  // 4th Sample Diff Input Select</span></div><div class="line"><a name="l03853"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a015a9568e096fe713a1b10f19ac509d9"> 3853</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_TS2          0x00000800  // 3rd Sample Temp Sensor Select</span></div><div class="line"><a name="l03854"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acf8c25f9b4a4d934f82b6cbd33e1495c"> 3854</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_IE2          0x00000400  // 3rd Sample Interrupt Enable</span></div><div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9c1de7c32f45164e9e76ef393f3ebfbb"> 3855</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_END2         0x00000200  // 3rd Sample is End of Sequence</span></div><div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7cc39bb76210daef3006c55eaa065aaa"> 3856</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_D2           0x00000100  // 3rd Sample Diff Input Select</span></div><div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a79512fca0fba978b42129069ad53769c"> 3857</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_TS1          0x00000080  // 2nd Sample Temp Sensor Select</span></div><div class="line"><a name="l03858"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3d5514043ff2e60b280eff590a55c3b4"> 3858</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_IE1          0x00000040  // 2nd Sample Interrupt Enable</span></div><div class="line"><a name="l03859"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3684ac1cb65b792dadf07df32498e3a7"> 3859</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_END1         0x00000020  // 2nd Sample is End of Sequence</span></div><div class="line"><a name="l03860"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0dbf134994a2f443fc4223159d068f7f"> 3860</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_D1           0x00000010  // 2nd Sample Diff Input Select</span></div><div class="line"><a name="l03861"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a74b58d903aab588a27f367c9c9f1e51d"> 3861</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_TS0          0x00000008  // 1st Sample Temp Sensor Select</span></div><div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8553deb0d737f57885751a779671e816"> 3862</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_IE0          0x00000004  // 1st Sample Interrupt Enable</span></div><div class="line"><a name="l03863"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad25c5ab63687306721f7c569142e5751"> 3863</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_END0         0x00000002  // 1st Sample is End of Sequence</span></div><div class="line"><a name="l03864"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#accf2da5c5e49ceb23aad9d4d3e4840f2"> 3864</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_D0           0x00000001  // 1st Sample Diff Input Select</span></div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;</div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSFIFO2 register.</span></div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03871"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afc5b7b065df9ea7283fffccbdeccce3b"> 3871</a></span>&#160;<span class="preprocessor">#define ADC_SSFIFO2_DATA_M      0x00000FFF  // Conversion Result Data</span></div><div class="line"><a name="l03872"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a99dec3f4b1cb75cdd65c4148c571b953"> 3872</a></span>&#160;<span class="preprocessor">#define ADC_SSFIFO2_DATA_S      0</span></div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;</div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSFSTAT2 register.</span></div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03879"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab76008fb4928b2a52cdb3d2f6e52b9ae"> 3879</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT2_FULL       0x00001000  // FIFO Full</span></div><div class="line"><a name="l03880"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aff21b4cde3cb2857342d3bc22bd3c5dc"> 3880</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT2_EMPTY      0x00000100  // FIFO Empty</span></div><div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a646b5223a681144ecdfcb66b117eb91c"> 3881</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT2_HPTR_M     0x000000F0  // FIFO Head Pointer</span></div><div class="line"><a name="l03882"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2cc3d3d2f13321d9cad5517a10714f48"> 3882</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT2_TPTR_M     0x0000000F  // FIFO Tail Pointer</span></div><div class="line"><a name="l03883"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5a39e41290a00ccb1690858a3e72a1b4"> 3883</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT2_HPTR_S     4</span></div><div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad0c0bc2bacf07fbff136aea8cae0fe11"> 3884</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT2_TPTR_S     0</span></div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;</div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSOP2 register.</span></div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aad48efa36e9d8de459a8b5d03fb36253"> 3891</a></span>&#160;<span class="preprocessor">#define ADC_SSOP2_S3DCOP        0x00001000  // Sample 3 Digital Comparator</span></div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6d536f6725f03088f2c4aa882e0fdd01"> 3893</a></span>&#160;<span class="preprocessor">#define ADC_SSOP2_S2DCOP        0x00000100  // Sample 2 Digital Comparator</span></div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l03895"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4766dc1d109c08460c48c6f3fcdb3e9a"> 3895</a></span>&#160;<span class="preprocessor">#define ADC_SSOP2_S1DCOP        0x00000010  // Sample 1 Digital Comparator</span></div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6c052efd903774deac7753bd77a834fa"> 3897</a></span>&#160;<span class="preprocessor">#define ADC_SSOP2_S0DCOP        0x00000001  // Sample 0 Digital Comparator</span></div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;</div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSDC2 register.</span></div><div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abee7d8ae13dc35e6ff91718175abd05c"> 3905</a></span>&#160;<span class="preprocessor">#define ADC_SSDC2_S3DCSEL_M     0x0000F000  // Sample 3 Digital Comparator</span></div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l03907"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a19041d5ad01ce892dbd4d10f537d8175"> 3907</a></span>&#160;<span class="preprocessor">#define ADC_SSDC2_S2DCSEL_M     0x00000F00  // Sample 2 Digital Comparator</span></div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l03909"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2c0cf4fa01215cee9d06e0a4e459bf71"> 3909</a></span>&#160;<span class="preprocessor">#define ADC_SSDC2_S1DCSEL_M     0x000000F0  // Sample 1 Digital Comparator</span></div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l03911"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1415c2bed3a0e94e493e610586b0e9e9"> 3911</a></span>&#160;<span class="preprocessor">#define ADC_SSDC2_S0DCSEL_M     0x0000000F  // Sample 0 Digital Comparator</span></div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6cff07a86f3a2cceef074aa9aab73a1e"> 3913</a></span>&#160;<span class="preprocessor">#define ADC_SSDC2_S2DCSEL_S     8</span></div><div class="line"><a name="l03914"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abf8e25f5dbf2e5545860c63d6774d131"> 3914</a></span>&#160;<span class="preprocessor">#define ADC_SSDC2_S1DCSEL_S     4</span></div><div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af745a3dcf353d28aade0b4e1e1c16f06"> 3915</a></span>&#160;<span class="preprocessor">#define ADC_SSDC2_S0DCSEL_S     0</span></div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;</div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSMUX3 register.</span></div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a55fc87208715ede8fd7a093c05b014e7"> 3922</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX3_MUX0_M       0x0000000F  // 1st Sample Input Select</span></div><div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae4f0f8771a743588eb9a2a83fee60048"> 3923</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX3_MUX0_S       0</span></div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;</div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSCTL3 register.</span></div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1e1f7a6c786862698251d1d50b41b20f"> 3930</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL3_TS0          0x00000008  // 1st Sample Temp Sensor Select</span></div><div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a35c3734d85b6770bed8440cedd12d483"> 3931</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL3_IE0          0x00000004  // 1st Sample Interrupt Enable</span></div><div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a94b87a4b6859a3530b70f2951b834cee"> 3932</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL3_END0         0x00000002  // 1st Sample is End of Sequence</span></div><div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a94ca71d8ee658377c39fa03257321af4"> 3933</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL3_D0           0x00000001  // 1st Sample Diff Input Select</span></div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;</div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSFIFO3 register.</span></div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03940"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7686c282880e426d46af381e2165b2ee"> 3940</a></span>&#160;<span class="preprocessor">#define ADC_SSFIFO3_DATA_M      0x00000FFF  // Conversion Result Data</span></div><div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0b1d688dca3590fc2c76e94b30c070f2"> 3941</a></span>&#160;<span class="preprocessor">#define ADC_SSFIFO3_DATA_S      0</span></div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;</div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSFSTAT3 register.</span></div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab184502d38d4ee3f9251826efadf9747"> 3948</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT3_FULL       0x00001000  // FIFO Full</span></div><div class="line"><a name="l03949"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3a0da49410451c97f7466ad190eab8a8"> 3949</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT3_EMPTY      0x00000100  // FIFO Empty</span></div><div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9372b411f82f1af1d4ffa459a8428c84"> 3950</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT3_HPTR_M     0x000000F0  // FIFO Head Pointer</span></div><div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa9aa7801abad5091ef4f76599818ebc5"> 3951</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT3_TPTR_M     0x0000000F  // FIFO Tail Pointer</span></div><div class="line"><a name="l03952"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4aa6851b59d999306c6d7dcd0a5da73b"> 3952</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT3_HPTR_S     4</span></div><div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adb987bf5533fbd87d8b3e4ef60e3e49f"> 3953</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT3_TPTR_S     0</span></div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;</div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSOP3 register.</span></div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03960"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8ca2d586a81cca9c3de8402b0ec5493b"> 3960</a></span>&#160;<span class="preprocessor">#define ADC_SSOP3_S0DCOP        0x00000001  // Sample 0 Digital Comparator</span></div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;</div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSDC3 register.</span></div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a55faaf19bcc624f7d1abfa9a99e13f28"> 3968</a></span>&#160;<span class="preprocessor">#define ADC_SSDC3_S0DCSEL_M     0x0000000F  // Sample 0 Digital Comparator</span></div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;</div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCRIC register.</span></div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a33ae8605f6932b7748817ba22828d191"> 3976</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCTRIG7       0x00800000  // Digital Comparator Trigger 7</span></div><div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afc7f260db9c758d2d92d58bf038619a5"> 3977</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCTRIG6       0x00400000  // Digital Comparator Trigger 6</span></div><div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8ddda108503488d6fb6fb20b9b4bd4c4"> 3978</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCTRIG5       0x00200000  // Digital Comparator Trigger 5</span></div><div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaa2a78eb7a7b48f0a0f86426e061c7a7"> 3979</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCTRIG4       0x00100000  // Digital Comparator Trigger 4</span></div><div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a67f47f5112f835f1a277cc90021cf3c3"> 3980</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCTRIG3       0x00080000  // Digital Comparator Trigger 3</span></div><div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a629a8782112a649802fdd7b23b55fa88"> 3981</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCTRIG2       0x00040000  // Digital Comparator Trigger 2</span></div><div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac3915d888c1709e3d65762aa28cdce28"> 3982</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCTRIG1       0x00020000  // Digital Comparator Trigger 1</span></div><div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac8eb9a8e3afefe99490e3d234f053ba9"> 3983</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCTRIG0       0x00010000  // Digital Comparator Trigger 0</span></div><div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8f9d9d4acaf2a6d6f60de18f6506dd0b"> 3984</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCINT7        0x00000080  // Digital Comparator Interrupt 7</span></div><div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adf1884c1dff07b2753c354ad8bea9ac7"> 3985</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCINT6        0x00000040  // Digital Comparator Interrupt 6</span></div><div class="line"><a name="l03986"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a01559753e34bac060246d28888e84e6e"> 3986</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCINT5        0x00000020  // Digital Comparator Interrupt 5</span></div><div class="line"><a name="l03987"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5e9f800ce0cb68296f3c1a1cdd33ca14"> 3987</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCINT4        0x00000010  // Digital Comparator Interrupt 4</span></div><div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8d1ae8fe7dde4feead30671ffe56e64d"> 3988</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCINT3        0x00000008  // Digital Comparator Interrupt 3</span></div><div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a95a573d07c0968ab1273544d7ebc2f3b"> 3989</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCINT2        0x00000004  // Digital Comparator Interrupt 2</span></div><div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a38d5bf2c3ab48451616612a179749793"> 3990</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCINT1        0x00000002  // Digital Comparator Interrupt 1</span></div><div class="line"><a name="l03991"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab0d18be8d28b2a34a77dc77b51b1d8d7"> 3991</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCINT0        0x00000001  // Digital Comparator Interrupt 0</span></div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;</div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL0 register.</span></div><div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa78fcfc5e1a37ca83406d4f90afb6ba1"> 3998</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIE          0x00000010  // Comparison Interrupt Enable</span></div><div class="line"><a name="l03999"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aea10bc5c49655b3147821d029843a892"> 3999</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIC_M        0x0000000C  // Comparison Interrupt Condition</span></div><div class="line"><a name="l04000"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae2855cbc0fc00343ef52735f78cdc1c8"> 4000</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aad7127d0966cf63458e3599de98a9368"> 4001</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIC_MID      0x00000004  // Mid Band</span></div><div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac8f3dda7ae883a80d9b979756b22bba6"> 4002</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIC_HIGH     0x0000000C  // High Band</span></div><div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad1dc261cbcbf9eaac278b995bc9da914"> 4003</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIM_M        0x00000003  // Comparison Interrupt Mode</span></div><div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aca5c1d818690f4435c2902c66897f30f"> 4004</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa82ab0cb351abc641039cdb4aa0405c5"> 4005</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIM_ONCE     0x00000001  // Once</span></div><div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a357f43eda76c0fbcce1e2a092d133efa"> 4006</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIM_HALWAYS  0x00000002  // Hysteresis Always</span></div><div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac829f3702cda9f34ca1cdb553a9a1e4a"> 4007</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIM_HONCE    0x00000003  // Hysteresis Once</span></div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;</div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL1 register.</span></div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2e469796c557bd80ce9df0914599e9af"> 4014</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIE          0x00000010  // Comparison Interrupt Enable</span></div><div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa68b58a9743d19060f39a701c03a4c3a"> 4015</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIC_M        0x0000000C  // Comparison Interrupt Condition</span></div><div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a496d6d46dbba58a0d2a4b86e96d41c89"> 4016</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab1e3b0142fb6b373dc92a18200b3ebb6"> 4017</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIC_MID      0x00000004  // Mid Band</span></div><div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abfa07f6662f2522caa2122ec6d6eda2f"> 4018</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIC_HIGH     0x0000000C  // High Band</span></div><div class="line"><a name="l04019"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af20b4dfae85274f5864384bf556874c5"> 4019</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIM_M        0x00000003  // Comparison Interrupt Mode</span></div><div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a741601d87fc266c3a864dc2977d15ec7"> 4020</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a635e366d999e3a4981b1eda33ed19f8a"> 4021</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIM_ONCE     0x00000001  // Once</span></div><div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9b04320a20d74e2244982515ae9ebbd4"> 4022</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIM_HALWAYS  0x00000002  // Hysteresis Always</span></div><div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaee92ef70ad5b3f6d584ff494f7502c4"> 4023</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIM_HONCE    0x00000003  // Hysteresis Once</span></div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;</div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL2 register.</span></div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aadb463a24dc5d6e7f12598293bbcafd8"> 4030</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIE          0x00000010  // Comparison Interrupt Enable</span></div><div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aac03c217357371673405ce22b080946e"> 4031</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIC_M        0x0000000C  // Comparison Interrupt Condition</span></div><div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a91f260acdc68c8146c721a1720889f2f"> 4032</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l04033"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7574b8261aff02c663928794f71feff3"> 4033</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIC_MID      0x00000004  // Mid Band</span></div><div class="line"><a name="l04034"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae0a8a2205748f8dcf2fd5ba70145f6d3"> 4034</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIC_HIGH     0x0000000C  // High Band</span></div><div class="line"><a name="l04035"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a67a04435f674e4112c831d09ad4fce9b"> 4035</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIM_M        0x00000003  // Comparison Interrupt Mode</span></div><div class="line"><a name="l04036"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab4533a35be2bf149132fbb84921df47f"> 4036</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l04037"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa1efff71c92431308cfe113bb3f98fd9"> 4037</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIM_ONCE     0x00000001  // Once</span></div><div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a628965749769ad8494503f2f46a9e35d"> 4038</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIM_HALWAYS  0x00000002  // Hysteresis Always</span></div><div class="line"><a name="l04039"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac5ef77b72399154bff47b4ba2affb5b6"> 4039</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIM_HONCE    0x00000003  // Hysteresis Once</span></div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;</div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL3 register.</span></div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04046"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a96a1742179a220a5088de21775057398"> 4046</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIE          0x00000010  // Comparison Interrupt Enable</span></div><div class="line"><a name="l04047"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a41ad5387d52b1ab59ca97180b6907e66"> 4047</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIC_M        0x0000000C  // Comparison Interrupt Condition</span></div><div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af0f3206b2585ef1f0f46d0ff4d993676"> 4048</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a59d3bfcc2bad1136e818f0d1aa7e0912"> 4049</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIC_MID      0x00000004  // Mid Band</span></div><div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a412ea571b23048aafb9227b6a82d7cf8"> 4050</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIC_HIGH     0x0000000C  // High Band</span></div><div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6d16393e1bc4ab4fadf6708482b619a9"> 4051</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIM_M        0x00000003  // Comparison Interrupt Mode</span></div><div class="line"><a name="l04052"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab8f8b4c12ba7796fc48e40156a233018"> 4052</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l04053"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5767bf5728f2f68596289fb411753782"> 4053</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIM_ONCE     0x00000001  // Once</span></div><div class="line"><a name="l04054"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a019d1149cd916f2618d752a882551a12"> 4054</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIM_HALWAYS  0x00000002  // Hysteresis Always</span></div><div class="line"><a name="l04055"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a32bf377d052f16d435d94d3e81516428"> 4055</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIM_HONCE    0x00000003  // Hysteresis Once</span></div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;</div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL4 register.</span></div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa29528a71972bfdda0b2a3b00fb6cf56"> 4062</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIE          0x00000010  // Comparison Interrupt Enable</span></div><div class="line"><a name="l04063"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a96ad2d42caf62e4dcf361ad11bbaead4"> 4063</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIC_M        0x0000000C  // Comparison Interrupt Condition</span></div><div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2a18de5a5a62dc3a58fc56a7d266d97c"> 4064</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a72f2b3b65ed600dab3e593a654d8f6b0"> 4065</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIC_MID      0x00000004  // Mid Band</span></div><div class="line"><a name="l04066"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6c06549706ad1dc8ef479e53ff0d9cc2"> 4066</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIC_HIGH     0x0000000C  // High Band</span></div><div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a60ab1454e54ea2e9ca699dcade9afb12"> 4067</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIM_M        0x00000003  // Comparison Interrupt Mode</span></div><div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a09595a4e5beb857988857d3a6604689c"> 4068</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a69aa527364e76f3ff22f32e62f495ca9"> 4069</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIM_ONCE     0x00000001  // Once</span></div><div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac4e507ffccb92d1899234cbfbeb8855b"> 4070</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIM_HALWAYS  0x00000002  // Hysteresis Always</span></div><div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae75b654eae6cde795594f9adfb52c4b4"> 4071</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIM_HONCE    0x00000003  // Hysteresis Once</span></div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;</div><div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL5 register.</span></div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04078"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae5e3d38288868ed0567128906dc718b0"> 4078</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIE          0x00000010  // Comparison Interrupt Enable</span></div><div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afb231892103ea6115404a6c399132100"> 4079</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIC_M        0x0000000C  // Comparison Interrupt Condition</span></div><div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afe72c96ad26ed0bd1ca641defecbb91f"> 4080</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l04081"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adee86b2c3c94af4a042c93419c5ed630"> 4081</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIC_MID      0x00000004  // Mid Band</span></div><div class="line"><a name="l04082"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a12f7d53b55dbd172cda049867a236eec"> 4082</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIC_HIGH     0x0000000C  // High Band</span></div><div class="line"><a name="l04083"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6098817c060ad15483f9d0743a1356fc"> 4083</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIM_M        0x00000003  // Comparison Interrupt Mode</span></div><div class="line"><a name="l04084"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4d0a2cf3de99fb8b31c9232d3cd06c76"> 4084</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l04085"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abbc226f8f35ac0d12b47c3c01ba1bcc2"> 4085</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIM_ONCE     0x00000001  // Once</span></div><div class="line"><a name="l04086"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad9c175db0d155fcba46051c620f56b6d"> 4086</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIM_HALWAYS  0x00000002  // Hysteresis Always</span></div><div class="line"><a name="l04087"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac5958dcc61f11653be4833a81a01f854"> 4087</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIM_HONCE    0x00000003  // Hysteresis Once</span></div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;</div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL6 register.</span></div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04094"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa6c337449e6d862eafb2e4227a319728"> 4094</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIE          0x00000010  // Comparison Interrupt Enable</span></div><div class="line"><a name="l04095"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a18507ef7ba0a178ad3e32bffcfae360b"> 4095</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIC_M        0x0000000C  // Comparison Interrupt Condition</span></div><div class="line"><a name="l04096"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af78d0fcf9ade076d919d63c10fd8c002"> 4096</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l04097"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a83831288f8cf8c01962e0b96d0a0fc24"> 4097</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIC_MID      0x00000004  // Mid Band</span></div><div class="line"><a name="l04098"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7b1ba5314b261788187f4d79681eb197"> 4098</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIC_HIGH     0x0000000C  // High Band</span></div><div class="line"><a name="l04099"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a63634d343aa9303ae2c6cc3a53498b4a"> 4099</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIM_M        0x00000003  // Comparison Interrupt Mode</span></div><div class="line"><a name="l04100"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a05bbf7fe7ad9de6535cd42331524ca84"> 4100</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l04101"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5a85366e8b55854ee87715d455ada459"> 4101</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIM_ONCE     0x00000001  // Once</span></div><div class="line"><a name="l04102"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad14327edf33b36502d8e9ac7972cc72d"> 4102</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIM_HALWAYS  0x00000002  // Hysteresis Always</span></div><div class="line"><a name="l04103"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae2899dfc3e58bbf71eb788735be068aa"> 4103</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIM_HONCE    0x00000003  // Hysteresis Once</span></div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;</div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL7 register.</span></div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04110"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5b1b3a8e0c8384c1223243eacfcd9e66"> 4110</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIE          0x00000010  // Comparison Interrupt Enable</span></div><div class="line"><a name="l04111"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aab925f920a980f716262843bdd3097b6"> 4111</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIC_M        0x0000000C  // Comparison Interrupt Condition</span></div><div class="line"><a name="l04112"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8cb3976f97f05a73e93100629c4d8153"> 4112</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l04113"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a381722b7250512021cb84a1ce548fc20"> 4113</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIC_MID      0x00000004  // Mid Band</span></div><div class="line"><a name="l04114"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4e9dd6372f1bbde8d6ab0ca326d70f3b"> 4114</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIC_HIGH     0x0000000C  // High Band</span></div><div class="line"><a name="l04115"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a96397e6e56bc5b76a3aac7b7432919f8"> 4115</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIM_M        0x00000003  // Comparison Interrupt Mode</span></div><div class="line"><a name="l04116"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0a07dab50bdf82080b3030373ce7286f"> 4116</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l04117"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abfd413cb79e79f14e7ecf3571db0876d"> 4117</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIM_ONCE     0x00000001  // Once</span></div><div class="line"><a name="l04118"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae64f717153142919a635fefdb371ed65"> 4118</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIM_HALWAYS  0x00000002  // Hysteresis Always</span></div><div class="line"><a name="l04119"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a92e35e430ebb9974c7681dc847ad6283"> 4119</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIM_HONCE    0x00000003  // Hysteresis Once</span></div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;</div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP0 register.</span></div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad8a2069363359a27349bcd0733d71c17"> 4126</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP0_COMP1_M      0x0FFF0000  // Compare 1</span></div><div class="line"><a name="l04127"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7669ad51cdc1ac58a7f900032f3dbb84"> 4127</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP0_COMP0_M      0x00000FFF  // Compare 0</span></div><div class="line"><a name="l04128"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a672ec1a5f7766ad954471049ec92f606"> 4128</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP0_COMP1_S      16</span></div><div class="line"><a name="l04129"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a400d128f88aaddae2871d59cb44adbf9"> 4129</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP0_COMP0_S      0</span></div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;</div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP1 register.</span></div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6d9ecbc19cc7fad7a3f1fc7d28a92166"> 4136</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP1_COMP1_M      0x0FFF0000  // Compare 1</span></div><div class="line"><a name="l04137"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0cce07ae0685dfcacf8f03fcc3d6bf22"> 4137</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP1_COMP0_M      0x00000FFF  // Compare 0</span></div><div class="line"><a name="l04138"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7370659a26a855391e6c38824fddb9d4"> 4138</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP1_COMP1_S      16</span></div><div class="line"><a name="l04139"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae862097093add5bb510ae59472476b1c"> 4139</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP1_COMP0_S      0</span></div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;</div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP2 register.</span></div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04146"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a36b1eaf9e6e34e1f796a58d59ea408b4"> 4146</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP2_COMP1_M      0x0FFF0000  // Compare 1</span></div><div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9984b129b9f8300a3786aa1f0484c4a0"> 4147</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP2_COMP0_M      0x00000FFF  // Compare 0</span></div><div class="line"><a name="l04148"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a38059f37a2d6d19c9ba7d1c52b14750c"> 4148</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP2_COMP1_S      16</span></div><div class="line"><a name="l04149"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab8665f0cfed3582977f9ae8454ae2b4c"> 4149</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP2_COMP0_S      0</span></div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;</div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP3 register.</span></div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a27fa2bb4df76fac219782a9ec1e40f34"> 4156</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP3_COMP1_M      0x0FFF0000  // Compare 1</span></div><div class="line"><a name="l04157"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a31fdfb48f14548f2d1d30dfd0dd06e2a"> 4157</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP3_COMP0_M      0x00000FFF  // Compare 0</span></div><div class="line"><a name="l04158"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9695144df2a893cea03280d97c4a2889"> 4158</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP3_COMP1_S      16</span></div><div class="line"><a name="l04159"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5b732c98187bfa8cdd2b5b5d96337c1c"> 4159</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP3_COMP0_S      0</span></div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;</div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP4 register.</span></div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04166"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5a0a8f398b9ff17f4054fc8aae6497fb"> 4166</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP4_COMP1_M      0x0FFF0000  // Compare 1</span></div><div class="line"><a name="l04167"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a86458ff0ca7e7b4c73ef836e176f4906"> 4167</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP4_COMP0_M      0x00000FFF  // Compare 0</span></div><div class="line"><a name="l04168"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a68a546660b31871e48189896a09b2213"> 4168</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP4_COMP1_S      16</span></div><div class="line"><a name="l04169"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac8f8bd888c549d58cf2813b13d45ad48"> 4169</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP4_COMP0_S      0</span></div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;</div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP5 register.</span></div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04176"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a208f8ed73cb244fc0a657dc5bb47ebfd"> 4176</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP5_COMP1_M      0x0FFF0000  // Compare 1</span></div><div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab23df4250a513d43c1e0320a5e3e28c2"> 4177</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP5_COMP0_M      0x00000FFF  // Compare 0</span></div><div class="line"><a name="l04178"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af01a6e0cfa861317f97efb24dc6a615b"> 4178</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP5_COMP1_S      16</span></div><div class="line"><a name="l04179"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aea134aacf824a86acbfb1a456a2008ee"> 4179</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP5_COMP0_S      0</span></div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;</div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP6 register.</span></div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04186"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aefb224508b4431464617eb8123d14ecf"> 4186</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP6_COMP1_M      0x0FFF0000  // Compare 1</span></div><div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aed6520379dd8abd167d1f7b324b0c71d"> 4187</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP6_COMP0_M      0x00000FFF  // Compare 0</span></div><div class="line"><a name="l04188"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5416facfcd600cab797c445b0a0026f2"> 4188</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP6_COMP1_S      16</span></div><div class="line"><a name="l04189"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8dea7f60fe0af1fd84b49914c81aff1c"> 4189</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP6_COMP0_S      0</span></div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;</div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP7 register.</span></div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04196"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8ccdbc835473d13fcf71f7b5e4cc1fdf"> 4196</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP7_COMP1_M      0x0FFF0000  // Compare 1</span></div><div class="line"><a name="l04197"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a86fb0f15d445fcadfe56b611ee9d49fd"> 4197</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP7_COMP0_M      0x00000FFF  // Compare 0</span></div><div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acbe79dad1a2efebb6adde268c9859d12"> 4198</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP7_COMP1_S      16</span></div><div class="line"><a name="l04199"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0915db2b5ba8dd652e406dab9493274a"> 4199</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP7_COMP0_S      0</span></div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;</div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_PP register.</span></div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04206"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a83eccd39dbafd54aa1e4d2da34dde2e2"> 4206</a></span>&#160;<span class="preprocessor">#define ADC_PP_TS               0x00800000  // Temperature Sensor</span></div><div class="line"><a name="l04207"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6d47bbcc165dac786cb232dd96492ad2"> 4207</a></span>&#160;<span class="preprocessor">#define ADC_PP_RSL_M            0x007C0000  // Resolution</span></div><div class="line"><a name="l04208"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abf20d8601adbfb02c69108f9aa279ae9"> 4208</a></span>&#160;<span class="preprocessor">#define ADC_PP_TYPE_M           0x00030000  // ADC Architecture</span></div><div class="line"><a name="l04209"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab420d300e3e4204c4e6e03b3bb71cb82"> 4209</a></span>&#160;<span class="preprocessor">#define ADC_PP_TYPE_SAR         0x00000000  // SAR</span></div><div class="line"><a name="l04210"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af251e897caae8d80961f0f5bc69c1d89"> 4210</a></span>&#160;<span class="preprocessor">#define ADC_PP_DC_M             0x0000FC00  // Digital Comparator Count</span></div><div class="line"><a name="l04211"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a43e6f03c570fe6dfa92e34a8742a1c37"> 4211</a></span>&#160;<span class="preprocessor">#define ADC_PP_CH_M             0x000003F0  // ADC Channel Count</span></div><div class="line"><a name="l04212"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2b0c9eecb9eb1c9bf1e5f6f43c6bf47d"> 4212</a></span>&#160;<span class="preprocessor">#define ADC_PP_MSR_M            0x0000000F  // Maximum ADC Sample Rate</span></div><div class="line"><a name="l04213"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abe7629b2ddb82d3687a670785450da08"> 4213</a></span>&#160;<span class="preprocessor">#define ADC_PP_MSR_125K         0x00000001  // 125 ksps</span></div><div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8847b91755a69edb983694f1c6cbbae9"> 4214</a></span>&#160;<span class="preprocessor">#define ADC_PP_MSR_250K         0x00000003  // 250 ksps</span></div><div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a87af55ba47e28acf4255426cfc82f375"> 4215</a></span>&#160;<span class="preprocessor">#define ADC_PP_MSR_500K         0x00000005  // 500 ksps</span></div><div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ade98cb48e5af5cd4c71f9d046dc4d42d"> 4216</a></span>&#160;<span class="preprocessor">#define ADC_PP_MSR_1M           0x00000007  // 1 Msps</span></div><div class="line"><a name="l04217"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a71f0e2fafbfcd5104463babc051ace86"> 4217</a></span>&#160;<span class="preprocessor">#define ADC_PP_RSL_S            18</span></div><div class="line"><a name="l04218"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2da4a48cf63be38e1fb8f109f58c4385"> 4218</a></span>&#160;<span class="preprocessor">#define ADC_PP_DC_S             10</span></div><div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a73e983dd3f3677edf4b958ee81cac5f9"> 4219</a></span>&#160;<span class="preprocessor">#define ADC_PP_CH_S             4</span></div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;</div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_PC register.</span></div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04226"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab915f18994bdfc23d2bee09c2e9e1930"> 4226</a></span>&#160;<span class="preprocessor">#define ADC_PC_SR_M             0x0000000F  // ADC Sample Rate</span></div><div class="line"><a name="l04227"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a71975ce8c12e97badb12b59a9d6c71f6"> 4227</a></span>&#160;<span class="preprocessor">#define ADC_PC_SR_125K          0x00000001  // 125 ksps</span></div><div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af406c64f53e4247a4eb3822d1ae1c581"> 4228</a></span>&#160;<span class="preprocessor">#define ADC_PC_SR_250K          0x00000003  // 250 ksps</span></div><div class="line"><a name="l04229"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad68eb848b3fd060cfb7f706f6d144bbc"> 4229</a></span>&#160;<span class="preprocessor">#define ADC_PC_SR_500K          0x00000005  // 500 ksps</span></div><div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ace5ce6e1f51b85ef2128252ab0b40f6b"> 4230</a></span>&#160;<span class="preprocessor">#define ADC_PC_SR_1M            0x00000007  // 1 Msps</span></div><div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;</div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_CC register.</span></div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04237"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a69bf8a23e6ece5c132c9557d838fe841"> 4237</a></span>&#160;<span class="preprocessor">#define ADC_CC_CS_M             0x0000000F  // ADC Clock Source</span></div><div class="line"><a name="l04238"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a18f8160d59b6870663830c36daeef818"> 4238</a></span>&#160;<span class="preprocessor">#define ADC_CC_CS_SYSPLL        0x00000000  // Either the system clock (if the</span></div><div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;                                            <span class="comment">// PLL bypass is in effect) or the</span></div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;                                            <span class="comment">// 16 MHz clock derived from PLL /</span></div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;                                            <span class="comment">// 25 (default)</span></div><div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a214409e8dc18ee6d8b6c9bd9716b555e"> 4242</a></span>&#160;<span class="preprocessor">#define ADC_CC_CS_PIOSC         0x00000001  // PIOSC</span></div><div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;</div><div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;<span class="comment">// The following are defines for the bit fields in the COMP_O_ACMIS register.</span></div><div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04249"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8f60d4ad759098ba442a4a982329d75d"> 4249</a></span>&#160;<span class="preprocessor">#define COMP_ACMIS_IN1          0x00000002  // Comparator 1 Masked Interrupt</span></div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l04251"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a87fa7599b2bb3169b98c156b17dbfdd6"> 4251</a></span>&#160;<span class="preprocessor">#define COMP_ACMIS_IN0          0x00000001  // Comparator 0 Masked Interrupt</span></div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;</div><div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="comment">// The following are defines for the bit fields in the COMP_O_ACRIS register.</span></div><div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af2cc9ee7e495fedcb3c4ee2daecb553f"> 4259</a></span>&#160;<span class="preprocessor">#define COMP_ACRIS_IN1          0x00000002  // Comparator 1 Interrupt Status</span></div><div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a357fe4111d1c757ced4873ad7ea73366"> 4260</a></span>&#160;<span class="preprocessor">#define COMP_ACRIS_IN0          0x00000001  // Comparator 0 Interrupt Status</span></div><div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;</div><div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="comment">// The following are defines for the bit fields in the COMP_O_ACINTEN register.</span></div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04267"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeaf1e6664d308592734fe071a7bd95aa"> 4267</a></span>&#160;<span class="preprocessor">#define COMP_ACINTEN_IN1        0x00000002  // Comparator 1 Interrupt Enable</span></div><div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad752e9d881495461b2a194ad1e916b2e"> 4268</a></span>&#160;<span class="preprocessor">#define COMP_ACINTEN_IN0        0x00000001  // Comparator 0 Interrupt Enable</span></div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;</div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="comment">// The following are defines for the bit fields in the COMP_O_ACREFCTL</span></div><div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5bcc4d56f06c595be5746613b0666d9c"> 4276</a></span>&#160;<span class="preprocessor">#define COMP_ACREFCTL_EN        0x00000200  // Resistor Ladder Enable</span></div><div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8b600744c5e9c5b0081f658ec060173e"> 4277</a></span>&#160;<span class="preprocessor">#define COMP_ACREFCTL_RNG       0x00000100  // Resistor Ladder Range</span></div><div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#affb32111604b87dd26f1b3880b305e82"> 4278</a></span>&#160;<span class="preprocessor">#define COMP_ACREFCTL_VREF_M    0x0000000F  // Resistor Ladder Voltage Ref</span></div><div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7647dd4c6b88871f2f0216df76e24c14"> 4279</a></span>&#160;<span class="preprocessor">#define COMP_ACREFCTL_VREF_S    0</span></div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;</div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;<span class="comment">// The following are defines for the bit fields in the COMP_O_ACSTAT0 register.</span></div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04286"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad0efa2a6cd92a1aedbcf3b78239f898e"> 4286</a></span>&#160;<span class="preprocessor">#define COMP_ACSTAT0_OVAL       0x00000002  // Comparator Output Value</span></div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;</div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="comment">// The following are defines for the bit fields in the COMP_O_ACCTL0 register.</span></div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04293"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aae439164d3338969d86951a320e98639"> 4293</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL0_TOEN        0x00000800  // Trigger Output Enable</span></div><div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9654dfb0c1e618b57cecfc33e9180cf8"> 4294</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL0_ASRCP_M     0x00000600  // Analog Source Positive</span></div><div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adafd5881209410c67d4e7891423a3552"> 4295</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL0_ASRCP_PIN   0x00000000  // Pin value of Cn+</span></div><div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3dc46d2d5f3cecf3b2c97c5bbb2eed0e"> 4296</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL0_ASRCP_PIN0  0x00000200  // Pin value of C0+</span></div><div class="line"><a name="l04297"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac86454a18e1acf389c47b0024d1dc7fb"> 4297</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL0_ASRCP_REF   0x00000400  // Internal voltage reference</span></div><div class="line"><a name="l04298"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aade3bcf9ae4f99eb0ead21e740d43042"> 4298</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL0_TSLVAL      0x00000080  // Trigger Sense Level Value</span></div><div class="line"><a name="l04299"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4771a0ed52d1f9ff54d72e89fcec64f7"> 4299</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL0_TSEN_M      0x00000060  // Trigger Sense</span></div><div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac1de78e7a53902f47af441040e221b3f"> 4300</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL0_TSEN_LEVEL  0x00000000  // Level sense, see TSLVAL</span></div><div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab0f595014900d76a3b231e47af2792dd"> 4301</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL0_TSEN_FALL   0x00000020  // Falling edge</span></div><div class="line"><a name="l04302"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1ee7c991792b181e9760a2f719b0e524"> 4302</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL0_TSEN_RISE   0x00000040  // Rising edge</span></div><div class="line"><a name="l04303"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac2b02ef1ef57b184a447144733bb2463"> 4303</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL0_TSEN_BOTH   0x00000060  // Either edge</span></div><div class="line"><a name="l04304"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a92ac387e30d8399774f0e20a391bf2b3"> 4304</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL0_ISLVAL      0x00000010  // Interrupt Sense Level Value</span></div><div class="line"><a name="l04305"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6594ddead1fbe8f19d04ef6f3944f993"> 4305</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL0_ISEN_M      0x0000000C  // Interrupt Sense</span></div><div class="line"><a name="l04306"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3a6f4bf1b74ae7de7bd45758f4c1779c"> 4306</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL0_ISEN_LEVEL  0x00000000  // Level sense, see ISLVAL</span></div><div class="line"><a name="l04307"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8d284f697db8063f05fb38aeceaa22e0"> 4307</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL0_ISEN_FALL   0x00000004  // Falling edge</span></div><div class="line"><a name="l04308"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4467ec01813fa91e6bd98815a37a41bb"> 4308</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL0_ISEN_RISE   0x00000008  // Rising edge</span></div><div class="line"><a name="l04309"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af9a4c8eda756ca958eb6330b755b12e6"> 4309</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL0_ISEN_BOTH   0x0000000C  // Either edge</span></div><div class="line"><a name="l04310"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4babb17b0c89b3e261d020cbb93d1497"> 4310</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL0_CINV        0x00000002  // Comparator Output Invert</span></div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;</div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="comment">// The following are defines for the bit fields in the COMP_O_ACSTAT1 register.</span></div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04317"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7604b7950717fbc4f930b42811cf59eb"> 4317</a></span>&#160;<span class="preprocessor">#define COMP_ACSTAT1_OVAL       0x00000002  // Comparator Output Value</span></div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;</div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="comment">// The following are defines for the bit fields in the COMP_O_ACCTL1 register.</span></div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5f3405eecafb6c257800ae7361576045"> 4324</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL1_TOEN        0x00000800  // Trigger Output Enable</span></div><div class="line"><a name="l04325"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2f5e3eb0dfffcb1e136bfda68c99f96e"> 4325</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL1_ASRCP_M     0x00000600  // Analog Source Positive</span></div><div class="line"><a name="l04326"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab7b63d9b935c4eb437cc4c6e72368339"> 4326</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL1_ASRCP_PIN   0x00000000  // Pin value of Cn+</span></div><div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abf7130f71acc9e004fd0672560c04cb6"> 4327</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL1_ASRCP_PIN0  0x00000200  // Pin value of C0+</span></div><div class="line"><a name="l04328"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afed1d029af20ef9f56aa7baf36a56731"> 4328</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL1_ASRCP_REF   0x00000400  // Internal voltage reference</span></div><div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;                                            <span class="comment">// (VIREF)</span></div><div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7ed71206505fb61166eaa70da76650a0"> 4330</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL1_TSLVAL      0x00000080  // Trigger Sense Level Value</span></div><div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a14c85c7cc6baddabe8c8613aed499825"> 4331</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL1_TSEN_M      0x00000060  // Trigger Sense</span></div><div class="line"><a name="l04332"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab279eb74979e5db2beb2c7d1bc1ccb54"> 4332</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL1_TSEN_LEVEL  0x00000000  // Level sense, see TSLVAL</span></div><div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5b74b29ec47ecc6b88478ef6b1f3ff82"> 4333</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL1_TSEN_FALL   0x00000020  // Falling edge</span></div><div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae3eb6bc050c6b15540f246975e7ddaf7"> 4334</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL1_TSEN_RISE   0x00000040  // Rising edge</span></div><div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2fb18b1fcd6801b670ea3c9b09fc04e1"> 4335</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL1_TSEN_BOTH   0x00000060  // Either edge</span></div><div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a029006841b6f39a1a1409c7f3af91997"> 4336</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL1_ISLVAL      0x00000010  // Interrupt Sense Level Value</span></div><div class="line"><a name="l04337"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab6be2f47547fd53ded899e3af3492fb4"> 4337</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL1_ISEN_M      0x0000000C  // Interrupt Sense</span></div><div class="line"><a name="l04338"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a042ab56e10d6d0da6cd0be35ad57b8f9"> 4338</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL1_ISEN_LEVEL  0x00000000  // Level sense, see ISLVAL</span></div><div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac16e838e13be05c24e5c81ad8351bc95"> 4339</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL1_ISEN_FALL   0x00000004  // Falling edge</span></div><div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a60547f3e18c167af3b97996b7412c34f"> 4340</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL1_ISEN_RISE   0x00000008  // Rising edge</span></div><div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7ea9889e413f8510ffbfd7ddab2983ac"> 4341</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL1_ISEN_BOTH   0x0000000C  // Either edge</span></div><div class="line"><a name="l04342"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afa884eab599412147dd259544c46b93d"> 4342</a></span>&#160;<span class="preprocessor">#define COMP_ACCTL1_CINV        0x00000002  // Comparator Output Invert</span></div><div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;</div><div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<span class="comment">// The following are defines for the bit fields in the COMP_O_PP register.</span></div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04349"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3ecab757c663a51cd20f9731fad82159"> 4349</a></span>&#160;<span class="preprocessor">#define COMP_PP_C2O             0x00040000  // Comparator Output 2 Present</span></div><div class="line"><a name="l04350"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0244fb2998a4d0849920b39806912082"> 4350</a></span>&#160;<span class="preprocessor">#define COMP_PP_C1O             0x00020000  // Comparator Output 1 Present</span></div><div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7937a244a93f88645de4e750ab748abf"> 4351</a></span>&#160;<span class="preprocessor">#define COMP_PP_C0O             0x00010000  // Comparator Output 0 Present</span></div><div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4041fc3c0428c757b54744edaeabb30c"> 4352</a></span>&#160;<span class="preprocessor">#define COMP_PP_CMP2            0x00000004  // Comparator 2 Present</span></div><div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab09372cc58833093e3836bb8965a38e6"> 4353</a></span>&#160;<span class="preprocessor">#define COMP_PP_CMP1            0x00000002  // Comparator 1 Present</span></div><div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a52f0be4268a139fefd12c5c767eccdd7"> 4354</a></span>&#160;<span class="preprocessor">#define COMP_PP_CMP0            0x00000001  // Comparator 0 Present</span></div><div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;</div><div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_CTL register.</span></div><div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04361"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2963a2f2d6852c18534fa7b953938b62"> 4361</a></span>&#160;<span class="preprocessor">#define CAN_CTL_TEST            0x00000080  // Test Mode Enable</span></div><div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aea9262df6dc9fce95ea7b0817604e745"> 4362</a></span>&#160;<span class="preprocessor">#define CAN_CTL_CCE             0x00000040  // Configuration Change Enable</span></div><div class="line"><a name="l04363"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a18993295b55d8d847bad3f7443f39077"> 4363</a></span>&#160;<span class="preprocessor">#define CAN_CTL_DAR             0x00000020  // Disable Automatic-Retransmission</span></div><div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adcd830f70200e2133ca49243f98ce512"> 4364</a></span>&#160;<span class="preprocessor">#define CAN_CTL_EIE             0x00000008  // Error Interrupt Enable</span></div><div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6611fbeb800d02e41f23be24cb3c5e8a"> 4365</a></span>&#160;<span class="preprocessor">#define CAN_CTL_SIE             0x00000004  // Status Interrupt Enable</span></div><div class="line"><a name="l04366"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abdc2dc4ed20896716d77d16049d7e3ab"> 4366</a></span>&#160;<span class="preprocessor">#define CAN_CTL_IE              0x00000002  // CAN Interrupt Enable</span></div><div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab1ef01ed2b07ee875608c73a70e97c53"> 4367</a></span>&#160;<span class="preprocessor">#define CAN_CTL_INIT            0x00000001  // Initialization</span></div><div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;</div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_STS register.</span></div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04374"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a006fffaee6e98ca203e3945d4e0a4f01"> 4374</a></span>&#160;<span class="preprocessor">#define CAN_STS_BOFF            0x00000080  // Bus-Off Status</span></div><div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a773622a4ef0adfe0cc5c15af91947692"> 4375</a></span>&#160;<span class="preprocessor">#define CAN_STS_EWARN           0x00000040  // Warning Status</span></div><div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a64bbaefd30cd330e7d95b2d40485e78e"> 4376</a></span>&#160;<span class="preprocessor">#define CAN_STS_EPASS           0x00000020  // Error Passive</span></div><div class="line"><a name="l04377"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a06cd908b190e3bf6de6af5d607d2859b"> 4377</a></span>&#160;<span class="preprocessor">#define CAN_STS_RXOK            0x00000010  // Received a Message Successfully</span></div><div class="line"><a name="l04378"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afa6e8abbaf4b70e50cb5c9ab8d8c8d1a"> 4378</a></span>&#160;<span class="preprocessor">#define CAN_STS_TXOK            0x00000008  // Transmitted a Message</span></div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;                                            <span class="comment">// Successfully</span></div><div class="line"><a name="l04380"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae10cf6e0db5b8d432f9857b1ac37fbbe"> 4380</a></span>&#160;<span class="preprocessor">#define CAN_STS_LEC_M           0x00000007  // Last Error Code</span></div><div class="line"><a name="l04381"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2cd3d5744194209a2474b43d68779cc1"> 4381</a></span>&#160;<span class="preprocessor">#define CAN_STS_LEC_NONE        0x00000000  // No Error</span></div><div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7a6d3d32cd5e34be949766099c844bae"> 4382</a></span>&#160;<span class="preprocessor">#define CAN_STS_LEC_STUFF       0x00000001  // Stuff Error</span></div><div class="line"><a name="l04383"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0cfc5ecc95acc593688122155e65bd3e"> 4383</a></span>&#160;<span class="preprocessor">#define CAN_STS_LEC_FORM        0x00000002  // Format Error</span></div><div class="line"><a name="l04384"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2d61791fa7edcd2a77363dcfe7c60a52"> 4384</a></span>&#160;<span class="preprocessor">#define CAN_STS_LEC_ACK         0x00000003  // ACK Error</span></div><div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaedeedfcab8c82be8f9d40b838ed11ca"> 4385</a></span>&#160;<span class="preprocessor">#define CAN_STS_LEC_BIT1        0x00000004  // Bit 1 Error</span></div><div class="line"><a name="l04386"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad5fe5336da1ac2301b799701034e21b5"> 4386</a></span>&#160;<span class="preprocessor">#define CAN_STS_LEC_BIT0        0x00000005  // Bit 0 Error</span></div><div class="line"><a name="l04387"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaf02f1833d093cc9d7a0b15c36e4b88b"> 4387</a></span>&#160;<span class="preprocessor">#define CAN_STS_LEC_CRC         0x00000006  // CRC Error</span></div><div class="line"><a name="l04388"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a80f169ac88ec441883752b7452032446"> 4388</a></span>&#160;<span class="preprocessor">#define CAN_STS_LEC_NOEVENT     0x00000007  // No Event</span></div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;</div><div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_ERR register.</span></div><div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04395"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6a6f949029c21725e65fbacc5604db87"> 4395</a></span>&#160;<span class="preprocessor">#define CAN_ERR_RP              0x00008000  // Received Error Passive</span></div><div class="line"><a name="l04396"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5af768a06dd21f82408b653340bc764a"> 4396</a></span>&#160;<span class="preprocessor">#define CAN_ERR_REC_M           0x00007F00  // Receive Error Counter</span></div><div class="line"><a name="l04397"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af15ba8042d32b329f469aff8a0febe4e"> 4397</a></span>&#160;<span class="preprocessor">#define CAN_ERR_TEC_M           0x000000FF  // Transmit Error Counter</span></div><div class="line"><a name="l04398"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acb7bb617fe25c6e02e2d7db893bdfaf6"> 4398</a></span>&#160;<span class="preprocessor">#define CAN_ERR_REC_S           8</span></div><div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af7c06af0d6d0b12946780a5a6acaf13c"> 4399</a></span>&#160;<span class="preprocessor">#define CAN_ERR_TEC_S           0</span></div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;</div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_BIT register.</span></div><div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04406"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a522ee1e9168abca71a6e9ead7f21df96"> 4406</a></span>&#160;<span class="preprocessor">#define CAN_BIT_TSEG2_M         0x00007000  // Time Segment after Sample Point</span></div><div class="line"><a name="l04407"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1db83e803a101a703fbbd7af448dc8a1"> 4407</a></span>&#160;<span class="preprocessor">#define CAN_BIT_TSEG1_M         0x00000F00  // Time Segment Before Sample Point</span></div><div class="line"><a name="l04408"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afa008702003847bab1850bfaf1cec012"> 4408</a></span>&#160;<span class="preprocessor">#define CAN_BIT_SJW_M           0x000000C0  // (Re)Synchronization Jump Width</span></div><div class="line"><a name="l04409"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7558fc2c52cd9f63a99b884f12085848"> 4409</a></span>&#160;<span class="preprocessor">#define CAN_BIT_BRP_M           0x0000003F  // Baud Rate Prescaler</span></div><div class="line"><a name="l04410"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aac0592d3b3c1babd034c433fa7578e0b"> 4410</a></span>&#160;<span class="preprocessor">#define CAN_BIT_TSEG2_S         12</span></div><div class="line"><a name="l04411"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aae71cde62b984f8fcdeb4b7d16f2cba1"> 4411</a></span>&#160;<span class="preprocessor">#define CAN_BIT_TSEG1_S         8</span></div><div class="line"><a name="l04412"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae513439fe1397ac72711ff71307804f8"> 4412</a></span>&#160;<span class="preprocessor">#define CAN_BIT_SJW_S           6</span></div><div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4fbdd40ed37549523cd3f3d9af60e97e"> 4413</a></span>&#160;<span class="preprocessor">#define CAN_BIT_BRP_S           0</span></div><div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;</div><div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_INT register.</span></div><div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04420"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9afdd2b833f08bfbdc5c327450238615"> 4420</a></span>&#160;<span class="preprocessor">#define CAN_INT_INTID_M         0x0000FFFF  // Interrupt Identifier</span></div><div class="line"><a name="l04421"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a546e7bd2aee01650b9be99b46cda3eb9"> 4421</a></span>&#160;<span class="preprocessor">#define CAN_INT_INTID_NONE      0x00000000  // No interrupt pending</span></div><div class="line"><a name="l04422"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a20f8cb17967fc1b1c22a066fa359bd2e"> 4422</a></span>&#160;<span class="preprocessor">#define CAN_INT_INTID_STATUS    0x00008000  // Status Interrupt</span></div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;</div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_TST register.</span></div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04429"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad480f601e53da799b5dcba14bf83d725"> 4429</a></span>&#160;<span class="preprocessor">#define CAN_TST_RX              0x00000080  // Receive Observation</span></div><div class="line"><a name="l04430"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a20bc02e70e7fd065e842f80831d42818"> 4430</a></span>&#160;<span class="preprocessor">#define CAN_TST_TX_M            0x00000060  // Transmit Control</span></div><div class="line"><a name="l04431"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaea07bbd2bbdbd50a0e29f8e4e4ba7cb"> 4431</a></span>&#160;<span class="preprocessor">#define CAN_TST_TX_CANCTL       0x00000000  // CAN Module Control</span></div><div class="line"><a name="l04432"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab6100a014b2313dbf887a8cc258c7c33"> 4432</a></span>&#160;<span class="preprocessor">#define CAN_TST_TX_SAMPLE       0x00000020  // Sample Point</span></div><div class="line"><a name="l04433"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a214d9e512cc310986d2729a5367b8857"> 4433</a></span>&#160;<span class="preprocessor">#define CAN_TST_TX_DOMINANT     0x00000040  // Driven Low</span></div><div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a628d46a7ebb0efa7e1c3d4ac9fbfb3e3"> 4434</a></span>&#160;<span class="preprocessor">#define CAN_TST_TX_RECESSIVE    0x00000060  // Driven High</span></div><div class="line"><a name="l04435"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a165ce0a3d42b744b067e5d5b10a69b95"> 4435</a></span>&#160;<span class="preprocessor">#define CAN_TST_LBACK           0x00000010  // Loopback Mode</span></div><div class="line"><a name="l04436"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aab323b76ee86e80bbd9c0d6a4b4d6f8e"> 4436</a></span>&#160;<span class="preprocessor">#define CAN_TST_SILENT          0x00000008  // Silent Mode</span></div><div class="line"><a name="l04437"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af9255cd2e3fc8b76602a73120dda8bfd"> 4437</a></span>&#160;<span class="preprocessor">#define CAN_TST_BASIC           0x00000004  // Basic Mode</span></div><div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;</div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_BRPE register.</span></div><div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04444"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3da55e49eabef76186df07ee6993ae51"> 4444</a></span>&#160;<span class="preprocessor">#define CAN_BRPE_BRPE_M         0x0000000F  // Baud Rate Prescaler Extension</span></div><div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab5d1d9c75267ef36864be3e0a76eb475"> 4445</a></span>&#160;<span class="preprocessor">#define CAN_BRPE_BRPE_S         0</span></div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;</div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF1CRQ register.</span></div><div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04452"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acdefd7830a26bca16b676dba5598b66d"> 4452</a></span>&#160;<span class="preprocessor">#define CAN_IF1CRQ_BUSY         0x00008000  // Busy Flag</span></div><div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab55e3e802b91a63c8adec7b5b70a989b"> 4453</a></span>&#160;<span class="preprocessor">#define CAN_IF1CRQ_MNUM_M       0x0000003F  // Message Number</span></div><div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab97492c2188bcb25e8a1c8a4689b4707"> 4454</a></span>&#160;<span class="preprocessor">#define CAN_IF1CRQ_MNUM_S       0</span></div><div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;</div><div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF1CMSK register.</span></div><div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04461"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af00e227e4d72a2b47cfd5a31bf3b261d"> 4461</a></span>&#160;<span class="preprocessor">#define CAN_IF1CMSK_WRNRD       0x00000080  // Write, Not Read</span></div><div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3da272cd5f07203740b6d98d527b8b96"> 4462</a></span>&#160;<span class="preprocessor">#define CAN_IF1CMSK_MASK        0x00000040  // Access Mask Bits</span></div><div class="line"><a name="l04463"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a46ff14762fa3eecad699c4c0a2f71944"> 4463</a></span>&#160;<span class="preprocessor">#define CAN_IF1CMSK_ARB         0x00000020  // Access Arbitration Bits</span></div><div class="line"><a name="l04464"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae67ae84bd00fc509ed7a025f1608fc29"> 4464</a></span>&#160;<span class="preprocessor">#define CAN_IF1CMSK_CONTROL     0x00000010  // Access Control Bits</span></div><div class="line"><a name="l04465"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa57248d35f2b29e2a2f8e9fe684e7677"> 4465</a></span>&#160;<span class="preprocessor">#define CAN_IF1CMSK_CLRINTPND   0x00000008  // Clear Interrupt Pending Bit</span></div><div class="line"><a name="l04466"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6ea0427c10c0b69d8da0cc5c8be449ea"> 4466</a></span>&#160;<span class="preprocessor">#define CAN_IF1CMSK_NEWDAT      0x00000004  // Access New Data</span></div><div class="line"><a name="l04467"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a75ef57730464cf74215f681785b710d1"> 4467</a></span>&#160;<span class="preprocessor">#define CAN_IF1CMSK_TXRQST      0x00000004  // Access Transmission Request</span></div><div class="line"><a name="l04468"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9acd5e5e84d4ec86afcf8b8c2c884248"> 4468</a></span>&#160;<span class="preprocessor">#define CAN_IF1CMSK_DATAA       0x00000002  // Access Data Byte 0 to 3</span></div><div class="line"><a name="l04469"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae0a8df1a3d309780888bb9019de5994a"> 4469</a></span>&#160;<span class="preprocessor">#define CAN_IF1CMSK_DATAB       0x00000001  // Access Data Byte 4 to 7</span></div><div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;</div><div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF1MSK1 register.</span></div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04476"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aea08a0d7b0443f01fb9d8aba6dddc49e"> 4476</a></span>&#160;<span class="preprocessor">#define CAN_IF1MSK1_IDMSK_M     0x0000FFFF  // Identifier Mask</span></div><div class="line"><a name="l04477"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a756e51a3fc49714c912e43089bd48781"> 4477</a></span>&#160;<span class="preprocessor">#define CAN_IF1MSK1_IDMSK_S     0</span></div><div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;</div><div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF1MSK2 register.</span></div><div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04484"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3b0a0eb1094a504a0d8cf4b2aa10340f"> 4484</a></span>&#160;<span class="preprocessor">#define CAN_IF1MSK2_MXTD        0x00008000  // Mask Extended Identifier</span></div><div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae9fff4ea5089e7bef8455237fcce5d0d"> 4485</a></span>&#160;<span class="preprocessor">#define CAN_IF1MSK2_MDIR        0x00004000  // Mask Message Direction</span></div><div class="line"><a name="l04486"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3a1ff4f3f8e143c4812610bda59d110f"> 4486</a></span>&#160;<span class="preprocessor">#define CAN_IF1MSK2_IDMSK_M     0x00001FFF  // Identifier Mask</span></div><div class="line"><a name="l04487"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3a2ae66c94f30c2a98a138683ae6150e"> 4487</a></span>&#160;<span class="preprocessor">#define CAN_IF1MSK2_IDMSK_S     0</span></div><div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;</div><div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF1ARB1 register.</span></div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04494"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3127889a0fb8304f4139d9a021419b2d"> 4494</a></span>&#160;<span class="preprocessor">#define CAN_IF1ARB1_ID_M        0x0000FFFF  // Message Identifier</span></div><div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4155ba30570656d369f2e95a35915db2"> 4495</a></span>&#160;<span class="preprocessor">#define CAN_IF1ARB1_ID_S        0</span></div><div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;</div><div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF1ARB2 register.</span></div><div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04502"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad41d0ad96c595704f772601b59e4d1a6"> 4502</a></span>&#160;<span class="preprocessor">#define CAN_IF1ARB2_MSGVAL      0x00008000  // Message Valid</span></div><div class="line"><a name="l04503"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a97435ac5ad7528954c4587a5f63d520b"> 4503</a></span>&#160;<span class="preprocessor">#define CAN_IF1ARB2_XTD         0x00004000  // Extended Identifier</span></div><div class="line"><a name="l04504"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa1cfc44f626d46436b70bf5c6ab4b477"> 4504</a></span>&#160;<span class="preprocessor">#define CAN_IF1ARB2_DIR         0x00002000  // Message Direction</span></div><div class="line"><a name="l04505"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae9d9fa5fda4f0e0f07fd1286f315bf51"> 4505</a></span>&#160;<span class="preprocessor">#define CAN_IF1ARB2_ID_M        0x00001FFF  // Message Identifier</span></div><div class="line"><a name="l04506"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a608c38aca9908e237096ddcd8fc65a2c"> 4506</a></span>&#160;<span class="preprocessor">#define CAN_IF1ARB2_ID_S        0</span></div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;</div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF1MCTL register.</span></div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04513"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aee0a1ed309d4e8d2685762f6cd147265"> 4513</a></span>&#160;<span class="preprocessor">#define CAN_IF1MCTL_NEWDAT      0x00008000  // New Data</span></div><div class="line"><a name="l04514"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7813ecbdd30247499d4339a4344d4102"> 4514</a></span>&#160;<span class="preprocessor">#define CAN_IF1MCTL_MSGLST      0x00004000  // Message Lost</span></div><div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adac04b199197db28b34c9c13d4d6b9ca"> 4515</a></span>&#160;<span class="preprocessor">#define CAN_IF1MCTL_INTPND      0x00002000  // Interrupt Pending</span></div><div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0e911f69ad77d25bf51ef1181de6880b"> 4516</a></span>&#160;<span class="preprocessor">#define CAN_IF1MCTL_UMASK       0x00001000  // Use Acceptance Mask</span></div><div class="line"><a name="l04517"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8ecb8e7b5de7eecb2c3081618c7b4732"> 4517</a></span>&#160;<span class="preprocessor">#define CAN_IF1MCTL_TXIE        0x00000800  // Transmit Interrupt Enable</span></div><div class="line"><a name="l04518"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aacf3956de09eb53abad09494b93ea303"> 4518</a></span>&#160;<span class="preprocessor">#define CAN_IF1MCTL_RXIE        0x00000400  // Receive Interrupt Enable</span></div><div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1ce05e9b987ef87c70c797b0280b94fb"> 4519</a></span>&#160;<span class="preprocessor">#define CAN_IF1MCTL_RMTEN       0x00000200  // Remote Enable</span></div><div class="line"><a name="l04520"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6ea1b9778334e424cf2bb31dff9eef84"> 4520</a></span>&#160;<span class="preprocessor">#define CAN_IF1MCTL_TXRQST      0x00000100  // Transmit Request</span></div><div class="line"><a name="l04521"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acaf249bdfbec88c5dadb8bee297249aa"> 4521</a></span>&#160;<span class="preprocessor">#define CAN_IF1MCTL_EOB         0x00000080  // End of Buffer</span></div><div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac35986ffbbc66e48a14dca6b41bd2ac4"> 4522</a></span>&#160;<span class="preprocessor">#define CAN_IF1MCTL_DLC_M       0x0000000F  // Data Length Code</span></div><div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1e06ad8dd07bd9c83634db56fbcf8dbe"> 4523</a></span>&#160;<span class="preprocessor">#define CAN_IF1MCTL_DLC_S       0</span></div><div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;</div><div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF1DA1 register.</span></div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04530"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac083fba106a39db42f96a96d4fce9891"> 4530</a></span>&#160;<span class="preprocessor">#define CAN_IF1DA1_DATA_M       0x0000FFFF  // Data</span></div><div class="line"><a name="l04531"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a80b6fcc51d00bbbfc2907c52363d4975"> 4531</a></span>&#160;<span class="preprocessor">#define CAN_IF1DA1_DATA_S       0</span></div><div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;</div><div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF1DA2 register.</span></div><div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04538"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a636ce3bf7199d5841fa13c47b3a0c6f2"> 4538</a></span>&#160;<span class="preprocessor">#define CAN_IF1DA2_DATA_M       0x0000FFFF  // Data</span></div><div class="line"><a name="l04539"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a989392777bbebbdb7d5b11dca4cfea7d"> 4539</a></span>&#160;<span class="preprocessor">#define CAN_IF1DA2_DATA_S       0</span></div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;</div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF1DB1 register.</span></div><div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04546"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4a90b1c991cb2461b2f65190e0039c4f"> 4546</a></span>&#160;<span class="preprocessor">#define CAN_IF1DB1_DATA_M       0x0000FFFF  // Data</span></div><div class="line"><a name="l04547"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a25ca55ba9cb25b578715b1a48a08c774"> 4547</a></span>&#160;<span class="preprocessor">#define CAN_IF1DB1_DATA_S       0</span></div><div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;</div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF1DB2 register.</span></div><div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04554"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8e183d356d18d4732c0329250e332dcc"> 4554</a></span>&#160;<span class="preprocessor">#define CAN_IF1DB2_DATA_M       0x0000FFFF  // Data</span></div><div class="line"><a name="l04555"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2060bdd3b6811d09ea550fc3d4415e16"> 4555</a></span>&#160;<span class="preprocessor">#define CAN_IF1DB2_DATA_S       0</span></div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;</div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF2CRQ register.</span></div><div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04562"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab0b0fe323e40ee50c1454102f2e3c915"> 4562</a></span>&#160;<span class="preprocessor">#define CAN_IF2CRQ_BUSY         0x00008000  // Busy Flag</span></div><div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7f46448a17d193af789b8b2a97668dd2"> 4563</a></span>&#160;<span class="preprocessor">#define CAN_IF2CRQ_MNUM_M       0x0000003F  // Message Number</span></div><div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae93781ef2f8e099a5d2b4862562cd742"> 4564</a></span>&#160;<span class="preprocessor">#define CAN_IF2CRQ_MNUM_S       0</span></div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;</div><div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF2CMSK register.</span></div><div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04571"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afe89dc472b3c0c974238d8d021a11ac0"> 4571</a></span>&#160;<span class="preprocessor">#define CAN_IF2CMSK_WRNRD       0x00000080  // Write, Not Read</span></div><div class="line"><a name="l04572"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab1da91167307102d5fa0e4ba7fe3ba10"> 4572</a></span>&#160;<span class="preprocessor">#define CAN_IF2CMSK_MASK        0x00000040  // Access Mask Bits</span></div><div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6b5149c87bfaa9a73632b92696a6d444"> 4573</a></span>&#160;<span class="preprocessor">#define CAN_IF2CMSK_ARB         0x00000020  // Access Arbitration Bits</span></div><div class="line"><a name="l04574"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af5d5ed2b0f3fc2b9911b5bc745dc4a68"> 4574</a></span>&#160;<span class="preprocessor">#define CAN_IF2CMSK_CONTROL     0x00000010  // Access Control Bits</span></div><div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8ee9748e55adebed62b81d9804a03796"> 4575</a></span>&#160;<span class="preprocessor">#define CAN_IF2CMSK_CLRINTPND   0x00000008  // Clear Interrupt Pending Bit</span></div><div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4ff43150508db09d9a2f973763cde7bd"> 4576</a></span>&#160;<span class="preprocessor">#define CAN_IF2CMSK_NEWDAT      0x00000004  // Access New Data</span></div><div class="line"><a name="l04577"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a41134768b65e71c4be30861aecb791d1"> 4577</a></span>&#160;<span class="preprocessor">#define CAN_IF2CMSK_TXRQST      0x00000004  // Access Transmission Request</span></div><div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0f2c66364e3547df72c046787ddf38cb"> 4578</a></span>&#160;<span class="preprocessor">#define CAN_IF2CMSK_DATAA       0x00000002  // Access Data Byte 0 to 3</span></div><div class="line"><a name="l04579"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae56dcbe2ad414f41d38bdb50a25549e6"> 4579</a></span>&#160;<span class="preprocessor">#define CAN_IF2CMSK_DATAB       0x00000001  // Access Data Byte 4 to 7</span></div><div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;</div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF2MSK1 register.</span></div><div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a14bad02c614e8a293b0cf86ba8a409e6"> 4586</a></span>&#160;<span class="preprocessor">#define CAN_IF2MSK1_IDMSK_M     0x0000FFFF  // Identifier Mask</span></div><div class="line"><a name="l04587"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae31caddf8da16edfaca8b1bbcb95bb8c"> 4587</a></span>&#160;<span class="preprocessor">#define CAN_IF2MSK1_IDMSK_S     0</span></div><div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;</div><div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF2MSK2 register.</span></div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04594"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4aa7144caa1a6a1c7bff47a96df531c3"> 4594</a></span>&#160;<span class="preprocessor">#define CAN_IF2MSK2_MXTD        0x00008000  // Mask Extended Identifier</span></div><div class="line"><a name="l04595"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae13d290c9a419bad9d26c6c5e731d1a3"> 4595</a></span>&#160;<span class="preprocessor">#define CAN_IF2MSK2_MDIR        0x00004000  // Mask Message Direction</span></div><div class="line"><a name="l04596"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9914362dfe467d4f66308477a027f570"> 4596</a></span>&#160;<span class="preprocessor">#define CAN_IF2MSK2_IDMSK_M     0x00001FFF  // Identifier Mask</span></div><div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a250c81cd8089fd1c614ee330e085b8fc"> 4597</a></span>&#160;<span class="preprocessor">#define CAN_IF2MSK2_IDMSK_S     0</span></div><div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;</div><div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF2ARB1 register.</span></div><div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7d3e5c83c1609d04b24242d2679e71f3"> 4604</a></span>&#160;<span class="preprocessor">#define CAN_IF2ARB1_ID_M        0x0000FFFF  // Message Identifier</span></div><div class="line"><a name="l04605"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a65b9dcd262de084b4bb308fda72211c5"> 4605</a></span>&#160;<span class="preprocessor">#define CAN_IF2ARB1_ID_S        0</span></div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;</div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF2ARB2 register.</span></div><div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04612"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac6ee190c98c02b9903b8e3fb3626ce5b"> 4612</a></span>&#160;<span class="preprocessor">#define CAN_IF2ARB2_MSGVAL      0x00008000  // Message Valid</span></div><div class="line"><a name="l04613"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad1e2e6c03218cd1f101debbe70aad9f7"> 4613</a></span>&#160;<span class="preprocessor">#define CAN_IF2ARB2_XTD         0x00004000  // Extended Identifier</span></div><div class="line"><a name="l04614"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a42b385045554dd09528360ea34a48fcc"> 4614</a></span>&#160;<span class="preprocessor">#define CAN_IF2ARB2_DIR         0x00002000  // Message Direction</span></div><div class="line"><a name="l04615"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a42ab5bf98d1b678e0f90fd103774eeca"> 4615</a></span>&#160;<span class="preprocessor">#define CAN_IF2ARB2_ID_M        0x00001FFF  // Message Identifier</span></div><div class="line"><a name="l04616"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a035258db2f9f2b8ae8b7ab80f40e5e62"> 4616</a></span>&#160;<span class="preprocessor">#define CAN_IF2ARB2_ID_S        0</span></div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;</div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF2MCTL register.</span></div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04623"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a89eb1402ce737c0754fbb52f1179fa23"> 4623</a></span>&#160;<span class="preprocessor">#define CAN_IF2MCTL_NEWDAT      0x00008000  // New Data</span></div><div class="line"><a name="l04624"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a222650fb0a6084d56c1f913c8ff8a5bb"> 4624</a></span>&#160;<span class="preprocessor">#define CAN_IF2MCTL_MSGLST      0x00004000  // Message Lost</span></div><div class="line"><a name="l04625"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab44a9973b389c723fec48cf4b5c6e888"> 4625</a></span>&#160;<span class="preprocessor">#define CAN_IF2MCTL_INTPND      0x00002000  // Interrupt Pending</span></div><div class="line"><a name="l04626"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3fb70ec6eb012cbfff45767960505191"> 4626</a></span>&#160;<span class="preprocessor">#define CAN_IF2MCTL_UMASK       0x00001000  // Use Acceptance Mask</span></div><div class="line"><a name="l04627"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a031c78bcdb1a5d5025bff1411d2d8239"> 4627</a></span>&#160;<span class="preprocessor">#define CAN_IF2MCTL_TXIE        0x00000800  // Transmit Interrupt Enable</span></div><div class="line"><a name="l04628"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3bf935d1548375502f2a2b1fc2fa1b8b"> 4628</a></span>&#160;<span class="preprocessor">#define CAN_IF2MCTL_RXIE        0x00000400  // Receive Interrupt Enable</span></div><div class="line"><a name="l04629"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a693765002df8a4a6909502af27a478b4"> 4629</a></span>&#160;<span class="preprocessor">#define CAN_IF2MCTL_RMTEN       0x00000200  // Remote Enable</span></div><div class="line"><a name="l04630"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a664ca940f77777ba674e54c516c9c1dd"> 4630</a></span>&#160;<span class="preprocessor">#define CAN_IF2MCTL_TXRQST      0x00000100  // Transmit Request</span></div><div class="line"><a name="l04631"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6528e1b494b9741aec27d3da4cf20f3c"> 4631</a></span>&#160;<span class="preprocessor">#define CAN_IF2MCTL_EOB         0x00000080  // End of Buffer</span></div><div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a49e405e6dd9c81f538c7f8d8149406be"> 4632</a></span>&#160;<span class="preprocessor">#define CAN_IF2MCTL_DLC_M       0x0000000F  // Data Length Code</span></div><div class="line"><a name="l04633"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aafc275bf9983a9d3a7b2280632147c3b"> 4633</a></span>&#160;<span class="preprocessor">#define CAN_IF2MCTL_DLC_S       0</span></div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;</div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF2DA1 register.</span></div><div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04640"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9ad73756394523185338a9e1154734f0"> 4640</a></span>&#160;<span class="preprocessor">#define CAN_IF2DA1_DATA_M       0x0000FFFF  // Data</span></div><div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8922b10c3089418d8c977ed34927c36d"> 4641</a></span>&#160;<span class="preprocessor">#define CAN_IF2DA1_DATA_S       0</span></div><div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;</div><div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF2DA2 register.</span></div><div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04648"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaba09bdef6394939225b824b7c65f0b6"> 4648</a></span>&#160;<span class="preprocessor">#define CAN_IF2DA2_DATA_M       0x0000FFFF  // Data</span></div><div class="line"><a name="l04649"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab2e188aeedae0b39c96a09219e536ab0"> 4649</a></span>&#160;<span class="preprocessor">#define CAN_IF2DA2_DATA_S       0</span></div><div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;</div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF2DB1 register.</span></div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04656"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7faa576d9a7476e6a0c8a4addc0dea8b"> 4656</a></span>&#160;<span class="preprocessor">#define CAN_IF2DB1_DATA_M       0x0000FFFF  // Data</span></div><div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a985715215f3ce343653fc927163620f1"> 4657</a></span>&#160;<span class="preprocessor">#define CAN_IF2DB1_DATA_S       0</span></div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;</div><div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_IF2DB2 register.</span></div><div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04664"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0ccdb8ca4c9aa31b6466246349119bff"> 4664</a></span>&#160;<span class="preprocessor">#define CAN_IF2DB2_DATA_M       0x0000FFFF  // Data</span></div><div class="line"><a name="l04665"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a24f0b0955a68566420681ae48f5051cd"> 4665</a></span>&#160;<span class="preprocessor">#define CAN_IF2DB2_DATA_S       0</span></div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;</div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_TXRQ1 register.</span></div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04672"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a11ed6794d1cd389309b407bdf3aebd1b"> 4672</a></span>&#160;<span class="preprocessor">#define CAN_TXRQ1_TXRQST_M      0x0000FFFF  // Transmission Request Bits</span></div><div class="line"><a name="l04673"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab51e65e8df38aeef3e40f9fc8bf1ec8f"> 4673</a></span>&#160;<span class="preprocessor">#define CAN_TXRQ1_TXRQST_S      0</span></div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;</div><div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_TXRQ2 register.</span></div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04680"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a55a586a4a857e705d7cd3d369f465424"> 4680</a></span>&#160;<span class="preprocessor">#define CAN_TXRQ2_TXRQST_M      0x0000FFFF  // Transmission Request Bits</span></div><div class="line"><a name="l04681"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5f273080bb5d0d8d4556bb0f9c96a584"> 4681</a></span>&#160;<span class="preprocessor">#define CAN_TXRQ2_TXRQST_S      0</span></div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;</div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_NWDA1 register.</span></div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04688"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abc1bf09ffdfe8362eb4429babee4638f"> 4688</a></span>&#160;<span class="preprocessor">#define CAN_NWDA1_NEWDAT_M      0x0000FFFF  // New Data Bits</span></div><div class="line"><a name="l04689"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a768e0b1f99616cd739c5d8adf42e2649"> 4689</a></span>&#160;<span class="preprocessor">#define CAN_NWDA1_NEWDAT_S      0</span></div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;</div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_NWDA2 register.</span></div><div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04696"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5f22dba7f559d7324f8ab1954523ac76"> 4696</a></span>&#160;<span class="preprocessor">#define CAN_NWDA2_NEWDAT_M      0x0000FFFF  // New Data Bits</span></div><div class="line"><a name="l04697"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2b4b9181fbadfd98076b6a6274ec616b"> 4697</a></span>&#160;<span class="preprocessor">#define CAN_NWDA2_NEWDAT_S      0</span></div><div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;</div><div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_MSG1INT register.</span></div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04704"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a111532a4ae7ccf9578a731cafe9c6068"> 4704</a></span>&#160;<span class="preprocessor">#define CAN_MSG1INT_INTPND_M    0x0000FFFF  // Interrupt Pending Bits</span></div><div class="line"><a name="l04705"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a371320b497116694cc20f0e1b1a71171"> 4705</a></span>&#160;<span class="preprocessor">#define CAN_MSG1INT_INTPND_S    0</span></div><div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;</div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_MSG2INT register.</span></div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04712"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a809fea17c358275a93203bbc7574e60e"> 4712</a></span>&#160;<span class="preprocessor">#define CAN_MSG2INT_INTPND_M    0x0000FFFF  // Interrupt Pending Bits</span></div><div class="line"><a name="l04713"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa30906f69bac567cd59a33842aed1c52"> 4713</a></span>&#160;<span class="preprocessor">#define CAN_MSG2INT_INTPND_S    0</span></div><div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;</div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_MSG1VAL register.</span></div><div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04720"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9fe5d0b6456119827dc7b3a8508db4c2"> 4720</a></span>&#160;<span class="preprocessor">#define CAN_MSG1VAL_MSGVAL_M    0x0000FFFF  // Message Valid Bits</span></div><div class="line"><a name="l04721"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9cd452b1b475748912f58498a8e37bc8"> 4721</a></span>&#160;<span class="preprocessor">#define CAN_MSG1VAL_MSGVAL_S    0</span></div><div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;</div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;<span class="comment">// The following are defines for the bit fields in the CAN_O_MSG2VAL register.</span></div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1c810144ded73e36b6cc65b68974ab7e"> 4728</a></span>&#160;<span class="preprocessor">#define CAN_MSG2VAL_MSGVAL_M    0x0000FFFF  // Message Valid Bits</span></div><div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af7bd4ddc0db55ae931a4bc9615b6320b"> 4729</a></span>&#160;<span class="preprocessor">#define CAN_MSG2VAL_MSGVAL_S    0</span></div><div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;</div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_FADDR register.</span></div><div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04736"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a50e3aa9f432084738bd3ff82f2d826b9"> 4736</a></span>&#160;<span class="preprocessor">#define USB_FADDR_M             0x0000007F  // Function Address</span></div><div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6b600ae6283bd0af5a3774f3f4e93fbf"> 4737</a></span>&#160;<span class="preprocessor">#define USB_FADDR_S             0</span></div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;</div><div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_POWER register.</span></div><div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af571b356b470125bebacd49b2a9ca638"> 4744</a></span>&#160;<span class="preprocessor">#define USB_POWER_ISOUP         0x00000080  // Isochronous Update</span></div><div class="line"><a name="l04745"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a924294c1d15dc9e28ed111eea2e24afc"> 4745</a></span>&#160;<span class="preprocessor">#define USB_POWER_SOFTCONN      0x00000040  // Soft Connect/Disconnect</span></div><div class="line"><a name="l04746"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a07be6b6ae6bc5b8829d50f4364e72170"> 4746</a></span>&#160;<span class="preprocessor">#define USB_POWER_RESET         0x00000008  // RESET Signaling</span></div><div class="line"><a name="l04747"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1b7d36d2650b70ee144894419244e4c8"> 4747</a></span>&#160;<span class="preprocessor">#define USB_POWER_RESUME        0x00000004  // RESUME Signaling</span></div><div class="line"><a name="l04748"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a26f24c171021e851e56f6bc09ce30e1f"> 4748</a></span>&#160;<span class="preprocessor">#define USB_POWER_SUSPEND       0x00000002  // SUSPEND Mode</span></div><div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a173a03da0b3497bbce7301e0a41c06f5"> 4749</a></span>&#160;<span class="preprocessor">#define USB_POWER_PWRDNPHY      0x00000001  // Power Down PHY</span></div><div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;</div><div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXIS register.</span></div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae137275943d07102d90e4d4b336e9a28"> 4756</a></span>&#160;<span class="preprocessor">#define USB_TXIS_EP7            0x00000080  // TX Endpoint 7 Interrupt</span></div><div class="line"><a name="l04757"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a54bc3ef31648d1373539d149e95d4303"> 4757</a></span>&#160;<span class="preprocessor">#define USB_TXIS_EP6            0x00000040  // TX Endpoint 6 Interrupt</span></div><div class="line"><a name="l04758"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9995f31f4a851c7e644d4ac3e403bca2"> 4758</a></span>&#160;<span class="preprocessor">#define USB_TXIS_EP5            0x00000020  // TX Endpoint 5 Interrupt</span></div><div class="line"><a name="l04759"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad4db02cb2c13e20ca6e9a782f97fc912"> 4759</a></span>&#160;<span class="preprocessor">#define USB_TXIS_EP4            0x00000010  // TX Endpoint 4 Interrupt</span></div><div class="line"><a name="l04760"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7d4d80d643a9a553fcbc1cb585134b8b"> 4760</a></span>&#160;<span class="preprocessor">#define USB_TXIS_EP3            0x00000008  // TX Endpoint 3 Interrupt</span></div><div class="line"><a name="l04761"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adbbe5eccaabcf9cafcbfe8d7f62640dc"> 4761</a></span>&#160;<span class="preprocessor">#define USB_TXIS_EP2            0x00000004  // TX Endpoint 2 Interrupt</span></div><div class="line"><a name="l04762"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acfdcf0c914b3e048abcc994d719feacc"> 4762</a></span>&#160;<span class="preprocessor">#define USB_TXIS_EP1            0x00000002  // TX Endpoint 1 Interrupt</span></div><div class="line"><a name="l04763"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a691e056ccc66ef11e77e4621168abe95"> 4763</a></span>&#160;<span class="preprocessor">#define USB_TXIS_EP0            0x00000001  // TX and RX Endpoint 0 Interrupt</span></div><div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;</div><div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXIS register.</span></div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04770"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab7497bccbcc4b37b8b274cac5cdf03f6"> 4770</a></span>&#160;<span class="preprocessor">#define USB_RXIS_EP7            0x00000080  // RX Endpoint 7 Interrupt</span></div><div class="line"><a name="l04771"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a310dd1c1c4e10c7675026cfaeba16408"> 4771</a></span>&#160;<span class="preprocessor">#define USB_RXIS_EP6            0x00000040  // RX Endpoint 6 Interrupt</span></div><div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a350ebb92c338253bafac181b0fa46c8e"> 4772</a></span>&#160;<span class="preprocessor">#define USB_RXIS_EP5            0x00000020  // RX Endpoint 5 Interrupt</span></div><div class="line"><a name="l04773"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a771536b8c4ae7092f42845b59444582c"> 4773</a></span>&#160;<span class="preprocessor">#define USB_RXIS_EP4            0x00000010  // RX Endpoint 4 Interrupt</span></div><div class="line"><a name="l04774"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adba5dd82f3dd05f0818f47fcee3d0a3b"> 4774</a></span>&#160;<span class="preprocessor">#define USB_RXIS_EP3            0x00000008  // RX Endpoint 3 Interrupt</span></div><div class="line"><a name="l04775"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2842c4621a3cb5fbfb312f51b70fcdd1"> 4775</a></span>&#160;<span class="preprocessor">#define USB_RXIS_EP2            0x00000004  // RX Endpoint 2 Interrupt</span></div><div class="line"><a name="l04776"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aabd4add9f5675400517504975146d0a0"> 4776</a></span>&#160;<span class="preprocessor">#define USB_RXIS_EP1            0x00000002  // RX Endpoint 1 Interrupt</span></div><div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;</div><div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXIE register.</span></div><div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04783"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a66e79f42c10c67249eacb43c5608de37"> 4783</a></span>&#160;<span class="preprocessor">#define USB_TXIE_EP7            0x00000080  // TX Endpoint 7 Interrupt Enable</span></div><div class="line"><a name="l04784"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a375107075fff8710aeda294a6f7e3b45"> 4784</a></span>&#160;<span class="preprocessor">#define USB_TXIE_EP6            0x00000040  // TX Endpoint 6 Interrupt Enable</span></div><div class="line"><a name="l04785"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae977cfb0bf4cda8bb8a2bec3f7f88e8e"> 4785</a></span>&#160;<span class="preprocessor">#define USB_TXIE_EP5            0x00000020  // TX Endpoint 5 Interrupt Enable</span></div><div class="line"><a name="l04786"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa1ee07530f0287108f27558020eef9f3"> 4786</a></span>&#160;<span class="preprocessor">#define USB_TXIE_EP4            0x00000010  // TX Endpoint 4 Interrupt Enable</span></div><div class="line"><a name="l04787"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a07dc92845ff05427cf2cfe926dde2a9b"> 4787</a></span>&#160;<span class="preprocessor">#define USB_TXIE_EP3            0x00000008  // TX Endpoint 3 Interrupt Enable</span></div><div class="line"><a name="l04788"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a83b41b44ba10edd597e39aa6b73dbd87"> 4788</a></span>&#160;<span class="preprocessor">#define USB_TXIE_EP2            0x00000004  // TX Endpoint 2 Interrupt Enable</span></div><div class="line"><a name="l04789"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa6575d8ed1626fc8a3d564aa190ff4a9"> 4789</a></span>&#160;<span class="preprocessor">#define USB_TXIE_EP1            0x00000002  // TX Endpoint 1 Interrupt Enable</span></div><div class="line"><a name="l04790"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a70b7da96303cfde53426d68658ca1645"> 4790</a></span>&#160;<span class="preprocessor">#define USB_TXIE_EP0            0x00000001  // TX and RX Endpoint 0 Interrupt</span></div><div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;</div><div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXIE register.</span></div><div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04798"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a28e7d9369848075266df332c451e226d"> 4798</a></span>&#160;<span class="preprocessor">#define USB_RXIE_EP7            0x00000080  // RX Endpoint 7 Interrupt Enable</span></div><div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a29f08333def1662ba352b15ff0cdae84"> 4799</a></span>&#160;<span class="preprocessor">#define USB_RXIE_EP6            0x00000040  // RX Endpoint 6 Interrupt Enable</span></div><div class="line"><a name="l04800"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a40248eaf32995196c1a9a7ec55e73020"> 4800</a></span>&#160;<span class="preprocessor">#define USB_RXIE_EP5            0x00000020  // RX Endpoint 5 Interrupt Enable</span></div><div class="line"><a name="l04801"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a174a9e706d793d476ea57ae7133fcafa"> 4801</a></span>&#160;<span class="preprocessor">#define USB_RXIE_EP4            0x00000010  // RX Endpoint 4 Interrupt Enable</span></div><div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a99ce39c03722e771f5decd83fd1b0104"> 4802</a></span>&#160;<span class="preprocessor">#define USB_RXIE_EP3            0x00000008  // RX Endpoint 3 Interrupt Enable</span></div><div class="line"><a name="l04803"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4d98a7276053af2fab205773fbfde4f6"> 4803</a></span>&#160;<span class="preprocessor">#define USB_RXIE_EP2            0x00000004  // RX Endpoint 2 Interrupt Enable</span></div><div class="line"><a name="l04804"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9e96168fb84ee0d78f5392ebc6d06e92"> 4804</a></span>&#160;<span class="preprocessor">#define USB_RXIE_EP1            0x00000002  // RX Endpoint 1 Interrupt Enable</span></div><div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;</div><div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_IS register.</span></div><div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a266e62840e64f8be9ed52b8962f72515"> 4811</a></span>&#160;<span class="preprocessor">#define USB_IS_DISCON           0x00000020  // Session Disconnect</span></div><div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a73a511b5a4f8bbad3fca07b1c2049970"> 4812</a></span>&#160;<span class="preprocessor">#define USB_IS_SOF              0x00000008  // Start of Frame</span></div><div class="line"><a name="l04813"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af1ea91939348ab1bcb9eb0377d9781e2"> 4813</a></span>&#160;<span class="preprocessor">#define USB_IS_RESET            0x00000004  // RESET Signaling Detected</span></div><div class="line"><a name="l04814"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a47a688f2f233973ebd7df302edacfa75"> 4814</a></span>&#160;<span class="preprocessor">#define USB_IS_RESUME           0x00000002  // RESUME Signaling Detected</span></div><div class="line"><a name="l04815"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab970e7eb68507bb87cbd40c6e31fc930"> 4815</a></span>&#160;<span class="preprocessor">#define USB_IS_SUSPEND          0x00000001  // SUSPEND Signaling Detected</span></div><div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;</div><div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_IE register.</span></div><div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04822"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab184ebe947e94bfd5836932d6a65a2a6"> 4822</a></span>&#160;<span class="preprocessor">#define USB_IE_DISCON           0x00000020  // Enable Disconnect Interrupt</span></div><div class="line"><a name="l04823"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a129b18e38d06d6709c37be55de664192"> 4823</a></span>&#160;<span class="preprocessor">#define USB_IE_SOF              0x00000008  // Enable Start-of-Frame Interrupt</span></div><div class="line"><a name="l04824"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab4f6e62b83eb5e02d03f0687aaba7626"> 4824</a></span>&#160;<span class="preprocessor">#define USB_IE_RESET            0x00000004  // Enable RESET Interrupt</span></div><div class="line"><a name="l04825"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a61e896218c1ea6bbad2911054d5e0d3b"> 4825</a></span>&#160;<span class="preprocessor">#define USB_IE_RESUME           0x00000002  // Enable RESUME Interrupt</span></div><div class="line"><a name="l04826"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa97a412922537a378bd7ff3b5e9e0770"> 4826</a></span>&#160;<span class="preprocessor">#define USB_IE_SUSPND           0x00000001  // Enable SUSPEND Interrupt</span></div><div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;</div><div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_FRAME register.</span></div><div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0e5fa7ecb89e166644f654182fb278aa"> 4833</a></span>&#160;<span class="preprocessor">#define USB_FRAME_M             0x000007FF  // Frame Number</span></div><div class="line"><a name="l04834"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3941ae14c547ce5b15eee05733323c86"> 4834</a></span>&#160;<span class="preprocessor">#define USB_FRAME_S             0</span></div><div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;</div><div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_EPIDX register.</span></div><div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04841"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a65240ef58be8bc6cd3627cd5f2b561df"> 4841</a></span>&#160;<span class="preprocessor">#define USB_EPIDX_EPIDX_M       0x0000000F  // Endpoint Index</span></div><div class="line"><a name="l04842"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac09c2bceaea83ca82d0c3d3f333483ff"> 4842</a></span>&#160;<span class="preprocessor">#define USB_EPIDX_EPIDX_S       0</span></div><div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;</div><div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TEST register.</span></div><div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8ef6bcfd81ebb6bd35155adcc311755a"> 4849</a></span>&#160;<span class="preprocessor">#define USB_TEST_FIFOACC        0x00000040  // FIFO Access</span></div><div class="line"><a name="l04850"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a55a48b6aae7b23e5dd88dc7f169b33ef"> 4850</a></span>&#160;<span class="preprocessor">#define USB_TEST_FORCEFS        0x00000020  // Force Full-Speed Mode</span></div><div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;</div><div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_FIFO0 register.</span></div><div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04857"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abea0c57a6ffaa41102e4f050b636f881"> 4857</a></span>&#160;<span class="preprocessor">#define USB_FIFO0_EPDATA_M      0xFFFFFFFF  // Endpoint Data</span></div><div class="line"><a name="l04858"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4666a138c9a24cec6e3be0e505737d9c"> 4858</a></span>&#160;<span class="preprocessor">#define USB_FIFO0_EPDATA_S      0</span></div><div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;</div><div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_FIFO1 register.</span></div><div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04865"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9998a888f1ea9840237c6d1cb6f70b03"> 4865</a></span>&#160;<span class="preprocessor">#define USB_FIFO1_EPDATA_M      0xFFFFFFFF  // Endpoint Data</span></div><div class="line"><a name="l04866"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aed97c71797e0f29977cd977b8a819c12"> 4866</a></span>&#160;<span class="preprocessor">#define USB_FIFO1_EPDATA_S      0</span></div><div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;</div><div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_FIFO2 register.</span></div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae5b2e904019b892e1d55465a5bf72013"> 4873</a></span>&#160;<span class="preprocessor">#define USB_FIFO2_EPDATA_M      0xFFFFFFFF  // Endpoint Data</span></div><div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae4cb0f3a4adca653b2bf62b84069138d"> 4874</a></span>&#160;<span class="preprocessor">#define USB_FIFO2_EPDATA_S      0</span></div><div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;</div><div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_FIFO3 register.</span></div><div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04881"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad55b9f4acf4565e9a7d8613de60762e6"> 4881</a></span>&#160;<span class="preprocessor">#define USB_FIFO3_EPDATA_M      0xFFFFFFFF  // Endpoint Data</span></div><div class="line"><a name="l04882"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a54f067251d2ec616c47eb950672beffe"> 4882</a></span>&#160;<span class="preprocessor">#define USB_FIFO3_EPDATA_S      0</span></div><div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;</div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_FIFO4 register.</span></div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04889"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1790c6c0b0ef840bfa814519b96c0194"> 4889</a></span>&#160;<span class="preprocessor">#define USB_FIFO4_EPDATA_M      0xFFFFFFFF  // Endpoint Data</span></div><div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afc1a72386e14c95065bacef368a3d979"> 4890</a></span>&#160;<span class="preprocessor">#define USB_FIFO4_EPDATA_S      0</span></div><div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;</div><div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_FIFO5 register.</span></div><div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04897"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6f676661cdeb17eb05f4db9b7fb12b8b"> 4897</a></span>&#160;<span class="preprocessor">#define USB_FIFO5_EPDATA_M      0xFFFFFFFF  // Endpoint Data</span></div><div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aea8b75ccf242b2a0060719e75d263755"> 4898</a></span>&#160;<span class="preprocessor">#define USB_FIFO5_EPDATA_S      0</span></div><div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;</div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_FIFO6 register.</span></div><div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04905"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab69243e78fe2fa77962c640fdbffd3c6"> 4905</a></span>&#160;<span class="preprocessor">#define USB_FIFO6_EPDATA_M      0xFFFFFFFF  // Endpoint Data</span></div><div class="line"><a name="l04906"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a74b8d7343365cf59c952ffa0fa4dc76d"> 4906</a></span>&#160;<span class="preprocessor">#define USB_FIFO6_EPDATA_S      0</span></div><div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;</div><div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_FIFO7 register.</span></div><div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04913"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae76a1b790c261fb3064bd9aefbdeaea5"> 4913</a></span>&#160;<span class="preprocessor">#define USB_FIFO7_EPDATA_M      0xFFFFFFFF  // Endpoint Data</span></div><div class="line"><a name="l04914"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a36ba6c88b10732f0d836d4d7296972b7"> 4914</a></span>&#160;<span class="preprocessor">#define USB_FIFO7_EPDATA_S      0</span></div><div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;</div><div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXFIFOSZ register.</span></div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04921"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a75c783e7bdd861d324f429dec9dd66b8"> 4921</a></span>&#160;<span class="preprocessor">#define USB_TXFIFOSZ_DPB        0x00000010  // Double Packet Buffer Support</span></div><div class="line"><a name="l04922"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a53930fb415e2c250ac1955685ed5141c"> 4922</a></span>&#160;<span class="preprocessor">#define USB_TXFIFOSZ_SIZE_M     0x0000000F  // Max Packet Size</span></div><div class="line"><a name="l04923"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0099d3061e196f752f568997d936f8dc"> 4923</a></span>&#160;<span class="preprocessor">#define USB_TXFIFOSZ_SIZE_8     0x00000000  // 8</span></div><div class="line"><a name="l04924"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a83be1bb3371bf9bb1fb3517717aebb17"> 4924</a></span>&#160;<span class="preprocessor">#define USB_TXFIFOSZ_SIZE_16    0x00000001  // 16</span></div><div class="line"><a name="l04925"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4820bee6260d4cc83c041d408abf2e55"> 4925</a></span>&#160;<span class="preprocessor">#define USB_TXFIFOSZ_SIZE_32    0x00000002  // 32</span></div><div class="line"><a name="l04926"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0a8c595fa6aaaa7514349987bfe4992a"> 4926</a></span>&#160;<span class="preprocessor">#define USB_TXFIFOSZ_SIZE_64    0x00000003  // 64</span></div><div class="line"><a name="l04927"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a83ea339657c8cb843068c837d0eef6e4"> 4927</a></span>&#160;<span class="preprocessor">#define USB_TXFIFOSZ_SIZE_128   0x00000004  // 128</span></div><div class="line"><a name="l04928"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adb5f974e460d1e4d5ac444a13bce751c"> 4928</a></span>&#160;<span class="preprocessor">#define USB_TXFIFOSZ_SIZE_256   0x00000005  // 256</span></div><div class="line"><a name="l04929"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac6b0f8c9fb07dcca2c9e7434fff27da5"> 4929</a></span>&#160;<span class="preprocessor">#define USB_TXFIFOSZ_SIZE_512   0x00000006  // 512</span></div><div class="line"><a name="l04930"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8bbea18f88d303f6fe8ed29bfaf84fb9"> 4930</a></span>&#160;<span class="preprocessor">#define USB_TXFIFOSZ_SIZE_1024  0x00000007  // 1024</span></div><div class="line"><a name="l04931"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2fcf368311e43bc748319bd5b3b316f4"> 4931</a></span>&#160;<span class="preprocessor">#define USB_TXFIFOSZ_SIZE_2048  0x00000008  // 2048</span></div><div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;</div><div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXFIFOSZ register.</span></div><div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04938"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5daeb68cbb4b480f2a416f0e213de4fa"> 4938</a></span>&#160;<span class="preprocessor">#define USB_RXFIFOSZ_DPB        0x00000010  // Double Packet Buffer Support</span></div><div class="line"><a name="l04939"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae24d5c79badb63a619aaf47e13500ef3"> 4939</a></span>&#160;<span class="preprocessor">#define USB_RXFIFOSZ_SIZE_M     0x0000000F  // Max Packet Size</span></div><div class="line"><a name="l04940"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a02adb5456f70b6b3fe04cad11ba3e214"> 4940</a></span>&#160;<span class="preprocessor">#define USB_RXFIFOSZ_SIZE_8     0x00000000  // 8</span></div><div class="line"><a name="l04941"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a13fff929f47a7837fe412f38eac22561"> 4941</a></span>&#160;<span class="preprocessor">#define USB_RXFIFOSZ_SIZE_16    0x00000001  // 16</span></div><div class="line"><a name="l04942"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aad6bf0f74c68b0d53aa8e744b8c06f7c"> 4942</a></span>&#160;<span class="preprocessor">#define USB_RXFIFOSZ_SIZE_32    0x00000002  // 32</span></div><div class="line"><a name="l04943"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab995c117b2abe622db1123d265677095"> 4943</a></span>&#160;<span class="preprocessor">#define USB_RXFIFOSZ_SIZE_64    0x00000003  // 64</span></div><div class="line"><a name="l04944"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa3807cb3735372bf111c56b21cb65b06"> 4944</a></span>&#160;<span class="preprocessor">#define USB_RXFIFOSZ_SIZE_128   0x00000004  // 128</span></div><div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac7aecea833df5fd8616424d09543fa02"> 4945</a></span>&#160;<span class="preprocessor">#define USB_RXFIFOSZ_SIZE_256   0x00000005  // 256</span></div><div class="line"><a name="l04946"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af8ee156a92ee08450e873b8a64766b86"> 4946</a></span>&#160;<span class="preprocessor">#define USB_RXFIFOSZ_SIZE_512   0x00000006  // 512</span></div><div class="line"><a name="l04947"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abcc9262c2a27b80b8ef5079b935de8a9"> 4947</a></span>&#160;<span class="preprocessor">#define USB_RXFIFOSZ_SIZE_1024  0x00000007  // 1024</span></div><div class="line"><a name="l04948"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a38e406f9b121e7ccc34fa3b24bc75e29"> 4948</a></span>&#160;<span class="preprocessor">#define USB_RXFIFOSZ_SIZE_2048  0x00000008  // 2048</span></div><div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;</div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXFIFOADD</span></div><div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04956"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a30cf28b8830d8a5c13f1551aafef53d6"> 4956</a></span>&#160;<span class="preprocessor">#define USB_TXFIFOADD_ADDR_M    0x000001FF  // Transmit/Receive Start Address</span></div><div class="line"><a name="l04957"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0e1fe611b42a156f111aa30b94a34c89"> 4957</a></span>&#160;<span class="preprocessor">#define USB_TXFIFOADD_ADDR_S    0</span></div><div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;</div><div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXFIFOADD</span></div><div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04965"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9f82b240688836f0f6d36e80b759d4a8"> 4965</a></span>&#160;<span class="preprocessor">#define USB_RXFIFOADD_ADDR_M    0x000001FF  // Transmit/Receive Start Address</span></div><div class="line"><a name="l04966"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a846ffd8fd42a5f29359467750b8c7f1f"> 4966</a></span>&#160;<span class="preprocessor">#define USB_RXFIFOADD_ADDR_S    0</span></div><div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;</div><div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_CONTIM register.</span></div><div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04973"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a941e808ca85a00299eebe4405a325f57"> 4973</a></span>&#160;<span class="preprocessor">#define USB_CONTIM_WTCON_M      0x000000F0  // Connect Wait</span></div><div class="line"><a name="l04974"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a764e53c50ad2314722346a47d4fea79d"> 4974</a></span>&#160;<span class="preprocessor">#define USB_CONTIM_WTID_M       0x0000000F  // Wait ID</span></div><div class="line"><a name="l04975"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ade6b993b8e488ba09c448ab9a58335e9"> 4975</a></span>&#160;<span class="preprocessor">#define USB_CONTIM_WTCON_S      4</span></div><div class="line"><a name="l04976"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a36cc7c1bf7eeabca28f91723402a3043"> 4976</a></span>&#160;<span class="preprocessor">#define USB_CONTIM_WTID_S       0</span></div><div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;</div><div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_FSEOF register.</span></div><div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04983"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a85196d978ceb2c9167e7c1ef7330eaec"> 4983</a></span>&#160;<span class="preprocessor">#define USB_FSEOF_FSEOFG_M      0x000000FF  // Full-Speed End-of-Frame Gap</span></div><div class="line"><a name="l04984"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae9e2e943c764e8003b203c8d2ad741d4"> 4984</a></span>&#160;<span class="preprocessor">#define USB_FSEOF_FSEOFG_S      0</span></div><div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;</div><div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_LSEOF register.</span></div><div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04991"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abb34229c2b81ef5aaca01ba0063e532c"> 4991</a></span>&#160;<span class="preprocessor">#define USB_LSEOF_LSEOFG_M      0x000000FF  // Low-Speed End-of-Frame Gap</span></div><div class="line"><a name="l04992"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0fcb2c9aff778aa2d52bd4eafb5683a8"> 4992</a></span>&#160;<span class="preprocessor">#define USB_LSEOF_LSEOFG_S      0</span></div><div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;</div><div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_CSRL0 register.</span></div><div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l04999"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af99ad022830386b6eeec1668cf509228"> 4999</a></span>&#160;<span class="preprocessor">#define USB_CSRL0_SETENDC       0x00000080  // Setup End Clear</span></div><div class="line"><a name="l05000"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a48e2f3edca2d034139b6ee968e041d34"> 5000</a></span>&#160;<span class="preprocessor">#define USB_CSRL0_RXRDYC        0x00000040  // RXRDY Clear</span></div><div class="line"><a name="l05001"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab41d8813224b450b8d5fb8602d7f8362"> 5001</a></span>&#160;<span class="preprocessor">#define USB_CSRL0_STALL         0x00000020  // Send Stall</span></div><div class="line"><a name="l05002"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab649bf662d9310d93032aadde771d022"> 5002</a></span>&#160;<span class="preprocessor">#define USB_CSRL0_SETEND        0x00000010  // Setup End</span></div><div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9d0b019991becfdfb91fe4227daad63e"> 5003</a></span>&#160;<span class="preprocessor">#define USB_CSRL0_DATAEND       0x00000008  // Data End</span></div><div class="line"><a name="l05004"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa0f1b7e9ac27a773a386af520e89980d"> 5004</a></span>&#160;<span class="preprocessor">#define USB_CSRL0_STALLED       0x00000004  // Endpoint Stalled</span></div><div class="line"><a name="l05005"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a66cb7a914c02dce1716cb0b6669da104"> 5005</a></span>&#160;<span class="preprocessor">#define USB_CSRL0_TXRDY         0x00000002  // Transmit Packet Ready</span></div><div class="line"><a name="l05006"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa46f20c660cc47f9b3d8f9feace51914"> 5006</a></span>&#160;<span class="preprocessor">#define USB_CSRL0_RXRDY         0x00000001  // Receive Packet Ready</span></div><div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;</div><div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_CSRH0 register.</span></div><div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05013"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae6749e9d7f8d7b2afaa90cd3fa1e50ad"> 5013</a></span>&#160;<span class="preprocessor">#define USB_CSRH0_FLUSH         0x00000001  // Flush FIFO</span></div><div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;</div><div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_COUNT0 register.</span></div><div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05020"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a019823dc6547e7cd3b6bcfc62514eb66"> 5020</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_COUNT_M      0x0000007F  // FIFO Count</span></div><div class="line"><a name="l05021"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4844910ea560832d9446b63ef6216bbf"> 5021</a></span>&#160;<span class="preprocessor">#define USB_COUNT0_COUNT_S      0</span></div><div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;</div><div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXMAXP1 register.</span></div><div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05028"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8bd0ee915413be04a5802f9b3993b2be"> 5028</a></span>&#160;<span class="preprocessor">#define USB_TXMAXP1_MAXLOAD_M   0x000007FF  // Maximum Payload</span></div><div class="line"><a name="l05029"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad9e275393d1ba8f9b7491f5fe6cc4f66"> 5029</a></span>&#160;<span class="preprocessor">#define USB_TXMAXP1_MAXLOAD_S   0</span></div><div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;</div><div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRL1 register.</span></div><div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05036"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a70a1b1e35e89f7ef19cf13df87a011bf"> 5036</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL1_CLRDT       0x00000040  // Clear Data Toggle</span></div><div class="line"><a name="l05037"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1386169b6005024ea7ce15648f253839"> 5037</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL1_STALLED     0x00000020  // Endpoint Stalled</span></div><div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a37d6d15e1848c4aef25049a3dc9e09d2"> 5038</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL1_STALL       0x00000010  // Send STALL</span></div><div class="line"><a name="l05039"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3bfc1bfbaa15f17d9f658de533fd33e3"> 5039</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL1_FLUSH       0x00000008  // Flush FIFO</span></div><div class="line"><a name="l05040"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a69c08bcec8b5d8321a78c56a4a4d5eca"> 5040</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL1_UNDRN       0x00000004  // Underrun</span></div><div class="line"><a name="l05041"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a89dcaee968ea2111b4e70a56789e59a5"> 5041</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL1_FIFONE      0x00000002  // FIFO Not Empty</span></div><div class="line"><a name="l05042"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2dee22637008a182c7e810ea6ad2615c"> 5042</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL1_TXRDY       0x00000001  // Transmit Packet Ready</span></div><div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;</div><div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRH1 register.</span></div><div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05049"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6a74dc0cf7f4010a9562834742a12569"> 5049</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH1_AUTOSET     0x00000080  // Auto Set</span></div><div class="line"><a name="l05050"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa7f88966e1ed96f9874b97457f8e3aa9"> 5050</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH1_ISO         0x00000040  // Isochronous Transfers</span></div><div class="line"><a name="l05051"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aee023e9f4d503121558b8d0c83ec60a7"> 5051</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH1_MODE        0x00000020  // Mode</span></div><div class="line"><a name="l05052"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a70a09d67fe2b11247e013449470a04d0"> 5052</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH1_DMAEN       0x00000010  // DMA Request Enable</span></div><div class="line"><a name="l05053"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a327d2a9a741c4a3eaa465adb254d1d9d"> 5053</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH1_FDT         0x00000008  // Force Data Toggle</span></div><div class="line"><a name="l05054"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abd420b366edbcda207b59235e060eea6"> 5054</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH1_DMAMOD      0x00000004  // DMA Request Mode</span></div><div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;</div><div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXMAXP1 register.</span></div><div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05061"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9911eb6d503705f669fa2873bd31d2b8"> 5061</a></span>&#160;<span class="preprocessor">#define USB_RXMAXP1_MAXLOAD_M   0x000007FF  // Maximum Payload</span></div><div class="line"><a name="l05062"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3d8d92045ced93881d6a78cde6cbd92e"> 5062</a></span>&#160;<span class="preprocessor">#define USB_RXMAXP1_MAXLOAD_S   0</span></div><div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;</div><div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRL1 register.</span></div><div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05069"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aee0bc3c1d82b61a1fabab0e5347f052c"> 5069</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL1_CLRDT       0x00000080  // Clear Data Toggle</span></div><div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a538d1dd26c7eb2bc5112ac4e20e8f6d4"> 5070</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL1_STALLED     0x00000040  // Endpoint Stalled</span></div><div class="line"><a name="l05071"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a14d69e7194f31c15b10dfda9c5109b5f"> 5071</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL1_STALL       0x00000020  // Send STALL</span></div><div class="line"><a name="l05072"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1c358f9fcfc75cff2eebd913bc0d0400"> 5072</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL1_FLUSH       0x00000010  // Flush FIFO</span></div><div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a98f6c73841da3327e4608d1b8721410c"> 5073</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL1_DATAERR     0x00000008  // Data Error</span></div><div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af02f9e268f899559bef1877157f14399"> 5074</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL1_OVER        0x00000004  // Overrun</span></div><div class="line"><a name="l05075"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad1066bb16f5bcf6f312e499ec48f499a"> 5075</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL1_FULL        0x00000002  // FIFO Full</span></div><div class="line"><a name="l05076"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aacc88e8db2bd97c22301ac3544a0d3ce"> 5076</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL1_RXRDY       0x00000001  // Receive Packet Ready</span></div><div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;</div><div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRH1 register.</span></div><div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05083"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3f19fc8cbdc83cd742276b0787c0705f"> 5083</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH1_AUTOCL      0x00000080  // Auto Clear</span></div><div class="line"><a name="l05084"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a423af9f584de17f1261b1736e3e0b98b"> 5084</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH1_ISO         0x00000040  // Isochronous Transfers</span></div><div class="line"><a name="l05085"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a77d6133e3e9658960e4bf88ea5e98219"> 5085</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH1_DMAEN       0x00000020  // DMA Request Enable</span></div><div class="line"><a name="l05086"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6c83ed4e64462e78c83dd403118c842d"> 5086</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH1_DISNYET     0x00000010  // Disable NYET</span></div><div class="line"><a name="l05087"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1efc3cb99e794a31de2439d5f5e71241"> 5087</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH1_PIDERR      0x00000010  // PID Error</span></div><div class="line"><a name="l05088"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a765b6bd345468708035e8c6d4efd8a29"> 5088</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH1_DMAMOD      0x00000008  // DMA Request Mode</span></div><div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;</div><div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCOUNT1 register.</span></div><div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05095"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8d3c91f419565912ed353a989afad29a"> 5095</a></span>&#160;<span class="preprocessor">#define USB_RXCOUNT1_COUNT_M    0x00001FFF  // Receive Packet Count</span></div><div class="line"><a name="l05096"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aea3e8b868eee3f9eb9036275ae1b4215"> 5096</a></span>&#160;<span class="preprocessor">#define USB_RXCOUNT1_COUNT_S    0</span></div><div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;</div><div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXMAXP2 register.</span></div><div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05103"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a619a98a723a5efc593b0f40979b420ea"> 5103</a></span>&#160;<span class="preprocessor">#define USB_TXMAXP2_MAXLOAD_M   0x000007FF  // Maximum Payload</span></div><div class="line"><a name="l05104"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afdca331cf7298f85ef2cb16398da14a4"> 5104</a></span>&#160;<span class="preprocessor">#define USB_TXMAXP2_MAXLOAD_S   0</span></div><div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;</div><div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRL2 register.</span></div><div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05111"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af824bddd585714b1f26d96748f55b9fd"> 5111</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL2_CLRDT       0x00000040  // Clear Data Toggle</span></div><div class="line"><a name="l05112"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a69dddabac2740ca01b0adbc51e7ec14a"> 5112</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL2_STALLED     0x00000020  // Endpoint Stalled</span></div><div class="line"><a name="l05113"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adc11d4c056ae14107da8aec58be8bda3"> 5113</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL2_STALL       0x00000010  // Send STALL</span></div><div class="line"><a name="l05114"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5d7e702175dc200dabec36796bf6d6a1"> 5114</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL2_FLUSH       0x00000008  // Flush FIFO</span></div><div class="line"><a name="l05115"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8128074c4e6098749853242c982d5516"> 5115</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL2_UNDRN       0x00000004  // Underrun</span></div><div class="line"><a name="l05116"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaa6b340e51d74c467a4efd90492498f0"> 5116</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL2_FIFONE      0x00000002  // FIFO Not Empty</span></div><div class="line"><a name="l05117"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a15ce84b0a5d253c97cb8d4d798f83e86"> 5117</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL2_TXRDY       0x00000001  // Transmit Packet Ready</span></div><div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;</div><div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRH2 register.</span></div><div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05124"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7469d39777860750bf353105e4f74fcc"> 5124</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH2_AUTOSET     0x00000080  // Auto Set</span></div><div class="line"><a name="l05125"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a57fb0cdf75fa11caee62da0c39de8cbe"> 5125</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH2_ISO         0x00000040  // Isochronous Transfers</span></div><div class="line"><a name="l05126"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa9f9f39b50da71ba1af43f3bb8d8019f"> 5126</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH2_MODE        0x00000020  // Mode</span></div><div class="line"><a name="l05127"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7dfbe98b708fc6b1f107bf3a1f667a86"> 5127</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH2_DMAEN       0x00000010  // DMA Request Enable</span></div><div class="line"><a name="l05128"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a294a42f9f7ac7e355fa673f06e4c9ba5"> 5128</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH2_FDT         0x00000008  // Force Data Toggle</span></div><div class="line"><a name="l05129"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a741a29bef1d8dfdb34c2ab09af443e81"> 5129</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH2_DMAMOD      0x00000004  // DMA Request Mode</span></div><div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;</div><div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXMAXP2 register.</span></div><div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05136"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa2b5d29e9b7bd86f1b18ba013c8713d9"> 5136</a></span>&#160;<span class="preprocessor">#define USB_RXMAXP2_MAXLOAD_M   0x000007FF  // Maximum Payload</span></div><div class="line"><a name="l05137"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a95b7c815dd784a8ca4e4b2008fc3731a"> 5137</a></span>&#160;<span class="preprocessor">#define USB_RXMAXP2_MAXLOAD_S   0</span></div><div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;</div><div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRL2 register.</span></div><div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05144"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adc47fe15f447f5a1d626a719a24258cb"> 5144</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL2_CLRDT       0x00000080  // Clear Data Toggle</span></div><div class="line"><a name="l05145"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af8866445a7e6fa0f2632c7c34571e23d"> 5145</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL2_STALLED     0x00000040  // Endpoint Stalled</span></div><div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae14003bd5e2a99043916e8727d51a73e"> 5146</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL2_STALL       0x00000020  // Send STALL</span></div><div class="line"><a name="l05147"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6555300e1c341558119ec90d22e5f25d"> 5147</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL2_FLUSH       0x00000010  // Flush FIFO</span></div><div class="line"><a name="l05148"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a374d6f62150fc531697d2e47a2b381de"> 5148</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL2_DATAERR     0x00000008  // Data Error</span></div><div class="line"><a name="l05149"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab90c1d90d2cbf457be961f5b6b9ab664"> 5149</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL2_OVER        0x00000004  // Overrun</span></div><div class="line"><a name="l05150"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a268df422245a50733f6923c09ca73f25"> 5150</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL2_FULL        0x00000002  // FIFO Full</span></div><div class="line"><a name="l05151"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2c1a7438aea58d412d714451ef944ade"> 5151</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL2_RXRDY       0x00000001  // Receive Packet Ready</span></div><div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;</div><div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRH2 register.</span></div><div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05158"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a970de0d8b451388d78efcd2e7322ca16"> 5158</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH2_AUTOCL      0x00000080  // Auto Clear</span></div><div class="line"><a name="l05159"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abd8502dade45f908cabb55aa0627ef64"> 5159</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH2_ISO         0x00000040  // Isochronous Transfers</span></div><div class="line"><a name="l05160"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac2a1b41e564d396a1fc49d469e0393a5"> 5160</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH2_DMAEN       0x00000020  // DMA Request Enable</span></div><div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab46508c8992051eaacb7ddd066a1f1c7"> 5161</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH2_DISNYET     0x00000010  // Disable NYET</span></div><div class="line"><a name="l05162"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7a546fb267d7b5ac1a1eac0a347a025a"> 5162</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH2_PIDERR      0x00000010  // PID Error</span></div><div class="line"><a name="l05163"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa285117faeeb5d4e438662dcbf525faf"> 5163</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH2_DMAMOD      0x00000008  // DMA Request Mode</span></div><div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;</div><div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCOUNT2 register.</span></div><div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05170"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acdf7de7a4827cab2a3abe5d03fd039a5"> 5170</a></span>&#160;<span class="preprocessor">#define USB_RXCOUNT2_COUNT_M    0x00001FFF  // Receive Packet Count</span></div><div class="line"><a name="l05171"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a990e63730ccdef42cee1a90b1f8560ec"> 5171</a></span>&#160;<span class="preprocessor">#define USB_RXCOUNT2_COUNT_S    0</span></div><div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;</div><div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXMAXP3 register.</span></div><div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05178"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af3dc5a84fd36e510748f0b6603d26abc"> 5178</a></span>&#160;<span class="preprocessor">#define USB_TXMAXP3_MAXLOAD_M   0x000007FF  // Maximum Payload</span></div><div class="line"><a name="l05179"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abf0960ad02f73cfa20e6407289eaa12d"> 5179</a></span>&#160;<span class="preprocessor">#define USB_TXMAXP3_MAXLOAD_S   0</span></div><div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;</div><div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRL3 register.</span></div><div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05186"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a134f56755fb91f9861cc027ba50cf278"> 5186</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL3_CLRDT       0x00000040  // Clear Data Toggle</span></div><div class="line"><a name="l05187"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8bb400fa2434c98f0bcf7c53249ce0f0"> 5187</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL3_STALLED     0x00000020  // Endpoint Stalled</span></div><div class="line"><a name="l05188"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a47232a0e83d8dce6b48c76c73fe75742"> 5188</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL3_STALL       0x00000010  // Send STALL</span></div><div class="line"><a name="l05189"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acc9c9bbdb3db010f96676c6dba1ce36b"> 5189</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL3_FLUSH       0x00000008  // Flush FIFO</span></div><div class="line"><a name="l05190"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7c9fdcb8db954bb2e673e8b6fd799c3f"> 5190</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL3_UNDRN       0x00000004  // Underrun</span></div><div class="line"><a name="l05191"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab4df3a2415f76be2122872fc2d31ced0"> 5191</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL3_FIFONE      0x00000002  // FIFO Not Empty</span></div><div class="line"><a name="l05192"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9fcbf9f26b0c489122183e5d7eaec19c"> 5192</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL3_TXRDY       0x00000001  // Transmit Packet Ready</span></div><div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;</div><div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRH3 register.</span></div><div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05199"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8f1f7d9d5f322b4eccaa51975d7ed472"> 5199</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH3_AUTOSET     0x00000080  // Auto Set</span></div><div class="line"><a name="l05200"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac744f0f7897122474d07b6671f4bfa82"> 5200</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH3_ISO         0x00000040  // Isochronous Transfers</span></div><div class="line"><a name="l05201"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7b21f8b0c3f84388fb50a13905fc613c"> 5201</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH3_MODE        0x00000020  // Mode</span></div><div class="line"><a name="l05202"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a73d030d2e930596740e3929cf85e37f1"> 5202</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH3_DMAEN       0x00000010  // DMA Request Enable</span></div><div class="line"><a name="l05203"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae26a5dee7140a7470cff5323dd862dcf"> 5203</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH3_FDT         0x00000008  // Force Data Toggle</span></div><div class="line"><a name="l05204"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a33d5a81bdd470850a2bf7c20dec39286"> 5204</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH3_DMAMOD      0x00000004  // DMA Request Mode</span></div><div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;</div><div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXMAXP3 register.</span></div><div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05211"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9effcbfe0afec137945e36c2e7f2e483"> 5211</a></span>&#160;<span class="preprocessor">#define USB_RXMAXP3_MAXLOAD_M   0x000007FF  // Maximum Payload</span></div><div class="line"><a name="l05212"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a04d6809d6a38a526566228ee01049c47"> 5212</a></span>&#160;<span class="preprocessor">#define USB_RXMAXP3_MAXLOAD_S   0</span></div><div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;</div><div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRL3 register.</span></div><div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05219"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a02b881cdba1b4af8019a3c657c7002cf"> 5219</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL3_CLRDT       0x00000080  // Clear Data Toggle</span></div><div class="line"><a name="l05220"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afe8e1e5fd04d02ff3a73d197a0547189"> 5220</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL3_STALLED     0x00000040  // Endpoint Stalled</span></div><div class="line"><a name="l05221"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adb317bdec8c5943db78a58380f526084"> 5221</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL3_STALL       0x00000020  // Send STALL</span></div><div class="line"><a name="l05222"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9f50e3d6d9166b3dee2fbd7555659210"> 5222</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL3_FLUSH       0x00000010  // Flush FIFO</span></div><div class="line"><a name="l05223"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a84a6041e60544667c29849cf1bacdc28"> 5223</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL3_DATAERR     0x00000008  // Data Error</span></div><div class="line"><a name="l05224"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad05e9b2458dc628bf8b8d421556a4650"> 5224</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL3_OVER        0x00000004  // Overrun</span></div><div class="line"><a name="l05225"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a84df42cf04f8b9ffbfae50d021915010"> 5225</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL3_FULL        0x00000002  // FIFO Full</span></div><div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a75cd5dfd150b8d1c624096073e5f7233"> 5226</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL3_RXRDY       0x00000001  // Receive Packet Ready</span></div><div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;</div><div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRH3 register.</span></div><div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05233"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abdef8e095905f48c23fb94deaac5a10b"> 5233</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH3_AUTOCL      0x00000080  // Auto Clear</span></div><div class="line"><a name="l05234"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8e0f1fdb0f3e85246fcf7e69c88840a6"> 5234</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH3_ISO         0x00000040  // Isochronous Transfers</span></div><div class="line"><a name="l05235"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abc2e7bbba415d04ab487b22ccd8dd382"> 5235</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH3_DMAEN       0x00000020  // DMA Request Enable</span></div><div class="line"><a name="l05236"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a597f6104cec26150845cc87010fc5b8f"> 5236</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH3_DISNYET     0x00000010  // Disable NYET</span></div><div class="line"><a name="l05237"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2ecb8ff1b5ceccdada5082c7a643aa86"> 5237</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH3_PIDERR      0x00000010  // PID Error</span></div><div class="line"><a name="l05238"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a437f8ab469d541ed5df84ac9cf711ef8"> 5238</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH3_DMAMOD      0x00000008  // DMA Request Mode</span></div><div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;</div><div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCOUNT3 register.</span></div><div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05245"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a880b02e4270ff7d28217b971d1e2d3da"> 5245</a></span>&#160;<span class="preprocessor">#define USB_RXCOUNT3_COUNT_M    0x00001FFF  // Receive Packet Count</span></div><div class="line"><a name="l05246"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af52b4ad55c070fd1256487f99aeef989"> 5246</a></span>&#160;<span class="preprocessor">#define USB_RXCOUNT3_COUNT_S    0</span></div><div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;</div><div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXMAXP4 register.</span></div><div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05253"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a816eb6fe2af2421a8c37a6517f5dfe37"> 5253</a></span>&#160;<span class="preprocessor">#define USB_TXMAXP4_MAXLOAD_M   0x000007FF  // Maximum Payload</span></div><div class="line"><a name="l05254"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a43d2864490d543c1e292d5e56c13f3a5"> 5254</a></span>&#160;<span class="preprocessor">#define USB_TXMAXP4_MAXLOAD_S   0</span></div><div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;</div><div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRL4 register.</span></div><div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05261"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a75662872a084ad155ba265579ad10091"> 5261</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL4_CLRDT       0x00000040  // Clear Data Toggle</span></div><div class="line"><a name="l05262"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a766449ab233acb5dafa24f7f027e01ab"> 5262</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL4_STALLED     0x00000020  // Endpoint Stalled</span></div><div class="line"><a name="l05263"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a11386c92062710b30e51c81dab4f1563"> 5263</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL4_STALL       0x00000010  // Send STALL</span></div><div class="line"><a name="l05264"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae61d698bbd0f045448cd0bfb05784890"> 5264</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL4_FLUSH       0x00000008  // Flush FIFO</span></div><div class="line"><a name="l05265"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a263e8bb709f85b9d759ff3ab7e5ffba7"> 5265</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL4_UNDRN       0x00000004  // Underrun</span></div><div class="line"><a name="l05266"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abe41fcbe08641645064dc66a628eb103"> 5266</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL4_FIFONE      0x00000002  // FIFO Not Empty</span></div><div class="line"><a name="l05267"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a38f445865e0487027ae974604a60609e"> 5267</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL4_TXRDY       0x00000001  // Transmit Packet Ready</span></div><div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;</div><div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRH4 register.</span></div><div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7f69f0ce79a1c539de1899540017b0f8"> 5274</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH4_AUTOSET     0x00000080  // Auto Set</span></div><div class="line"><a name="l05275"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2e45b5eab432b4cd228d6be80422fd1c"> 5275</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH4_ISO         0x00000040  // Isochronous Transfers</span></div><div class="line"><a name="l05276"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad5d341875c79f05dd835fbfa166405e3"> 5276</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH4_MODE        0x00000020  // Mode</span></div><div class="line"><a name="l05277"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a172f359895818ea795cacd9310a9db4a"> 5277</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH4_DMAEN       0x00000010  // DMA Request Enable</span></div><div class="line"><a name="l05278"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a708b29242992270a47e55a6198c4df1b"> 5278</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH4_FDT         0x00000008  // Force Data Toggle</span></div><div class="line"><a name="l05279"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9a1667714f95d76478778377ef14f808"> 5279</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH4_DMAMOD      0x00000004  // DMA Request Mode</span></div><div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;</div><div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXMAXP4 register.</span></div><div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05286"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab33a8f80dfb55f9843e09e06c9e52a86"> 5286</a></span>&#160;<span class="preprocessor">#define USB_RXMAXP4_MAXLOAD_M   0x000007FF  // Maximum Payload</span></div><div class="line"><a name="l05287"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af0ded3ec2a57793f6f33410290e2420e"> 5287</a></span>&#160;<span class="preprocessor">#define USB_RXMAXP4_MAXLOAD_S   0</span></div><div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;</div><div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRL4 register.</span></div><div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05294"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a75da0bfb0bee49ed64cd8a8514c5439f"> 5294</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL4_CLRDT       0x00000080  // Clear Data Toggle</span></div><div class="line"><a name="l05295"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a64d5aba8adf1df1e02aa631db2d2c94f"> 5295</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL4_STALLED     0x00000040  // Endpoint Stalled</span></div><div class="line"><a name="l05296"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a14906b9825aa92ff022a61f7acc2f6dd"> 5296</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL4_STALL       0x00000020  // Send STALL</span></div><div class="line"><a name="l05297"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad8189de2351cdb21f7d71df8558735a8"> 5297</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL4_FLUSH       0x00000010  // Flush FIFO</span></div><div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a721ba4eb17a866813ced0a2a5676f182"> 5298</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL4_DATAERR     0x00000008  // Data Error</span></div><div class="line"><a name="l05299"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a22b2274361cdeda7015e3b008c6e6d2f"> 5299</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL4_OVER        0x00000004  // Overrun</span></div><div class="line"><a name="l05300"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae95654e12e001510d14ee796e327c424"> 5300</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL4_FULL        0x00000002  // FIFO Full</span></div><div class="line"><a name="l05301"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab8f2624010a4afe40820f8c4aaab0ab2"> 5301</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL4_RXRDY       0x00000001  // Receive Packet Ready</span></div><div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;</div><div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRH4 register.</span></div><div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05308"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#affeef580af8fce4b23332f1d8272272d"> 5308</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH4_AUTOCL      0x00000080  // Auto Clear</span></div><div class="line"><a name="l05309"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1cb888067425536f1e3d844018a5af46"> 5309</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH4_ISO         0x00000040  // Isochronous Transfers</span></div><div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7c0d4f5217db41db59d1ec530e94bd58"> 5310</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH4_DMAEN       0x00000020  // DMA Request Enable</span></div><div class="line"><a name="l05311"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a766198724a11a29ac3dd2ea7ea14c4ed"> 5311</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH4_DISNYET     0x00000010  // Disable NYET</span></div><div class="line"><a name="l05312"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0d6cd5ffcd747524b8d17091381c712d"> 5312</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH4_PIDERR      0x00000010  // PID Error</span></div><div class="line"><a name="l05313"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6b6665fd57c9787d86ad352b43b29453"> 5313</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH4_DMAMOD      0x00000008  // DMA Request Mode</span></div><div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;</div><div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCOUNT4 register.</span></div><div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05320"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab85a86f477fd8937977a1eed1441588e"> 5320</a></span>&#160;<span class="preprocessor">#define USB_RXCOUNT4_COUNT_M    0x00001FFF  // Receive Packet Count</span></div><div class="line"><a name="l05321"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae19bc85ce3c65816d64abcf17f03f88d"> 5321</a></span>&#160;<span class="preprocessor">#define USB_RXCOUNT4_COUNT_S    0</span></div><div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;</div><div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXMAXP5 register.</span></div><div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05328"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a20e4b7454e786fd89c4fe01a9e577549"> 5328</a></span>&#160;<span class="preprocessor">#define USB_TXMAXP5_MAXLOAD_M   0x000007FF  // Maximum Payload</span></div><div class="line"><a name="l05329"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af2d36cee3861f4b41190e6cb41454efb"> 5329</a></span>&#160;<span class="preprocessor">#define USB_TXMAXP5_MAXLOAD_S   0</span></div><div class="line"><a name="l05330"></a><span class="lineno"> 5330</span>&#160;</div><div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRL5 register.</span></div><div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05336"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a583eef69fe4f0b262de5ddcdb8db0239"> 5336</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL5_CLRDT       0x00000040  // Clear Data Toggle</span></div><div class="line"><a name="l05337"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3f58e461f8def5b3b924c9c8ec710e0c"> 5337</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL5_STALLED     0x00000020  // Endpoint Stalled</span></div><div class="line"><a name="l05338"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a312d73109d8cac62b20eab3bb255267d"> 5338</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL5_STALL       0x00000010  // Send STALL</span></div><div class="line"><a name="l05339"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8fd4ec11646cfd97b9a4df3f7936e828"> 5339</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL5_FLUSH       0x00000008  // Flush FIFO</span></div><div class="line"><a name="l05340"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a67f4df43cfa11b9e8e18aa4699979a8a"> 5340</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL5_UNDRN       0x00000004  // Underrun</span></div><div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a807648f258d98126e472ce0ef8e4e66f"> 5341</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL5_FIFONE      0x00000002  // FIFO Not Empty</span></div><div class="line"><a name="l05342"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad67d52b1101ec7e2bfb6c94038b8258f"> 5342</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL5_TXRDY       0x00000001  // Transmit Packet Ready</span></div><div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;</div><div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRH5 register.</span></div><div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05349"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acddd2d01dc869dd18e3c47a7cd87f689"> 5349</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH5_AUTOSET     0x00000080  // Auto Set</span></div><div class="line"><a name="l05350"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3a1b94bab1b665ca712bba22dc0cc697"> 5350</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH5_ISO         0x00000040  // Isochronous Transfers</span></div><div class="line"><a name="l05351"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a208911ced9720f6dd344d7febabd7cf1"> 5351</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH5_MODE        0x00000020  // Mode</span></div><div class="line"><a name="l05352"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adb0706bdf8bd0a3276be8dd8c88520ff"> 5352</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH5_DMAEN       0x00000010  // DMA Request Enable</span></div><div class="line"><a name="l05353"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a412625e5f4d019ce700fcd1940721aa8"> 5353</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH5_FDT         0x00000008  // Force Data Toggle</span></div><div class="line"><a name="l05354"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af5aeea406f018692aeb1e182117e7c48"> 5354</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH5_DMAMOD      0x00000004  // DMA Request Mode</span></div><div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;</div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXMAXP5 register.</span></div><div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05361"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8327f1ea8904df9028207684c793718d"> 5361</a></span>&#160;<span class="preprocessor">#define USB_RXMAXP5_MAXLOAD_M   0x000007FF  // Maximum Payload</span></div><div class="line"><a name="l05362"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a39219e07abfd48ddcb4e35360b1d5dbc"> 5362</a></span>&#160;<span class="preprocessor">#define USB_RXMAXP5_MAXLOAD_S   0</span></div><div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;</div><div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRL5 register.</span></div><div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05369"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4e6ec823ed91d4ab55ce207cbdf6706b"> 5369</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL5_CLRDT       0x00000080  // Clear Data Toggle</span></div><div class="line"><a name="l05370"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6e2915e57d4a2f35ea2329a95a915d16"> 5370</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL5_STALLED     0x00000040  // Endpoint Stalled</span></div><div class="line"><a name="l05371"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a145020da12ae14ed434477185c76ba7b"> 5371</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL5_STALL       0x00000020  // Send STALL</span></div><div class="line"><a name="l05372"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aff7b0f606a1266a2f3946eb59cce163a"> 5372</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL5_FLUSH       0x00000010  // Flush FIFO</span></div><div class="line"><a name="l05373"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afd1ef5a5de3dc463194fedc555d1bfe3"> 5373</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL5_DATAERR     0x00000008  // Data Error</span></div><div class="line"><a name="l05374"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a754d7ee3f9019feffbf28014c9356dc4"> 5374</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL5_OVER        0x00000004  // Overrun</span></div><div class="line"><a name="l05375"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af4b5a3be7ef7700f8c17f22ed113f7da"> 5375</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL5_FULL        0x00000002  // FIFO Full</span></div><div class="line"><a name="l05376"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9e34613311f35ad8edabca01ecf3fcd4"> 5376</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL5_RXRDY       0x00000001  // Receive Packet Ready</span></div><div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;</div><div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRH5 register.</span></div><div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05383"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac24760c4e3952bba1f72b08268eb2356"> 5383</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH5_AUTOCL      0x00000080  // Auto Clear</span></div><div class="line"><a name="l05384"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2c62a6eae7c0f204d99e4a7777c8c213"> 5384</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH5_ISO         0x00000040  // Isochronous Transfers</span></div><div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad6b2a5d1c24870554a3d28be83b56c4b"> 5385</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH5_DMAEN       0x00000020  // DMA Request Enable</span></div><div class="line"><a name="l05386"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5b721d7ec811469fb17eafc385f55572"> 5386</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH5_DISNYET     0x00000010  // Disable NYET</span></div><div class="line"><a name="l05387"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a03cd72a3a02c8ffc6a7d967572a80bab"> 5387</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH5_PIDERR      0x00000010  // PID Error</span></div><div class="line"><a name="l05388"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af58cab27ee6ea93f06b92a03f9112e71"> 5388</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH5_DMAMOD      0x00000008  // DMA Request Mode</span></div><div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;</div><div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCOUNT5 register.</span></div><div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05395"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6795704b6004c75247f0cbec0c5a85e1"> 5395</a></span>&#160;<span class="preprocessor">#define USB_RXCOUNT5_COUNT_M    0x00001FFF  // Receive Packet Count</span></div><div class="line"><a name="l05396"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a329c86d67fbe130b1e29002b30c13230"> 5396</a></span>&#160;<span class="preprocessor">#define USB_RXCOUNT5_COUNT_S    0</span></div><div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;</div><div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXMAXP6 register.</span></div><div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05403"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a042bcb727e88a54399ed777bceadbb93"> 5403</a></span>&#160;<span class="preprocessor">#define USB_TXMAXP6_MAXLOAD_M   0x000007FF  // Maximum Payload</span></div><div class="line"><a name="l05404"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5e9d77025d5aeebc68caf9ca5acd8b92"> 5404</a></span>&#160;<span class="preprocessor">#define USB_TXMAXP6_MAXLOAD_S   0</span></div><div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;</div><div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRL6 register.</span></div><div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05411"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab1747f4bc7d5db33e87b3f1306230178"> 5411</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL6_CLRDT       0x00000040  // Clear Data Toggle</span></div><div class="line"><a name="l05412"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a38446b9fb0a2e51ac88a79d1ea13b121"> 5412</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL6_STALLED     0x00000020  // Endpoint Stalled</span></div><div class="line"><a name="l05413"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aac9dafd64376aae94007410c6d85f268"> 5413</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL6_STALL       0x00000010  // Send STALL</span></div><div class="line"><a name="l05414"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6fc2d03e243252cd3ad3c085142da2cc"> 5414</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL6_FLUSH       0x00000008  // Flush FIFO</span></div><div class="line"><a name="l05415"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab8f65a1446d97123da556ca79ee5cff7"> 5415</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL6_UNDRN       0x00000004  // Underrun</span></div><div class="line"><a name="l05416"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a52d3b61722dbc2312a7864c0a9fed2ce"> 5416</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL6_FIFONE      0x00000002  // FIFO Not Empty</span></div><div class="line"><a name="l05417"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6d1f4b07e5824c7f40aa5cbea009286e"> 5417</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL6_TXRDY       0x00000001  // Transmit Packet Ready</span></div><div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;</div><div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRH6 register.</span></div><div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05424"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac945494ed8341c110240282c31c1b5fe"> 5424</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH6_AUTOSET     0x00000080  // Auto Set</span></div><div class="line"><a name="l05425"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a35a6e22d8071a6efc0c929889f5ba0fc"> 5425</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH6_ISO         0x00000040  // Isochronous Transfers</span></div><div class="line"><a name="l05426"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a092137c06c9eef98083c805acdfc339d"> 5426</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH6_MODE        0x00000020  // Mode</span></div><div class="line"><a name="l05427"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4e660ac46282b8ca4fdbf06b0f7b2937"> 5427</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH6_DMAEN       0x00000010  // DMA Request Enable</span></div><div class="line"><a name="l05428"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a58e78e1a0be41f482c557592dd1788db"> 5428</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH6_FDT         0x00000008  // Force Data Toggle</span></div><div class="line"><a name="l05429"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad9dac091822b2fd0f4bd2a71a18db427"> 5429</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH6_DMAMOD      0x00000004  // DMA Request Mode</span></div><div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;</div><div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXMAXP6 register.</span></div><div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05436"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a389679fec8487d1ec9892ae7b6512eff"> 5436</a></span>&#160;<span class="preprocessor">#define USB_RXMAXP6_MAXLOAD_M   0x000007FF  // Maximum Payload</span></div><div class="line"><a name="l05437"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acf6de3897c3719c42d1421513a9880e4"> 5437</a></span>&#160;<span class="preprocessor">#define USB_RXMAXP6_MAXLOAD_S   0</span></div><div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;</div><div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRL6 register.</span></div><div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05444"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a760559451d7ecf1c8a99d0aeb7fd74be"> 5444</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL6_CLRDT       0x00000080  // Clear Data Toggle</span></div><div class="line"><a name="l05445"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5bfe75a6ad56000b466158c807759d11"> 5445</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL6_STALLED     0x00000040  // Endpoint Stalled</span></div><div class="line"><a name="l05446"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a54181986fa41637237653b12696c0a1c"> 5446</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL6_STALL       0x00000020  // Send STALL</span></div><div class="line"><a name="l05447"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a025cd25ad110e6981e991389ff217274"> 5447</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL6_FLUSH       0x00000010  // Flush FIFO</span></div><div class="line"><a name="l05448"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0984ec7e3e597296cfe348bc64b2aa6b"> 5448</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL6_DATAERR     0x00000008  // Data Error</span></div><div class="line"><a name="l05449"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae0f7241df5a8f42046b30178bb37c8eb"> 5449</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL6_OVER        0x00000004  // Overrun</span></div><div class="line"><a name="l05450"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af68312c78538cd89b1362085cfccc501"> 5450</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL6_FULL        0x00000002  // FIFO Full</span></div><div class="line"><a name="l05451"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0c70133b285645d76300be6e2f8912ac"> 5451</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL6_RXRDY       0x00000001  // Receive Packet Ready</span></div><div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;</div><div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRH6 register.</span></div><div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05458"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a26f256ba1f118e227a339ccf35b50dbc"> 5458</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH6_AUTOCL      0x00000080  // Auto Clear</span></div><div class="line"><a name="l05459"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae1aa92fa14c9c99e829e4803188ec94c"> 5459</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH6_ISO         0x00000040  // Isochronous Transfers</span></div><div class="line"><a name="l05460"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0b4aa4e0c58c62fde8ba577c26159bcb"> 5460</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH6_DMAEN       0x00000020  // DMA Request Enable</span></div><div class="line"><a name="l05461"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#addf2056aadc7dee8a2ef57dbb910807e"> 5461</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH6_DISNYET     0x00000010  // Disable NYET</span></div><div class="line"><a name="l05462"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a949a5cf4bd61430d2199fdfdd1638581"> 5462</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH6_PIDERR      0x00000010  // PID Error</span></div><div class="line"><a name="l05463"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae3f51d1d6a0559fc930d1d80b9c48b3d"> 5463</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH6_DMAMOD      0x00000008  // DMA Request Mode</span></div><div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;</div><div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCOUNT6 register.</span></div><div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05470"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4df8b40f8b8a19aa234fa772299b3da7"> 5470</a></span>&#160;<span class="preprocessor">#define USB_RXCOUNT6_COUNT_M    0x00001FFF  // Receive Packet Count</span></div><div class="line"><a name="l05471"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a55dbbc9db4fd66261e1570909b1ebf62"> 5471</a></span>&#160;<span class="preprocessor">#define USB_RXCOUNT6_COUNT_S    0</span></div><div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;</div><div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXMAXP7 register.</span></div><div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05478"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a464715ca0d432cc1c54223bda61742f1"> 5478</a></span>&#160;<span class="preprocessor">#define USB_TXMAXP7_MAXLOAD_M   0x000007FF  // Maximum Payload</span></div><div class="line"><a name="l05479"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a35a692f602e337e65cf21b7ecc741409"> 5479</a></span>&#160;<span class="preprocessor">#define USB_TXMAXP7_MAXLOAD_S   0</span></div><div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;</div><div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRL7 register.</span></div><div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05486"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a859bad104f8fa676af4ad6488de998f1"> 5486</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL7_CLRDT       0x00000040  // Clear Data Toggle</span></div><div class="line"><a name="l05487"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af58cf58976ad36d7ede3dd46fe8bdbce"> 5487</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL7_STALLED     0x00000020  // Endpoint Stalled</span></div><div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acd347a19adb5e12f69ec328abe58f19f"> 5488</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL7_STALL       0x00000010  // Send STALL</span></div><div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af8e364719d217c2db12bc0de33a1942b"> 5489</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL7_FLUSH       0x00000008  // Flush FIFO</span></div><div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a82163d27f8d212510447f8f631a15240"> 5490</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL7_UNDRN       0x00000004  // Underrun</span></div><div class="line"><a name="l05491"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aff55f6633a56809334faba296cb1bf55"> 5491</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL7_FIFONE      0x00000002  // FIFO Not Empty</span></div><div class="line"><a name="l05492"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a72795146ac3ca41a75dcfbf279c9cbe2"> 5492</a></span>&#160;<span class="preprocessor">#define USB_TXCSRL7_TXRDY       0x00000001  // Transmit Packet Ready</span></div><div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;</div><div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRH7 register.</span></div><div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05499"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5f619c2eb261bbe0e95c05325f6ba1fb"> 5499</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH7_AUTOSET     0x00000080  // Auto Set</span></div><div class="line"><a name="l05500"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac4c8a6573db63d177d2c177fc7ebdfdd"> 5500</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH7_ISO         0x00000040  // Isochronous Transfers</span></div><div class="line"><a name="l05501"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2e2a580367b831225d79bb5263b277d0"> 5501</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH7_MODE        0x00000020  // Mode</span></div><div class="line"><a name="l05502"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8d9668dee27d4f7879587fafc7e66426"> 5502</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH7_DMAEN       0x00000010  // DMA Request Enable</span></div><div class="line"><a name="l05503"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#add97fc49265d5e31ece3217fc21071a2"> 5503</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH7_FDT         0x00000008  // Force Data Toggle</span></div><div class="line"><a name="l05504"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4e0697a363858e79be7a74d6a9dab77f"> 5504</a></span>&#160;<span class="preprocessor">#define USB_TXCSRH7_DMAMOD      0x00000004  // DMA Request Mode</span></div><div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;</div><div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05508"></a><span class="lineno"> 5508</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXMAXP7 register.</span></div><div class="line"><a name="l05509"></a><span class="lineno"> 5509</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a002dde7d75d3a0f59c20baca31758ae1"> 5511</a></span>&#160;<span class="preprocessor">#define USB_RXMAXP7_MAXLOAD_M   0x000007FF  // Maximum Payload</span></div><div class="line"><a name="l05512"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad978073c87ab30a6f362bbdc479469dd"> 5512</a></span>&#160;<span class="preprocessor">#define USB_RXMAXP7_MAXLOAD_S   0</span></div><div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;</div><div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRL7 register.</span></div><div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05519"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adcbcac5d7c9ba182e69c2d81e88ee45f"> 5519</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL7_CLRDT       0x00000080  // Clear Data Toggle</span></div><div class="line"><a name="l05520"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac206e1388a970030222a7d73bf09886a"> 5520</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL7_STALLED     0x00000040  // Endpoint Stalled</span></div><div class="line"><a name="l05521"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad211d8efd4bf1445c4f6d75d6ec7441f"> 5521</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL7_STALL       0x00000020  // Send STALL</span></div><div class="line"><a name="l05522"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a54e69b8594344eee5915f531fd77f95e"> 5522</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL7_FLUSH       0x00000010  // Flush FIFO</span></div><div class="line"><a name="l05523"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a37c16bf2a26ab3d94e06c3d7f4481546"> 5523</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL7_DATAERR     0x00000008  // Data Error</span></div><div class="line"><a name="l05524"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a82dab431a1718c89d6980f08fa63ca61"> 5524</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL7_OVER        0x00000004  // Overrun</span></div><div class="line"><a name="l05525"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aee77353cfee66b5ffd750f87ec6ba50a"> 5525</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL7_FULL        0x00000002  // FIFO Full</span></div><div class="line"><a name="l05526"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0ef9691412b9024f60f0bddcf2c04f5f"> 5526</a></span>&#160;<span class="preprocessor">#define USB_RXCSRL7_RXRDY       0x00000001  // Receive Packet Ready</span></div><div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;</div><div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05529"></a><span class="lineno"> 5529</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRH7 register.</span></div><div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05533"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0a1d1e3897d0b3c99178deb880030ffc"> 5533</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH7_AUTOCL      0x00000080  // Auto Clear</span></div><div class="line"><a name="l05534"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae70849098df73c61e2e44d82e8d8e247"> 5534</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH7_ISO         0x00000040  // Isochronous Transfers</span></div><div class="line"><a name="l05535"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aef3693014d7542fd6d7477a29f99586e"> 5535</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH7_DMAEN       0x00000020  // DMA Request Enable</span></div><div class="line"><a name="l05536"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aef477f70f572f902c1556870577a9d43"> 5536</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH7_PIDERR      0x00000010  // PID Error</span></div><div class="line"><a name="l05537"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a11d1d0f084f53713865a457b13907e54"> 5537</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH7_DISNYET     0x00000010  // Disable NYET</span></div><div class="line"><a name="l05538"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4d0aad1735097f9be0245e5f9333f4cc"> 5538</a></span>&#160;<span class="preprocessor">#define USB_RXCSRH7_DMAMOD      0x00000008  // DMA Request Mode</span></div><div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;</div><div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXCOUNT7 register.</span></div><div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05545"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a16eceb2412d5c8618f7c7548a8bba615"> 5545</a></span>&#160;<span class="preprocessor">#define USB_RXCOUNT7_COUNT_M    0x00001FFF  // Receive Packet Count</span></div><div class="line"><a name="l05546"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a91499694d66192ebd01630841f38b33e"> 5546</a></span>&#160;<span class="preprocessor">#define USB_RXCOUNT7_COUNT_S    0</span></div><div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;</div><div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_RXDPKTBUFDIS</span></div><div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05554"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a601c96d071e9dc5d757de5f75cd830d1"> 5554</a></span>&#160;<span class="preprocessor">#define USB_RXDPKTBUFDIS_EP7    0x00000080  // EP7 RX Double-Packet Buffer</span></div><div class="line"><a name="l05555"></a><span class="lineno"> 5555</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l05556"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a528172396467204344886ec084feef2a"> 5556</a></span>&#160;<span class="preprocessor">#define USB_RXDPKTBUFDIS_EP6    0x00000040  // EP6 RX Double-Packet Buffer</span></div><div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l05558"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a266fca9dd5498cf0f6b217388b6f5f82"> 5558</a></span>&#160;<span class="preprocessor">#define USB_RXDPKTBUFDIS_EP5    0x00000020  // EP5 RX Double-Packet Buffer</span></div><div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l05560"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a80f83b00c2cd92f085d5fa2111ea0cce"> 5560</a></span>&#160;<span class="preprocessor">#define USB_RXDPKTBUFDIS_EP4    0x00000010  // EP4 RX Double-Packet Buffer</span></div><div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l05562"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa7e601d7d8e14b8a44f1b36fb201e252"> 5562</a></span>&#160;<span class="preprocessor">#define USB_RXDPKTBUFDIS_EP3    0x00000008  // EP3 RX Double-Packet Buffer</span></div><div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l05564"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adc0f069f199769c14a0fdb4fcede86f8"> 5564</a></span>&#160;<span class="preprocessor">#define USB_RXDPKTBUFDIS_EP2    0x00000004  // EP2 RX Double-Packet Buffer</span></div><div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l05566"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad6bbb80f8ed1eb7f9e213d4bf30f60ee"> 5566</a></span>&#160;<span class="preprocessor">#define USB_RXDPKTBUFDIS_EP1    0x00000002  // EP1 RX Double-Packet Buffer</span></div><div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;</div><div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_TXDPKTBUFDIS</span></div><div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05575"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0eeb9e1d32d92124d161f974a4613a4f"> 5575</a></span>&#160;<span class="preprocessor">#define USB_TXDPKTBUFDIS_EP7    0x00000080  // EP7 TX Double-Packet Buffer</span></div><div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l05577"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af773f5b6bb88cd02ca58a4aa67349034"> 5577</a></span>&#160;<span class="preprocessor">#define USB_TXDPKTBUFDIS_EP6    0x00000040  // EP6 TX Double-Packet Buffer</span></div><div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l05579"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7d3a19cd6b6b9b8fb223eb24a78dc959"> 5579</a></span>&#160;<span class="preprocessor">#define USB_TXDPKTBUFDIS_EP5    0x00000020  // EP5 TX Double-Packet Buffer</span></div><div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l05581"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a808e3b14a1b7df02f4b177ebeec1399d"> 5581</a></span>&#160;<span class="preprocessor">#define USB_TXDPKTBUFDIS_EP4    0x00000010  // EP4 TX Double-Packet Buffer</span></div><div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l05583"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3c5e3521d016cf79a9643e8832847c8f"> 5583</a></span>&#160;<span class="preprocessor">#define USB_TXDPKTBUFDIS_EP3    0x00000008  // EP3 TX Double-Packet Buffer</span></div><div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a462e77efbca2d957a6455161482c033e"> 5585</a></span>&#160;<span class="preprocessor">#define USB_TXDPKTBUFDIS_EP2    0x00000004  // EP2 TX Double-Packet Buffer</span></div><div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l05587"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab58652541ad18a4e92daa64db8b8fe8f"> 5587</a></span>&#160;<span class="preprocessor">#define USB_TXDPKTBUFDIS_EP1    0x00000002  // EP1 TX Double-Packet Buffer</span></div><div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;                                            <span class="comment">// Disable</span></div><div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;</div><div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_DRRIS register.</span></div><div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a64968f0eaacb51f2ba574ae7691dff83"> 5595</a></span>&#160;<span class="preprocessor">#define USB_DRRIS_RESUME        0x00000001  // RESUME Interrupt Status</span></div><div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;</div><div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_DRIM register.</span></div><div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05602"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a94d7abb9de415ca2387b3dffb10a4fe0"> 5602</a></span>&#160;<span class="preprocessor">#define USB_DRIM_RESUME         0x00000001  // RESUME Interrupt Mask</span></div><div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;</div><div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_DRISC register.</span></div><div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05609"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acb49a37729f80d7ca8d7f9b241096522"> 5609</a></span>&#160;<span class="preprocessor">#define USB_DRISC_RESUME        0x00000001  // RESUME Interrupt Status and</span></div><div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;</div><div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_DMASEL register.</span></div><div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05617"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a870ce2e40c8a61213f667a125d994c45"> 5617</a></span>&#160;<span class="preprocessor">#define USB_DMASEL_DMACTX_M     0x00F00000  // DMA C TX Select</span></div><div class="line"><a name="l05618"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa98224be6592697442896de7dede53c0"> 5618</a></span>&#160;<span class="preprocessor">#define USB_DMASEL_DMACRX_M     0x000F0000  // DMA C RX Select</span></div><div class="line"><a name="l05619"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad671498a9698ba4aed135c6064479eee"> 5619</a></span>&#160;<span class="preprocessor">#define USB_DMASEL_DMABTX_M     0x0000F000  // DMA B TX Select</span></div><div class="line"><a name="l05620"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a96ff4351207bf9455daac9d9d5741fde"> 5620</a></span>&#160;<span class="preprocessor">#define USB_DMASEL_DMABRX_M     0x00000F00  // DMA B RX Select</span></div><div class="line"><a name="l05621"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac072ecae5e1f6bacc5e6b598cff98017"> 5621</a></span>&#160;<span class="preprocessor">#define USB_DMASEL_DMAATX_M     0x000000F0  // DMA A TX Select</span></div><div class="line"><a name="l05622"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a868ff91ded0b531dd08a5092f5eebf67"> 5622</a></span>&#160;<span class="preprocessor">#define USB_DMASEL_DMAARX_M     0x0000000F  // DMA A RX Select</span></div><div class="line"><a name="l05623"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a361a4059ca2487223cc57ddbf60dc5a2"> 5623</a></span>&#160;<span class="preprocessor">#define USB_DMASEL_DMACTX_S     20</span></div><div class="line"><a name="l05624"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeaec95a34bcbc2ca5f7c457738d03cd0"> 5624</a></span>&#160;<span class="preprocessor">#define USB_DMASEL_DMACRX_S     16</span></div><div class="line"><a name="l05625"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9da2c8fa813036a6273acc5d4e420da0"> 5625</a></span>&#160;<span class="preprocessor">#define USB_DMASEL_DMABTX_S     12</span></div><div class="line"><a name="l05626"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2aedb16f4e60a5c367908d76192d0026"> 5626</a></span>&#160;<span class="preprocessor">#define USB_DMASEL_DMABRX_S     8</span></div><div class="line"><a name="l05627"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9c1c114c636a0eb96077f0548bd5fd8c"> 5627</a></span>&#160;<span class="preprocessor">#define USB_DMASEL_DMAATX_S     4</span></div><div class="line"><a name="l05628"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abb145fae91f0f608c0c8b58df9b15606"> 5628</a></span>&#160;<span class="preprocessor">#define USB_DMASEL_DMAARX_S     0</span></div><div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;</div><div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;<span class="comment">// The following are defines for the bit fields in the USB_O_PP register.</span></div><div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05635"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a79c31b4fe981fc7ae923dd8ab7bbeb1d"> 5635</a></span>&#160;<span class="preprocessor">#define USB_PP_ECNT_M           0x0000FF00  // Endpoint Count</span></div><div class="line"><a name="l05636"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae1b7872c51b8c51abcf681c21ace6ff1"> 5636</a></span>&#160;<span class="preprocessor">#define USB_PP_USB_M            0x000000C0  // USB Capability</span></div><div class="line"><a name="l05637"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a227db2fe354d138410c90000895bdb97"> 5637</a></span>&#160;<span class="preprocessor">#define USB_PP_USB_DEVICE       0x00000040  // DEVICE</span></div><div class="line"><a name="l05638"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af9dd12fb82cbaecfa38cd76f9f7a6f30"> 5638</a></span>&#160;<span class="preprocessor">#define USB_PP_USB_HOSTDEVICE   0x00000080  // HOST</span></div><div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a28caf357c58dc1fd14a751eb37591754"> 5639</a></span>&#160;<span class="preprocessor">#define USB_PP_USB_OTG          0x000000C0  // OTG</span></div><div class="line"><a name="l05640"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a54656f02a50d670f35ea6fc707ce956d"> 5640</a></span>&#160;<span class="preprocessor">#define USB_PP_PHY              0x00000010  // PHY Present</span></div><div class="line"><a name="l05641"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6c45bd00d8c917a15203ca46dde74089"> 5641</a></span>&#160;<span class="preprocessor">#define USB_PP_TYPE_M           0x0000000F  // Controller Type</span></div><div class="line"><a name="l05642"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a69b53cf16254ff2d1f5523f19a26b5a2"> 5642</a></span>&#160;<span class="preprocessor">#define USB_PP_TYPE_0           0x00000000  // The first-generation USB</span></div><div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;                                            <span class="comment">// controller</span></div><div class="line"><a name="l05644"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#addd51b34b08b85bd4baa35fc39b8dd30"> 5644</a></span>&#160;<span class="preprocessor">#define USB_PP_ECNT_S           8</span></div><div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;</div><div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EESIZE register.</span></div><div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05651"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a663feac4d2005daadacdc53fbdfa2253"> 5651</a></span>&#160;<span class="preprocessor">#define EEPROM_EESIZE_BLKCNT_M  0x07FF0000  // Number of 16-Word Blocks</span></div><div class="line"><a name="l05652"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac3792111ac8fe88f63358f4bf5712cf8"> 5652</a></span>&#160;<span class="preprocessor">#define EEPROM_EESIZE_WORDCNT_M 0x0000FFFF  // Number of 32-Bit Words</span></div><div class="line"><a name="l05653"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5ab9092899e6440c15071751b870b430"> 5653</a></span>&#160;<span class="preprocessor">#define EEPROM_EESIZE_BLKCNT_S  16</span></div><div class="line"><a name="l05654"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a98743ffb2c00d868a006e272bb0fc178"> 5654</a></span>&#160;<span class="preprocessor">#define EEPROM_EESIZE_WORDCNT_S 0</span></div><div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;</div><div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EEBLOCK register.</span></div><div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05661"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a37b10955b35058bcdceef9f7a2082db3"> 5661</a></span>&#160;<span class="preprocessor">#define EEPROM_EEBLOCK_BLOCK_M  0x0000FFFF  // Current Block</span></div><div class="line"><a name="l05662"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac6556794ff17253149559975a2ca687e"> 5662</a></span>&#160;<span class="preprocessor">#define EEPROM_EEBLOCK_BLOCK_S  0</span></div><div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;</div><div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05665"></a><span class="lineno"> 5665</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EEOFFSET</span></div><div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05670"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ace0ff0567cef1435b45a056b4e542491"> 5670</a></span>&#160;<span class="preprocessor">#define EEPROM_EEOFFSET_OFFSET_M \</span></div><div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;<span class="preprocessor">                                0x0000000F  // Current Address Offset</span></div><div class="line"><a name="l05672"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3417ba5f6266438217ae202acc1756ab"> 5672</a></span>&#160;<span class="preprocessor">#define EEPROM_EEOFFSET_OFFSET_S \</span></div><div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;</div><div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EERDWR register.</span></div><div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05680"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a93dc80891176c228d0a2df789e5e6a73"> 5680</a></span>&#160;<span class="preprocessor">#define EEPROM_EERDWR_VALUE_M   0xFFFFFFFF  // EEPROM Read or Write Data</span></div><div class="line"><a name="l05681"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5fbd86d2308d12608440e7ef05bf2a76"> 5681</a></span>&#160;<span class="preprocessor">#define EEPROM_EERDWR_VALUE_S   0</span></div><div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;</div><div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EERDWRINC</span></div><div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05689"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5fccd12a996b4972a651a67abdde8a5c"> 5689</a></span>&#160;<span class="preprocessor">#define EEPROM_EERDWRINC_VALUE_M \</span></div><div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // EEPROM Read or Write Data with</span></div><div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;                                            <span class="comment">// Increment</span></div><div class="line"><a name="l05692"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3faccfb758302b39ce647cfb490a4f15"> 5692</a></span>&#160;<span class="preprocessor">#define EEPROM_EERDWRINC_VALUE_S \</span></div><div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;<span class="preprocessor">                                0</span></div><div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;</div><div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EEDONE register.</span></div><div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05700"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6edd1f0562b381a131191ad6b90e91af"> 5700</a></span>&#160;<span class="preprocessor">#define EEPROM_EEDONE_INVPL     0x00000100  // Invalid Program Voltage Level</span></div><div class="line"><a name="l05701"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2891b46bf21897624f6315edc8f88833"> 5701</a></span>&#160;<span class="preprocessor">#define EEPROM_EEDONE_WRBUSY    0x00000020  // Write Busy</span></div><div class="line"><a name="l05702"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae98fae28219cb2d9291bf8718db12fab"> 5702</a></span>&#160;<span class="preprocessor">#define EEPROM_EEDONE_NOPERM    0x00000010  // Write Without Permission</span></div><div class="line"><a name="l05703"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1e9641af775ad6b0e5d4633ef84b4546"> 5703</a></span>&#160;<span class="preprocessor">#define EEPROM_EEDONE_WKCOPY    0x00000008  // Working on a Copy</span></div><div class="line"><a name="l05704"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab07d8cebb72a753bd10008a4de5ff4e3"> 5704</a></span>&#160;<span class="preprocessor">#define EEPROM_EEDONE_WKERASE   0x00000004  // Working on an Erase</span></div><div class="line"><a name="l05705"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a40b99bf5800a50f4d57c55f247a2d6ab"> 5705</a></span>&#160;<span class="preprocessor">#define EEPROM_EEDONE_WORKING   0x00000001  // EEPROM Working</span></div><div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;</div><div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EESUPP register.</span></div><div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05712"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a60174e6e964ffdf48aaa4340f93d1f23"> 5712</a></span>&#160;<span class="preprocessor">#define EEPROM_EESUPP_PRETRY    0x00000008  // Programming Must Be Retried</span></div><div class="line"><a name="l05713"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a866e2d7e70bec5bff5d62c49a5808cce"> 5713</a></span>&#160;<span class="preprocessor">#define EEPROM_EESUPP_ERETRY    0x00000004  // Erase Must Be Retried</span></div><div class="line"><a name="l05714"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a062e9556ea1f38dc537c4ef79fc2eec5"> 5714</a></span>&#160;<span class="preprocessor">#define EEPROM_EESUPP_EREQ      0x00000002  // Erase Required</span></div><div class="line"><a name="l05715"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a61595f33218b54979247ebf61a3f0ae4"> 5715</a></span>&#160;<span class="preprocessor">#define EEPROM_EESUPP_START     0x00000001  // Start Erase</span></div><div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;</div><div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EEUNLOCK</span></div><div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05723"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a48cf963db6ba152ff342053cc83450b6"> 5723</a></span>&#160;<span class="preprocessor">#define EEPROM_EEUNLOCK_UNLOCK_M \</span></div><div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;<span class="preprocessor">                                0xFFFFFFFF  // EEPROM Unlock</span></div><div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;</div><div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EEPROT register.</span></div><div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05731"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ace9bae7d90927db7c4dc7f3bb0fc0ea3"> 5731</a></span>&#160;<span class="preprocessor">#define EEPROM_EEPROT_ACC       0x00000008  // Access Control</span></div><div class="line"><a name="l05732"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7bd2b3df96049c31f84b2626dec8ac25"> 5732</a></span>&#160;<span class="preprocessor">#define EEPROM_EEPROT_PROT_M    0x00000007  // Protection Control</span></div><div class="line"><a name="l05733"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a417d20d3ed3ef174322ea28e4ee1687f"> 5733</a></span>&#160;<span class="preprocessor">#define EEPROM_EEPROT_PROT_RWNPW \</span></div><div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;<span class="preprocessor">                                0x00000000  // This setting is the default. If</span></div><div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160;                                            <span class="comment">// there is no password, the block</span></div><div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;                                            <span class="comment">// is not protected and is readable</span></div><div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;                                            <span class="comment">// and writable</span></div><div class="line"><a name="l05738"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a94d030ac699f626f334843c0de49805d"> 5738</a></span>&#160;<span class="preprocessor">#define EEPROM_EEPROT_PROT_RWPW 0x00000001  // If there is a password, the</span></div><div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;                                            <span class="comment">// block is readable or writable</span></div><div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;                                            <span class="comment">// only when unlocked</span></div><div class="line"><a name="l05741"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6eccc068921a2ecd4b1bb9b1ded2298e"> 5741</a></span>&#160;<span class="preprocessor">#define EEPROM_EEPROT_PROT_RONPW \</span></div><div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;<span class="preprocessor">                                0x00000002  // If there is no password, the</span></div><div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;                                            <span class="comment">// block is readable, not writable</span></div><div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;</div><div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EEPASS0 register.</span></div><div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05750"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af58706427c3debdeb72b7e0ed1dfe308"> 5750</a></span>&#160;<span class="preprocessor">#define EEPROM_EEPASS0_PASS_M   0xFFFFFFFF  // Password</span></div><div class="line"><a name="l05751"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad2259ea0fb407606cbafa0de712f6760"> 5751</a></span>&#160;<span class="preprocessor">#define EEPROM_EEPASS0_PASS_S   0</span></div><div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;</div><div class="line"><a name="l05753"></a><span class="lineno"> 5753</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EEPASS1 register.</span></div><div class="line"><a name="l05756"></a><span class="lineno"> 5756</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05758"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac726a80c5dcdb502141d8c08c246808c"> 5758</a></span>&#160;<span class="preprocessor">#define EEPROM_EEPASS1_PASS_M   0xFFFFFFFF  // Password</span></div><div class="line"><a name="l05759"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a01cff4d070bc6c14c552ceab0fa5089b"> 5759</a></span>&#160;<span class="preprocessor">#define EEPROM_EEPASS1_PASS_S   0</span></div><div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;</div><div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EEPASS2 register.</span></div><div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05766"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4b37340d0f350b9b86b9694a945766c8"> 5766</a></span>&#160;<span class="preprocessor">#define EEPROM_EEPASS2_PASS_M   0xFFFFFFFF  // Password</span></div><div class="line"><a name="l05767"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac1115af180f5187d02d473e58f19b332"> 5767</a></span>&#160;<span class="preprocessor">#define EEPROM_EEPASS2_PASS_S   0</span></div><div class="line"><a name="l05768"></a><span class="lineno"> 5768</span>&#160;</div><div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EEINT register.</span></div><div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05773"></a><span class="lineno"> 5773</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05774"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a054e7559d0e161f9b981c7b1b66ef25c"> 5774</a></span>&#160;<span class="preprocessor">#define EEPROM_EEINT_INT        0x00000001  // Interrupt Enable</span></div><div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;</div><div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05777"></a><span class="lineno"> 5777</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EEHIDE register.</span></div><div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05781"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3d85c686b3550f5bc65d3dadeb08f209"> 5781</a></span>&#160;<span class="preprocessor">#define EEPROM_EEHIDE_HN_M      0xFFFFFFFE  // Hide Block</span></div><div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;</div><div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_EEDBGME register.</span></div><div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05788"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae1b9adb4518acc5e7ec1e942154b91ba"> 5788</a></span>&#160;<span class="preprocessor">#define EEPROM_EEDBGME_KEY_M    0xFFFF0000  // Erase Key</span></div><div class="line"><a name="l05789"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a339c5327396ca02e4be1ab337e7b65cd"> 5789</a></span>&#160;<span class="preprocessor">#define EEPROM_EEDBGME_ME       0x00000001  // Mass Erase</span></div><div class="line"><a name="l05790"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac69d2d5e1040e7ca0ba79929a1b0d2dc"> 5790</a></span>&#160;<span class="preprocessor">#define EEPROM_EEDBGME_KEY_S    16</span></div><div class="line"><a name="l05791"></a><span class="lineno"> 5791</span>&#160;</div><div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;<span class="comment">// The following are defines for the bit fields in the EEPROM_PP register.</span></div><div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad606a34b1bed4e1397fbfd089de8cb06"> 5797</a></span>&#160;<span class="preprocessor">#define EEPROM_PP_SIZE_M        0x0000001F  // EEPROM Size</span></div><div class="line"><a name="l05798"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac94660d349f8bf0646cf7a564be51c9a"> 5798</a></span>&#160;<span class="preprocessor">#define EEPROM_PP_SIZE_S        0</span></div><div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160;</div><div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05802"></a><span class="lineno"> 5802</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSEXC_RIS register.</span></div><div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05805"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4e7031b8b354e1e4782f059dccadc201"> 5805</a></span>&#160;<span class="preprocessor">#define SYSEXC_RIS_FPIXCRIS     0x00000020  // Floating-Point Inexact Exception</span></div><div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;                                            <span class="comment">// Raw Interrupt Status</span></div><div class="line"><a name="l05807"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8aa789585949e068827eae1ac0a23327"> 5807</a></span>&#160;<span class="preprocessor">#define SYSEXC_RIS_FPOFCRIS     0x00000010  // Floating-Point Overflow</span></div><div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;                                            <span class="comment">// Exception Raw Interrupt Status</span></div><div class="line"><a name="l05809"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a41a64aab7d733d1923aa65ad59d147de"> 5809</a></span>&#160;<span class="preprocessor">#define SYSEXC_RIS_FPUFCRIS     0x00000008  // Floating-Point Underflow</span></div><div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;                                            <span class="comment">// Exception Raw Interrupt Status</span></div><div class="line"><a name="l05811"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac57844aa400e06792bed3a2ff7909eee"> 5811</a></span>&#160;<span class="preprocessor">#define SYSEXC_RIS_FPIOCRIS     0x00000004  // Floating-Point Invalid Operation</span></div><div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;                                            <span class="comment">// Raw Interrupt Status</span></div><div class="line"><a name="l05813"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a49cf3081df85f795c24ed3027c30186a"> 5813</a></span>&#160;<span class="preprocessor">#define SYSEXC_RIS_FPDZCRIS     0x00000002  // Floating-Point Divide By 0</span></div><div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;                                            <span class="comment">// Exception Raw Interrupt Status</span></div><div class="line"><a name="l05815"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a54ea3aecea30b374fc424be595f24af4"> 5815</a></span>&#160;<span class="preprocessor">#define SYSEXC_RIS_FPIDCRIS     0x00000001  // Floating-Point Input Denormal</span></div><div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;                                            <span class="comment">// Exception Raw Interrupt Status</span></div><div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160;</div><div class="line"><a name="l05818"></a><span class="lineno"> 5818</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05820"></a><span class="lineno"> 5820</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSEXC_IM register.</span></div><div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05823"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6a877587718c81e400b70fd133643eb2"> 5823</a></span>&#160;<span class="preprocessor">#define SYSEXC_IM_FPIXCIM       0x00000020  // Floating-Point Inexact Exception</span></div><div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;                                            <span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l05825"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2e6bc29bed7e07d25ad580b8342b7999"> 5825</a></span>&#160;<span class="preprocessor">#define SYSEXC_IM_FPOFCIM       0x00000010  // Floating-Point Overflow</span></div><div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;                                            <span class="comment">// Exception Interrupt Mask</span></div><div class="line"><a name="l05827"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a91f6cf527824cef4e5cf96b1362aa640"> 5827</a></span>&#160;<span class="preprocessor">#define SYSEXC_IM_FPUFCIM       0x00000008  // Floating-Point Underflow</span></div><div class="line"><a name="l05828"></a><span class="lineno"> 5828</span>&#160;                                            <span class="comment">// Exception Interrupt Mask</span></div><div class="line"><a name="l05829"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aff3553480dda70f183e4695d1127f5d3"> 5829</a></span>&#160;<span class="preprocessor">#define SYSEXC_IM_FPIOCIM       0x00000004  // Floating-Point Invalid Operation</span></div><div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;                                            <span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l05831"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5ea1b2d644706e91f81a575466468e96"> 5831</a></span>&#160;<span class="preprocessor">#define SYSEXC_IM_FPDZCIM       0x00000002  // Floating-Point Divide By 0</span></div><div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;                                            <span class="comment">// Exception Interrupt Mask</span></div><div class="line"><a name="l05833"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad0b25d3d0c8b1970621d0a9b57cfe959"> 5833</a></span>&#160;<span class="preprocessor">#define SYSEXC_IM_FPIDCIM       0x00000001  // Floating-Point Input Denormal</span></div><div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;                                            <span class="comment">// Exception Interrupt Mask</span></div><div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;</div><div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSEXC_MIS register.</span></div><div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05840"></a><span class="lineno"> 5840</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05841"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a37e96a74bf7ebedecf06e5ab21b56fa5"> 5841</a></span>&#160;<span class="preprocessor">#define SYSEXC_MIS_FPIXCMIS     0x00000020  // Floating-Point Inexact Exception</span></div><div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;                                            <span class="comment">// Masked Interrupt Status</span></div><div class="line"><a name="l05843"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa4a0367cfc4ee7593f005cd486a52ef8"> 5843</a></span>&#160;<span class="preprocessor">#define SYSEXC_MIS_FPOFCMIS     0x00000010  // Floating-Point Overflow</span></div><div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;                                            <span class="comment">// Exception Masked Interrupt</span></div><div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l05846"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa3d35ad744a12d396b62922e25a7f6ca"> 5846</a></span>&#160;<span class="preprocessor">#define SYSEXC_MIS_FPUFCMIS     0x00000008  // Floating-Point Underflow</span></div><div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;                                            <span class="comment">// Exception Masked Interrupt</span></div><div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l05849"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af33a4b12f21485ab79238a296d93e856"> 5849</a></span>&#160;<span class="preprocessor">#define SYSEXC_MIS_FPIOCMIS     0x00000004  // Floating-Point Invalid Operation</span></div><div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;                                            <span class="comment">// Masked Interrupt Status</span></div><div class="line"><a name="l05851"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6f2d1b3bd06ef6e2b38404180884f44b"> 5851</a></span>&#160;<span class="preprocessor">#define SYSEXC_MIS_FPDZCMIS     0x00000002  // Floating-Point Divide By 0</span></div><div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;                                            <span class="comment">// Exception Masked Interrupt</span></div><div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l05854"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6154e133b2cefd7044fdd36acea484ce"> 5854</a></span>&#160;<span class="preprocessor">#define SYSEXC_MIS_FPIDCMIS     0x00000001  // Floating-Point Input Denormal</span></div><div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;                                            <span class="comment">// Exception Masked Interrupt</span></div><div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160;</div><div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSEXC_IC register.</span></div><div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05863"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae06455b7a7645cc66b3707ae7312f6fc"> 5863</a></span>&#160;<span class="preprocessor">#define SYSEXC_IC_FPIXCIC       0x00000020  // Floating-Point Inexact Exception</span></div><div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;                                            <span class="comment">// Interrupt Clear</span></div><div class="line"><a name="l05865"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac68dcc51ad24a03e9a77357da5bfd9bf"> 5865</a></span>&#160;<span class="preprocessor">#define SYSEXC_IC_FPOFCIC       0x00000010  // Floating-Point Overflow</span></div><div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;                                            <span class="comment">// Exception Interrupt Clear</span></div><div class="line"><a name="l05867"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#add44cc9bee7dd9edabfa1e24e107ea6f"> 5867</a></span>&#160;<span class="preprocessor">#define SYSEXC_IC_FPUFCIC       0x00000008  // Floating-Point Underflow</span></div><div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;                                            <span class="comment">// Exception Interrupt Clear</span></div><div class="line"><a name="l05869"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a71e9bc38257f174161a66478bcef4aca"> 5869</a></span>&#160;<span class="preprocessor">#define SYSEXC_IC_FPIOCIC       0x00000004  // Floating-Point Invalid Operation</span></div><div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;                                            <span class="comment">// Interrupt Clear</span></div><div class="line"><a name="l05871"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac2972c605014aaed02643aa5ebdce9e9"> 5871</a></span>&#160;<span class="preprocessor">#define SYSEXC_IC_FPDZCIC       0x00000002  // Floating-Point Divide By 0</span></div><div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;                                            <span class="comment">// Exception Interrupt Clear</span></div><div class="line"><a name="l05873"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad8d3faafdd89608946889a8daae6c54b"> 5873</a></span>&#160;<span class="preprocessor">#define SYSEXC_IC_FPIDCIC       0x00000001  // Floating-Point Input Denormal</span></div><div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160;                                            <span class="comment">// Exception Interrupt Clear</span></div><div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;</div><div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_RTCC register.</span></div><div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05881"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abf0d4dfb2645386117fc37f95ce544ff"> 5881</a></span>&#160;<span class="preprocessor">#define HIB_RTCC_M              0xFFFFFFFF  // RTC Counter</span></div><div class="line"><a name="l05882"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8db8f88ce498feb11defc5099cc97930"> 5882</a></span>&#160;<span class="preprocessor">#define HIB_RTCC_S              0</span></div><div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;</div><div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05885"></a><span class="lineno"> 5885</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_RTCM0 register.</span></div><div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05889"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7fee153663a462e493271d85e86ffaa3"> 5889</a></span>&#160;<span class="preprocessor">#define HIB_RTCM0_M             0xFFFFFFFF  // RTC Match 0</span></div><div class="line"><a name="l05890"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a92d69915f7f90c7ea0e5cfd04f216202"> 5890</a></span>&#160;<span class="preprocessor">#define HIB_RTCM0_S             0</span></div><div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;</div><div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_RTCLD register.</span></div><div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05897"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0ca146e64ab793adbca0f92a70a4e06a"> 5897</a></span>&#160;<span class="preprocessor">#define HIB_RTCLD_M             0xFFFFFFFF  // RTC Load</span></div><div class="line"><a name="l05898"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a28e2953f7f95ef3a874d992e292bf043"> 5898</a></span>&#160;<span class="preprocessor">#define HIB_RTCLD_S             0</span></div><div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;</div><div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_CTL register.</span></div><div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05905"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1c49e46b1954c1cff00b6332317e5025"> 5905</a></span>&#160;<span class="preprocessor">#define HIB_CTL_WRC             0x80000000  // Write Complete/Capable</span></div><div class="line"><a name="l05906"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a36a40e9e73502b90450267255b53d20d"> 5906</a></span>&#160;<span class="preprocessor">#define HIB_CTL_OSCDRV          0x00020000  // Oscillator Drive Capability</span></div><div class="line"><a name="l05907"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9e6a20d13bcb526191c629520c2d1b90"> 5907</a></span>&#160;<span class="preprocessor">#define HIB_CTL_OSCBYP          0x00010000  // Oscillator Bypass</span></div><div class="line"><a name="l05908"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0c02fcc9e48a99fcfb99ec671ba8a7b3"> 5908</a></span>&#160;<span class="preprocessor">#define HIB_CTL_VBATSEL_M       0x00006000  // Select for Low-Battery</span></div><div class="line"><a name="l05909"></a><span class="lineno"> 5909</span>&#160;                                            <span class="comment">// Comparator</span></div><div class="line"><a name="l05910"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a49221b619ecfaea194e228de31b60380"> 5910</a></span>&#160;<span class="preprocessor">#define HIB_CTL_VBATSEL_1_9V    0x00000000  // 1.9 Volts</span></div><div class="line"><a name="l05911"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aac7ddb63e3aedd7986f4bf890ae78db3"> 5911</a></span>&#160;<span class="preprocessor">#define HIB_CTL_VBATSEL_2_1V    0x00002000  // 2.1 Volts (default)</span></div><div class="line"><a name="l05912"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a48d2289252a83c605c41d4406fb6299a"> 5912</a></span>&#160;<span class="preprocessor">#define HIB_CTL_VBATSEL_2_3V    0x00004000  // 2.3 Volts</span></div><div class="line"><a name="l05913"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2d20bd8b6687180a6d6f0dd0606d6b8e"> 5913</a></span>&#160;<span class="preprocessor">#define HIB_CTL_VBATSEL_2_5V    0x00006000  // 2.5 Volts</span></div><div class="line"><a name="l05914"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a68aecd0e3644788e2c046e95b42ca1b6"> 5914</a></span>&#160;<span class="preprocessor">#define HIB_CTL_BATCHK          0x00000400  // Check Battery Status</span></div><div class="line"><a name="l05915"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5a32c692aa86b641cfe4d46d5095c569"> 5915</a></span>&#160;<span class="preprocessor">#define HIB_CTL_BATWKEN         0x00000200  // Wake on Low Battery</span></div><div class="line"><a name="l05916"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acee9eab87b2bc6c61eeb1367e575a5f0"> 5916</a></span>&#160;<span class="preprocessor">#define HIB_CTL_VDD3ON          0x00000100  // VDD Powered</span></div><div class="line"><a name="l05917"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7edc33841545c5e9a806811aef6336ec"> 5917</a></span>&#160;<span class="preprocessor">#define HIB_CTL_VABORT          0x00000080  // Power Cut Abort Enable</span></div><div class="line"><a name="l05918"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a389a116460787f9e251e4a5bbbe5478a"> 5918</a></span>&#160;<span class="preprocessor">#define HIB_CTL_CLK32EN         0x00000040  // Clocking Enable</span></div><div class="line"><a name="l05919"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a89c7b91bbacb51ba604980ac67a3b578"> 5919</a></span>&#160;<span class="preprocessor">#define HIB_CTL_LOWBATEN        0x00000020  // Low Battery Monitoring Enable</span></div><div class="line"><a name="l05920"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abfc80b3664a581e32beb337da088a784"> 5920</a></span>&#160;<span class="preprocessor">#define HIB_CTL_PINWEN          0x00000010  // External WAKE Pin Enable</span></div><div class="line"><a name="l05921"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a506295272e647cee680ec8ae3f78b916"> 5921</a></span>&#160;<span class="preprocessor">#define HIB_CTL_RTCWEN          0x00000008  // RTC Wake-up Enable</span></div><div class="line"><a name="l05922"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a19c01a0bb333aee45c343e682d52b17e"> 5922</a></span>&#160;<span class="preprocessor">#define HIB_CTL_HIBREQ          0x00000002  // Hibernation Request</span></div><div class="line"><a name="l05923"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a151ee0f4b57deab25eea1ec0bc441f10"> 5923</a></span>&#160;<span class="preprocessor">#define HIB_CTL_RTCEN           0x00000001  // RTC Timer Enable</span></div><div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;</div><div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_IM register.</span></div><div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05930"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9be53fade7ea8b4120e1d0375cce3dcf"> 5930</a></span>&#160;<span class="preprocessor">#define HIB_IM_WC               0x00000010  // External Write Complete/Capable</span></div><div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;                                            <span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l05932"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4a5348c9700a495d3ce842065bbf3c03"> 5932</a></span>&#160;<span class="preprocessor">#define HIB_IM_EXTW             0x00000008  // External Wake-Up Interrupt Mask</span></div><div class="line"><a name="l05933"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1f179d1fc536a903056cf0b1d6193656"> 5933</a></span>&#160;<span class="preprocessor">#define HIB_IM_LOWBAT           0x00000004  // Low Battery Voltage Interrupt</span></div><div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l05935"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac860f5ffa4bbb8c2aad78e26e31b7dbe"> 5935</a></span>&#160;<span class="preprocessor">#define HIB_IM_RTCALT0          0x00000001  // RTC Alert 0 Interrupt Mask</span></div><div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;</div><div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_RIS register.</span></div><div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05942"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae4fbcb1b11e0152276fae2bf72e1adc7"> 5942</a></span>&#160;<span class="preprocessor">#define HIB_RIS_WC              0x00000010  // Write Complete/Capable Raw</span></div><div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l05944"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2e7bd1033f53f9974d01b80e85e6a62b"> 5944</a></span>&#160;<span class="preprocessor">#define HIB_RIS_EXTW            0x00000008  // External Wake-Up Raw Interrupt</span></div><div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l05946"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4ae80bd3fdec7d8b9b7fc45ccf0ac60b"> 5946</a></span>&#160;<span class="preprocessor">#define HIB_RIS_LOWBAT          0x00000004  // Low Battery Voltage Raw</span></div><div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l05948"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a339e29023b3098b76698f5a4b36d9b2c"> 5948</a></span>&#160;<span class="preprocessor">#define HIB_RIS_RTCALT0         0x00000001  // RTC Alert 0 Raw Interrupt Status</span></div><div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;</div><div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05952"></a><span class="lineno"> 5952</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_MIS register.</span></div><div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05955"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4d4b8d0f1d8bbac5c8793f986ee51108"> 5955</a></span>&#160;<span class="preprocessor">#define HIB_MIS_WC              0x00000010  // Write Complete/Capable Masked</span></div><div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l05957"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7508450bd7ac78026a6f2457c46ef0fb"> 5957</a></span>&#160;<span class="preprocessor">#define HIB_MIS_EXTW            0x00000008  // External Wake-Up Masked</span></div><div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l05959"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a18b109f31add40dc48699da47f52447c"> 5959</a></span>&#160;<span class="preprocessor">#define HIB_MIS_LOWBAT          0x00000004  // Low Battery Voltage Masked</span></div><div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l05961"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad8aa3cac13ddc54d281a28e3a1eb4155"> 5961</a></span>&#160;<span class="preprocessor">#define HIB_MIS_RTCALT0         0x00000001  // RTC Alert 0 Masked Interrupt</span></div><div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160;</div><div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_IC register.</span></div><div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05969"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a76a50c2d951f26d157ca0e52a54960c2"> 5969</a></span>&#160;<span class="preprocessor">#define HIB_IC_WC               0x00000010  // Write Complete/Capable Masked</span></div><div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;                                            <span class="comment">// Interrupt Clear</span></div><div class="line"><a name="l05971"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abc145e1ea496a1e40762b7709589426e"> 5971</a></span>&#160;<span class="preprocessor">#define HIB_IC_EXTW             0x00000008  // External Wake-Up Masked</span></div><div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;                                            <span class="comment">// Interrupt Clear</span></div><div class="line"><a name="l05973"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a449c3f3b696e60e2d18c23016bfd9342"> 5973</a></span>&#160;<span class="preprocessor">#define HIB_IC_LOWBAT           0x00000004  // Low Battery Voltage Masked</span></div><div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;                                            <span class="comment">// Interrupt Clear</span></div><div class="line"><a name="l05975"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa6ac685f8d22742c21cf46d3b49ed1f7"> 5975</a></span>&#160;<span class="preprocessor">#define HIB_IC_RTCALT0          0x00000001  // RTC Alert0 Masked Interrupt</span></div><div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;</div><div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_RTCT register.</span></div><div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05983"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af16748b79165040f312f17865656c7a6"> 5983</a></span>&#160;<span class="preprocessor">#define HIB_RTCT_TRIM_M         0x0000FFFF  // RTC Trim Value</span></div><div class="line"><a name="l05984"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9894869d67e729b79c3f930c254da311"> 5984</a></span>&#160;<span class="preprocessor">#define HIB_RTCT_TRIM_S         0</span></div><div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;</div><div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_RTCSS register.</span></div><div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05991"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3286809cff9f948810b69a3c44b912f4"> 5991</a></span>&#160;<span class="preprocessor">#define HIB_RTCSS_RTCSSM_M      0x7FFF0000  // RTC Sub Seconds Match</span></div><div class="line"><a name="l05992"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab3118db236965e8b9031de78f44b92f4"> 5992</a></span>&#160;<span class="preprocessor">#define HIB_RTCSS_RTCSSC_M      0x00007FFF  // RTC Sub Seconds Count</span></div><div class="line"><a name="l05993"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6fa1023eafd3f7767e4d769018b06a4d"> 5993</a></span>&#160;<span class="preprocessor">#define HIB_RTCSS_RTCSSM_S      16</span></div><div class="line"><a name="l05994"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5b7d11c05c2005626d6ea471b90ee64e"> 5994</a></span>&#160;<span class="preprocessor">#define HIB_RTCSS_RTCSSC_S      0</span></div><div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;</div><div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_DATA register.</span></div><div class="line"><a name="l05999"></a><span class="lineno"> 5999</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06001"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2a7aca69c08a30303a97495f0ba71554"> 6001</a></span>&#160;<span class="preprocessor">#define HIB_DATA_RTD_M          0xFFFFFFFF  // Hibernation Module NV Data</span></div><div class="line"><a name="l06002"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4bba7e38cccf2eca23aa15bdc03cac05"> 6002</a></span>&#160;<span class="preprocessor">#define HIB_DATA_RTD_S          0</span></div><div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;</div><div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_FMA register.</span></div><div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06008"></a><span class="lineno"> 6008</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06009"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad336a0ec160d3146e7e20054ba60e5b1"> 6009</a></span>&#160;<span class="preprocessor">#define FLASH_FMA_OFFSET_M      0x0003FFFF  // Address Offset</span></div><div class="line"><a name="l06010"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a458329cf018b54b24df85e6de7937c74"> 6010</a></span>&#160;<span class="preprocessor">#define FLASH_FMA_OFFSET_S      0</span></div><div class="line"><a name="l06011"></a><span class="lineno"> 6011</span>&#160;</div><div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_FMD register.</span></div><div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06017"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a012da7995efe1cf42568997b4b5eef63"> 6017</a></span>&#160;<span class="preprocessor">#define FLASH_FMD_DATA_M        0xFFFFFFFF  // Data Value</span></div><div class="line"><a name="l06018"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a42a9077338767b0f5e1a803a4832f4d6"> 6018</a></span>&#160;<span class="preprocessor">#define FLASH_FMD_DATA_S        0</span></div><div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;</div><div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_FMC register.</span></div><div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06025"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad459e0bf007541fd064f4a6f85651ede"> 6025</a></span>&#160;<span class="preprocessor">#define FLASH_FMC_WRKEY         0xA4420000  // FLASH write key</span></div><div class="line"><a name="l06026"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9c7c67a4856820820fe1843e2507774f"> 6026</a></span>&#160;<span class="preprocessor">#define FLASH_FMC_COMT          0x00000008  // Commit Register Value</span></div><div class="line"><a name="l06027"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae4dc76dfc9af2c46696e6515a2e3c7d2"> 6027</a></span>&#160;<span class="preprocessor">#define FLASH_FMC_MERASE        0x00000004  // Mass Erase Flash Memory</span></div><div class="line"><a name="l06028"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4467d81c06e58e0058ba9bd7ce9a1fa8"> 6028</a></span>&#160;<span class="preprocessor">#define FLASH_FMC_ERASE         0x00000002  // Erase a Page of Flash Memory</span></div><div class="line"><a name="l06029"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeb6812b38d327b9b27dc6634b38d1c14"> 6029</a></span>&#160;<span class="preprocessor">#define FLASH_FMC_WRITE         0x00000001  // Write a Word into Flash Memory</span></div><div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;</div><div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_FCRIS register.</span></div><div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06035"></a><span class="lineno"> 6035</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06036"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad40d08bc39c563b2a51a41379d760dcc"> 6036</a></span>&#160;<span class="preprocessor">#define FLASH_FCRIS_PROGRIS     0x00002000  // PROGVER Raw Interrupt Status</span></div><div class="line"><a name="l06037"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0ed8621b4617b19532f18e0e4b63a19f"> 6037</a></span>&#160;<span class="preprocessor">#define FLASH_FCRIS_ERRIS       0x00000800  // ERVER Raw Interrupt Status</span></div><div class="line"><a name="l06038"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa5ee1b730a711807d68624ceeb0cfd9d"> 6038</a></span>&#160;<span class="preprocessor">#define FLASH_FCRIS_INVDRIS     0x00000400  // Invalid Data Raw Interrupt</span></div><div class="line"><a name="l06039"></a><span class="lineno"> 6039</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l06040"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5d083252492ed45f95e8d7fc351319ad"> 6040</a></span>&#160;<span class="preprocessor">#define FLASH_FCRIS_VOLTRIS     0x00000200  // VOLTSTAT Raw Interrupt Status</span></div><div class="line"><a name="l06041"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7ee4460b7907fe849327591c5d618e1d"> 6041</a></span>&#160;<span class="preprocessor">#define FLASH_FCRIS_ERIS        0x00000004  // EEPROM Raw Interrupt Status</span></div><div class="line"><a name="l06042"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a51eb3d35354f631f347c43831565ed4f"> 6042</a></span>&#160;<span class="preprocessor">#define FLASH_FCRIS_PRIS        0x00000002  // Programming Raw Interrupt Status</span></div><div class="line"><a name="l06043"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a09d50b5c6779f705a495c165914d1bd1"> 6043</a></span>&#160;<span class="preprocessor">#define FLASH_FCRIS_ARIS        0x00000001  // Access Raw Interrupt Status</span></div><div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;</div><div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06047"></a><span class="lineno"> 6047</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_FCIM register.</span></div><div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06050"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a54b69e7e24651a792c58b4845681604b"> 6050</a></span>&#160;<span class="preprocessor">#define FLASH_FCIM_PROGMASK     0x00002000  // PROGVER Interrupt Mask</span></div><div class="line"><a name="l06051"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4cb62b82bd53c2a8e3ec6dd3ecce6fe2"> 6051</a></span>&#160;<span class="preprocessor">#define FLASH_FCIM_ERMASK       0x00000800  // ERVER Interrupt Mask</span></div><div class="line"><a name="l06052"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a58693959b2b34ab82db4ee4ec6b71eeb"> 6052</a></span>&#160;<span class="preprocessor">#define FLASH_FCIM_INVDMASK     0x00000400  // Invalid Data Interrupt Mask</span></div><div class="line"><a name="l06053"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab9cfae37e8b34f32a066e75fed22d31a"> 6053</a></span>&#160;<span class="preprocessor">#define FLASH_FCIM_VOLTMASK     0x00000200  // VOLT Interrupt Mask</span></div><div class="line"><a name="l06054"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa3468f1e5833ca39ee65557e26247793"> 6054</a></span>&#160;<span class="preprocessor">#define FLASH_FCIM_EMASK        0x00000004  // EEPROM Interrupt Mask</span></div><div class="line"><a name="l06055"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0d823b71d9fc04180cd3d25b4d336fb8"> 6055</a></span>&#160;<span class="preprocessor">#define FLASH_FCIM_PMASK        0x00000002  // Programming Interrupt Mask</span></div><div class="line"><a name="l06056"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a71bc3960bba1199cd4d6a1b79252fa24"> 6056</a></span>&#160;<span class="preprocessor">#define FLASH_FCIM_AMASK        0x00000001  // Access Interrupt Mask</span></div><div class="line"><a name="l06057"></a><span class="lineno"> 6057</span>&#160;</div><div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_FCMISC register.</span></div><div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06063"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac3caebbaeb5be18fda4cff44199bf928"> 6063</a></span>&#160;<span class="preprocessor">#define FLASH_FCMISC_PROGMISC   0x00002000  // PROGVER Masked Interrupt Status</span></div><div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;                                            <span class="comment">// and Clear</span></div><div class="line"><a name="l06065"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5971da07bbccd52896cffe0cf9d00c42"> 6065</a></span>&#160;<span class="preprocessor">#define FLASH_FCMISC_ERMISC     0x00000800  // ERVER Masked Interrupt Status</span></div><div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;                                            <span class="comment">// and Clear</span></div><div class="line"><a name="l06067"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#add6b9efaed181828f6d85c2f0359895f"> 6067</a></span>&#160;<span class="preprocessor">#define FLASH_FCMISC_INVDMISC   0x00000400  // Invalid Data Masked Interrupt</span></div><div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l06069"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a221dab551cd1c8c2c20b52597d3490ae"> 6069</a></span>&#160;<span class="preprocessor">#define FLASH_FCMISC_VOLTMISC   0x00000200  // VOLT Masked Interrupt Status and</span></div><div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l06071"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a97794cd0fa78643646464d09b4352abc"> 6071</a></span>&#160;<span class="preprocessor">#define FLASH_FCMISC_EMISC      0x00000004  // EEPROM Masked Interrupt Status</span></div><div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;                                            <span class="comment">// and Clear</span></div><div class="line"><a name="l06073"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac2b3d29b15019a56c3f688bfd6022008"> 6073</a></span>&#160;<span class="preprocessor">#define FLASH_FCMISC_PMISC      0x00000002  // Programming Masked Interrupt</span></div><div class="line"><a name="l06074"></a><span class="lineno"> 6074</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l06075"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad93ec424487167f9ff9e603c5b7bbea3"> 6075</a></span>&#160;<span class="preprocessor">#define FLASH_FCMISC_AMISC      0x00000001  // Access Masked Interrupt Status</span></div><div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;                                            <span class="comment">// and Clear</span></div><div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;</div><div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_FMC2 register.</span></div><div class="line"><a name="l06081"></a><span class="lineno"> 6081</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06083"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afe36cd218f8480b756c69aafb3902aba"> 6083</a></span>&#160;<span class="preprocessor">#define FLASH_FMC2_WRKEY        0xA4420000  // FLASH write key</span></div><div class="line"><a name="l06084"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3420da5261a77ac75ff954616425cc25"> 6084</a></span>&#160;<span class="preprocessor">#define FLASH_FMC2_WRBUF        0x00000001  // Buffered Flash Memory Write</span></div><div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;</div><div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_FWBVAL register.</span></div><div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06091"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a32f2a230bb2e86387af6f76faa175b82"> 6091</a></span>&#160;<span class="preprocessor">#define FLASH_FWBVAL_FWB_M      0xFFFFFFFF  // Flash Memory Write Buffer</span></div><div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160;</div><div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06094"></a><span class="lineno"> 6094</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06095"></a><span class="lineno"> 6095</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_FWBN register.</span></div><div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06098"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac5f6c7474415c0ff0ed927e8e696e072"> 6098</a></span>&#160;<span class="preprocessor">#define FLASH_FWBN_DATA_M       0xFFFFFFFF  // Data</span></div><div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;</div><div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06101"></a><span class="lineno"> 6101</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_FSIZE register.</span></div><div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06105"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a711a81d71e0ec6aa3065d5471874214e"> 6105</a></span>&#160;<span class="preprocessor">#define FLASH_FSIZE_SIZE_M      0x0000FFFF  // Flash Size</span></div><div class="line"><a name="l06106"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a05a146fbe78f21120e4b9ddad88a1b6b"> 6106</a></span>&#160;<span class="preprocessor">#define FLASH_FSIZE_SIZE_8KB    0x00000003  // 8 KB of Flash</span></div><div class="line"><a name="l06107"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac207d760bf5955a373ec5000119a29b3"> 6107</a></span>&#160;<span class="preprocessor">#define FLASH_FSIZE_SIZE_16KB   0x00000007  // 16 KB of Flash</span></div><div class="line"><a name="l06108"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a25cf65818e7e5d0bab719eb0176dbb56"> 6108</a></span>&#160;<span class="preprocessor">#define FLASH_FSIZE_SIZE_32KB   0x0000000F  // 32 KB of Flash</span></div><div class="line"><a name="l06109"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac2482d56e00ff85f7faf238eda4ee0d8"> 6109</a></span>&#160;<span class="preprocessor">#define FLASH_FSIZE_SIZE_64KB   0x0000001F  // 64 KB of Flash</span></div><div class="line"><a name="l06110"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1e1f860777927cf064c5713cbe527505"> 6110</a></span>&#160;<span class="preprocessor">#define FLASH_FSIZE_SIZE_96KB   0x0000002F  // 96 KB of Flash</span></div><div class="line"><a name="l06111"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ace863979cf22845d8ec3df969f2a1527"> 6111</a></span>&#160;<span class="preprocessor">#define FLASH_FSIZE_SIZE_128KB  0x0000003F  // 128 KB of Flash</span></div><div class="line"><a name="l06112"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a18f162a0e2baf94e13f44609b06cbf06"> 6112</a></span>&#160;<span class="preprocessor">#define FLASH_FSIZE_SIZE_192KB  0x0000005F  // 192 KB of Flash</span></div><div class="line"><a name="l06113"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6bec2c000618f27a9a05bce00204ede8"> 6113</a></span>&#160;<span class="preprocessor">#define FLASH_FSIZE_SIZE_256KB  0x0000007F  // 256 KB of Flash</span></div><div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;</div><div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_SSIZE register.</span></div><div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06120"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2d174376f88683f6e19c486db03a5577"> 6120</a></span>&#160;<span class="preprocessor">#define FLASH_SSIZE_SIZE_M      0x0000FFFF  // SRAM Size</span></div><div class="line"><a name="l06121"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad9a09ad730c38a7385dfb7b112c646c9"> 6121</a></span>&#160;<span class="preprocessor">#define FLASH_SSIZE_SIZE_2KB    0x00000007  // 2 KB of SRAM</span></div><div class="line"><a name="l06122"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a801920550b8b6d34f8ab8ae46f84ea0c"> 6122</a></span>&#160;<span class="preprocessor">#define FLASH_SSIZE_SIZE_4KB    0x0000000F  // 4 KB of SRAM</span></div><div class="line"><a name="l06123"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad314ab4e48bd7dce8aeee7edcfd9f761"> 6123</a></span>&#160;<span class="preprocessor">#define FLASH_SSIZE_SIZE_6KB    0x00000017  // 6 KB of SRAM</span></div><div class="line"><a name="l06124"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa10642cacfc55d04ec8947365b517e4c"> 6124</a></span>&#160;<span class="preprocessor">#define FLASH_SSIZE_SIZE_8KB    0x0000001F  // 8 KB of SRAM</span></div><div class="line"><a name="l06125"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a31d556e79684b43dd1c3edc15231b053"> 6125</a></span>&#160;<span class="preprocessor">#define FLASH_SSIZE_SIZE_12KB   0x0000002F  // 12 KB of SRAM</span></div><div class="line"><a name="l06126"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aff875953d1fa1d3c8016ebb005552db1"> 6126</a></span>&#160;<span class="preprocessor">#define FLASH_SSIZE_SIZE_16KB   0x0000003F  // 16 KB of SRAM</span></div><div class="line"><a name="l06127"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a166ec21571cad4172acc00ad7057fb77"> 6127</a></span>&#160;<span class="preprocessor">#define FLASH_SSIZE_SIZE_20KB   0x0000004F  // 20 KB of SRAM</span></div><div class="line"><a name="l06128"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a707f6134e1ada174e6fd2584e972a56a"> 6128</a></span>&#160;<span class="preprocessor">#define FLASH_SSIZE_SIZE_24KB   0x0000005F  // 24 KB of SRAM</span></div><div class="line"><a name="l06129"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab0e94d6b2e533df21201bce078ef321b"> 6129</a></span>&#160;<span class="preprocessor">#define FLASH_SSIZE_SIZE_32KB   0x0000007F  // 32 KB of SRAM</span></div><div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;</div><div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06132"></a><span class="lineno"> 6132</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_ROMSWMAP register.</span></div><div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06135"></a><span class="lineno"> 6135</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06136"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a387b53ea086a0b9092a028b98c0f8c77"> 6136</a></span>&#160;<span class="preprocessor">#define FLASH_ROMSWMAP_SAFERTOS 0x00000001  // SafeRTOS Present</span></div><div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;</div><div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_RMCTL register.</span></div><div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06143"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa4e5ddb1b820b4f88363d8b12155dc74"> 6143</a></span>&#160;<span class="preprocessor">#define FLASH_RMCTL_BA          0x00000001  // Boot Alias</span></div><div class="line"><a name="l06144"></a><span class="lineno"> 6144</span>&#160;</div><div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06146"></a><span class="lineno"> 6146</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_BOOTCFG register.</span></div><div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06150"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a97918ab88183c8929228ad2d40d129a4"> 6150</a></span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_NW        0x80000000  // Not Written</span></div><div class="line"><a name="l06151"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6fd3ce4c4a7d5a168d9fe2167ffd3dea"> 6151</a></span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PORT_M    0x0000E000  // Boot GPIO Port</span></div><div class="line"><a name="l06152"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aed8c102bac3b489b17af1e81349ba9aa"> 6152</a></span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PORT_A    0x00000000  // Port A</span></div><div class="line"><a name="l06153"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac19c5b11cb497714da293ab3b21e7e7f"> 6153</a></span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PORT_B    0x00002000  // Port B</span></div><div class="line"><a name="l06154"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4787a468d130159dabf61e64e98f9997"> 6154</a></span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PORT_C    0x00004000  // Port C</span></div><div class="line"><a name="l06155"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad5c2152cd87629cf1035bb7e9a6f2385"> 6155</a></span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PORT_D    0x00006000  // Port D</span></div><div class="line"><a name="l06156"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a94796a0e7006b13dd166f997855f9b95"> 6156</a></span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PORT_E    0x00008000  // Port E</span></div><div class="line"><a name="l06157"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a27e752dc37601ddfca28fad367a693d6"> 6157</a></span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PORT_F    0x0000A000  // Port F</span></div><div class="line"><a name="l06158"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7f9c6e9ef7501214ccced85f0ccfc146"> 6158</a></span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PORT_G    0x0000C000  // Port G</span></div><div class="line"><a name="l06159"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a66fe589ca08e500a0088fed960e8922d"> 6159</a></span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PORT_H    0x0000E000  // Port H</span></div><div class="line"><a name="l06160"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afb433b5477e763ce2b230d6bfd34596a"> 6160</a></span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PIN_M     0x00001C00  // Boot GPIO Pin</span></div><div class="line"><a name="l06161"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7f070d7df5e74de4a9b28c251d31b2d8"> 6161</a></span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PIN_0     0x00000000  // Pin 0</span></div><div class="line"><a name="l06162"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4371fc7f3851b647364114021d786cf8"> 6162</a></span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PIN_1     0x00000400  // Pin 1</span></div><div class="line"><a name="l06163"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6b19f741cd3974620751400525adf3ac"> 6163</a></span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PIN_2     0x00000800  // Pin 2</span></div><div class="line"><a name="l06164"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9f0518c36d59f34129b52ae0b85d3fba"> 6164</a></span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PIN_3     0x00000C00  // Pin 3</span></div><div class="line"><a name="l06165"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1bb17c23ac5fda371f8e094f73e45312"> 6165</a></span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PIN_4     0x00001000  // Pin 4</span></div><div class="line"><a name="l06166"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1a4669f093b335fb19e574f0e763d2dd"> 6166</a></span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PIN_5     0x00001400  // Pin 5</span></div><div class="line"><a name="l06167"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a10d01e2cf5c58ea935cce09060468a19"> 6167</a></span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PIN_6     0x00001800  // Pin 6</span></div><div class="line"><a name="l06168"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0a36bd83a3c83cef500ccf226928e48f"> 6168</a></span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_PIN_7     0x00001C00  // Pin 7</span></div><div class="line"><a name="l06169"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac384e9806780188e756756e39a3ca464"> 6169</a></span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_POL       0x00000200  // Boot GPIO Polarity</span></div><div class="line"><a name="l06170"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a50728a9c53fe4950e0e7b7d960d33a9d"> 6170</a></span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_EN        0x00000100  // Boot GPIO Enable</span></div><div class="line"><a name="l06171"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4c6e985ea83b7b2ca6490bc8c09f6dd5"> 6171</a></span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_DBG1      0x00000002  // Debug Control 1</span></div><div class="line"><a name="l06172"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adba8abcddd058345e849ceb1d7e88397"> 6172</a></span>&#160;<span class="preprocessor">#define FLASH_BOOTCFG_DBG0      0x00000001  // Debug Control 0</span></div><div class="line"><a name="l06173"></a><span class="lineno"> 6173</span>&#160;</div><div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06176"></a><span class="lineno"> 6176</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_USERREG0 register.</span></div><div class="line"><a name="l06177"></a><span class="lineno"> 6177</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a59fd4932d79a762691eb019638d0c534"> 6179</a></span>&#160;<span class="preprocessor">#define FLASH_USERREG0_DATA_M   0xFFFFFFFF  // User Data</span></div><div class="line"><a name="l06180"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a43271842ba7036e4019f1f18dd975c9f"> 6180</a></span>&#160;<span class="preprocessor">#define FLASH_USERREG0_DATA_S   0</span></div><div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;</div><div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_USERREG1 register.</span></div><div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06187"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a03f1e4af83da644daf98110a7841b440"> 6187</a></span>&#160;<span class="preprocessor">#define FLASH_USERREG1_DATA_M   0xFFFFFFFF  // User Data</span></div><div class="line"><a name="l06188"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a77a1cf727685fed344ca8118369862a7"> 6188</a></span>&#160;<span class="preprocessor">#define FLASH_USERREG1_DATA_S   0</span></div><div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;</div><div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06191"></a><span class="lineno"> 6191</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_USERREG2 register.</span></div><div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06195"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4d8f265ff4eed5915ab83af9064284a4"> 6195</a></span>&#160;<span class="preprocessor">#define FLASH_USERREG2_DATA_M   0xFFFFFFFF  // User Data</span></div><div class="line"><a name="l06196"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa6353726804099424b0fc36b28db3d51"> 6196</a></span>&#160;<span class="preprocessor">#define FLASH_USERREG2_DATA_S   0</span></div><div class="line"><a name="l06197"></a><span class="lineno"> 6197</span>&#160;</div><div class="line"><a name="l06198"></a><span class="lineno"> 6198</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;<span class="comment">// The following are defines for the bit fields in the FLASH_USERREG3 register.</span></div><div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06203"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae210af4ed4464d29a987f449537f3a82"> 6203</a></span>&#160;<span class="preprocessor">#define FLASH_USERREG3_DATA_M   0xFFFFFFFF  // User Data</span></div><div class="line"><a name="l06204"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a31f8527b70807a1f3671423cf80567cb"> 6204</a></span>&#160;<span class="preprocessor">#define FLASH_USERREG3_DATA_S   0</span></div><div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;</div><div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DID0 register.</span></div><div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06211"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab466336c0cd87c6913afb9f7a2878ec4"> 6211</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_VER_M       0x70000000  // DID0 Version</span></div><div class="line"><a name="l06212"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a62328c1b77cc83d0a61c8c5f2733e097"> 6212</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_VER_1       0x10000000  // Second version of the DID0</span></div><div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160;                                            <span class="comment">// register format</span></div><div class="line"><a name="l06214"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a81456ae326990b64237ef22141db4659"> 6214</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_CLASS_M     0x00FF0000  // Device Class</span></div><div class="line"><a name="l06215"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aee7f1d124b02b800cbc0d6e7ffd3ad95"> 6215</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_CLASS_BLIZZARD \</span></div><div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;<span class="preprocessor">                                0x00050000  // Stellaris(R) Blizzard-class</span></div><div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;                                            <span class="comment">// microcontrollers</span></div><div class="line"><a name="l06218"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9a94a6962fb6c0f3199f28564b9fefe6"> 6218</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MAJ_M       0x0000FF00  // Major Revision</span></div><div class="line"><a name="l06219"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a922bcf92bc6cfad3ed08bc94e18b2b72"> 6219</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MAJ_REVA    0x00000000  // Revision A (initial device)</span></div><div class="line"><a name="l06220"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a77bc08fc8d5743cde824ecb95d316003"> 6220</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MAJ_REVB    0x00000100  // Revision B (first base layer</span></div><div class="line"><a name="l06221"></a><span class="lineno"> 6221</span>&#160;                                            <span class="comment">// revision)</span></div><div class="line"><a name="l06222"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a829ce1c125c9b97aa2617ab664800fc7"> 6222</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MAJ_REVC    0x00000200  // Revision C (second base layer</span></div><div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;                                            <span class="comment">// revision)</span></div><div class="line"><a name="l06224"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1acdadb2a6c5bdb077fac43df32c0d10"> 6224</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MIN_M       0x000000FF  // Minor Revision</span></div><div class="line"><a name="l06225"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a37493d8ad10950c13d0d587a15034329"> 6225</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MIN_0       0x00000000  // Initial device, or a major</span></div><div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;                                            <span class="comment">// revision update</span></div><div class="line"><a name="l06227"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a64a98a7ad6468fa2d577d1f7db9c1ce7"> 6227</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MIN_1       0x00000001  // First metal layer change</span></div><div class="line"><a name="l06228"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8b6c1995b698148675d0193b62163c55"> 6228</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID0_MIN_2       0x00000002  // Second metal layer change</span></div><div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;</div><div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06231"></a><span class="lineno"> 6231</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DID1 register.</span></div><div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06235"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac52df887e1d6c1af874cffd48b06112b"> 6235</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_VER_M       0xF0000000  // DID1 Version</span></div><div class="line"><a name="l06236"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3e532b36ac87f089a433e57d46f43d2f"> 6236</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_VER_0       0x00000000  // Initial DID1 register format</span></div><div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;                                            <span class="comment">// definition, indicating a</span></div><div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;                                            <span class="comment">// Stellaris LM3Snnn device</span></div><div class="line"><a name="l06239"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a97266442577389dd01e159e7d66e58ce"> 6239</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_VER_1       0x10000000  // Second version of the DID1</span></div><div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160;                                            <span class="comment">// register format</span></div><div class="line"><a name="l06241"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa641d2046d97b71e8f4fa25935a8eab5"> 6241</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_FAM_M       0x0F000000  // Family</span></div><div class="line"><a name="l06242"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2e1852e2e32b66f787ab8c08a8afa6fc"> 6242</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_FAM_STELLARIS \</span></div><div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;<span class="preprocessor">                                0x00000000  // Stellaris family of</span></div><div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;                                            <span class="comment">// microcontollers, that is, all</span></div><div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;                                            <span class="comment">// devices with external part</span></div><div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;                                            <span class="comment">// numbers starting with LM3S</span></div><div class="line"><a name="l06247"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af4a0bb81debc66dbcc0ac9cdb319f181"> 6247</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_M     0x00FF0000  // Part Number</span></div><div class="line"><a name="l06248"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1b43ed372ecf69d8953912009a650911"> 6248</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PRTNO_LM4F120H5QR \</span></div><div class="line"><a name="l06249"></a><span class="lineno"> 6249</span>&#160;<span class="preprocessor">                                0x00040000  // LM4F120H5QR</span></div><div class="line"><a name="l06250"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a35582f0d2a4df6194ccc26f8c271f820"> 6250</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_M    0x0000E000  // Package Pin Count</span></div><div class="line"><a name="l06251"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0001d1a61e3f996ff8b0a51d07ad43a3"> 6251</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_28   0x00000000  // 28-pin package</span></div><div class="line"><a name="l06252"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0b8a12102866025b0544ac814743678a"> 6252</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_48   0x00002000  // 48-pin package</span></div><div class="line"><a name="l06253"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a31b67b9e27c3d77eef2858c2d47c10ff"> 6253</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_100  0x00004000  // 100-pin package</span></div><div class="line"><a name="l06254"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a99c16abcd07845b518b42b227ae67a41"> 6254</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_64   0x00006000  // 64-pin package</span></div><div class="line"><a name="l06255"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5b7b8820d26ace1ba259e669806a41b6"> 6255</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_144  0x00008000  // 144-pin package</span></div><div class="line"><a name="l06256"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6d6eb6992442d29fa93e8a601cebf485"> 6256</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PINCNT_157  0x0000A000  // 157-pin package</span></div><div class="line"><a name="l06257"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a369d314444e620e38e419af113ad8ad3"> 6257</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_TEMP_M      0x000000E0  // Temperature Range</span></div><div class="line"><a name="l06258"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a35e6bdec374a55d78ef775b4381331a4"> 6258</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_TEMP_C      0x00000000  // Commercial temperature range (0C</span></div><div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;                                            <span class="comment">// to 70C)</span></div><div class="line"><a name="l06260"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a97413308c62b66006ce9bf907f2cd13f"> 6260</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_TEMP_I      0x00000020  // Industrial temperature range</span></div><div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;                                            <span class="comment">// (-40C to 85C)</span></div><div class="line"><a name="l06262"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af8f7a29630c2348a41bb4fa37478c99b"> 6262</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_TEMP_E      0x00000040  // Extended temperature range (-40C</span></div><div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;                                            <span class="comment">// to 105C)</span></div><div class="line"><a name="l06264"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abeb9aa9f7722e844f027aff7ddecc3c5"> 6264</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PKG_M       0x00000018  // Package Type</span></div><div class="line"><a name="l06265"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab126cf34cf0698a1bcd5045438b1a9fc"> 6265</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PKG_SOIC    0x00000000  // SOIC package</span></div><div class="line"><a name="l06266"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad375249744fbfa25f6b1514dd9505bee"> 6266</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PKG_QFP     0x00000008  // LQFP package</span></div><div class="line"><a name="l06267"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1883c4b05238910aebe405d2b58a3db0"> 6267</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_PKG_BGA     0x00000010  // BGA package</span></div><div class="line"><a name="l06268"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad0ae95623f9e30aea72f842faf4be39e"> 6268</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_ROHS        0x00000004  // RoHS-Compliance</span></div><div class="line"><a name="l06269"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad7e4807a32d7d941036bb0dce3b8238e"> 6269</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_QUAL_M      0x00000003  // Qualification Status</span></div><div class="line"><a name="l06270"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac6005afac3da615ffcca03df1afaf7a4"> 6270</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_QUAL_ES     0x00000000  // Engineering Sample (unqualified)</span></div><div class="line"><a name="l06271"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad9eecfc144c66f6039b0284704c8dafd"> 6271</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_QUAL_PP     0x00000001  // Pilot Production (unqualified)</span></div><div class="line"><a name="l06272"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae54d440217054f9ea8f6eb8842a4ca9f"> 6272</a></span>&#160;<span class="preprocessor">#define SYSCTL_DID1_QUAL_FQ     0x00000002  // Fully Qualified</span></div><div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;</div><div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC0 register.</span></div><div class="line"><a name="l06277"></a><span class="lineno"> 6277</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06278"></a><span class="lineno"> 6278</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06279"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a837e13e8ea6ded4b7c583ef4b66badbe"> 6279</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_M     0xFFFF0000  // SRAM Size</span></div><div class="line"><a name="l06280"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae3ffb88129cc30921270000c65f6dbda"> 6280</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_2KB   0x00070000  // 2 KB of SRAM</span></div><div class="line"><a name="l06281"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0117255a1296ddd4bc4dde5ba7871ac1"> 6281</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_4KB   0x000F0000  // 4 KB of SRAM</span></div><div class="line"><a name="l06282"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a285e4851d6342240fb6b820b66b6bc75"> 6282</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_6KB   0x00170000  // 6 KB of SRAM</span></div><div class="line"><a name="l06283"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a600332db5cfd16bc0d37f9f456097b01"> 6283</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_8KB   0x001F0000  // 8 KB of SRAM</span></div><div class="line"><a name="l06284"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0c6d8c2879ec539c9c4cd7168ff33518"> 6284</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_12KB  0x002F0000  // 12 KB of SRAM</span></div><div class="line"><a name="l06285"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a56ed51975a0a8cd81aed3f2ac25dbc3a"> 6285</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_16KB  0x003F0000  // 16 KB of SRAM</span></div><div class="line"><a name="l06286"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adf4873fe5421d258bc926daaf4808f7f"> 6286</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_20KB  0x004F0000  // 20 KB of SRAM</span></div><div class="line"><a name="l06287"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adb5881762b2890db6b13137e586bb304"> 6287</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_24KB  0x005F0000  // 24 KB of SRAM</span></div><div class="line"><a name="l06288"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af60a7572a79598fafd44f108bf071d56"> 6288</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_32KB  0x007F0000  // 32 KB of SRAM</span></div><div class="line"><a name="l06289"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a65dc6012fca48336dc5b5eb53e28cd48"> 6289</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_M    0x0000FFFF  // Flash Size</span></div><div class="line"><a name="l06290"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ade3750e0e61235cb7b106c8c84107c83"> 6290</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_8KB  0x00000003  // 8 KB of Flash</span></div><div class="line"><a name="l06291"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a31dfbae11688e4571a44c96d72518e73"> 6291</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_16KB 0x00000007  // 16 KB of Flash</span></div><div class="line"><a name="l06292"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a02dc4e97b101f6af4fba0b4a7c00bbcf"> 6292</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_32KB 0x0000000F  // 32 KB of Flash</span></div><div class="line"><a name="l06293"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af051404c20d42e281e2d29197002243c"> 6293</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_64KB 0x0000001F  // 64 KB of Flash</span></div><div class="line"><a name="l06294"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0592444d6b04d144c8a41f6812bd3460"> 6294</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_96KB 0x0000002F  // 96 KB of Flash</span></div><div class="line"><a name="l06295"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9a306cd4988aa349c94463b2de2df6ff"> 6295</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_128K 0x0000003F  // 128 KB of Flash</span></div><div class="line"><a name="l06296"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af7865fcdb7c4e44306a709caf7b83c89"> 6296</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_192K 0x0000005F  // 192 KB of Flash</span></div><div class="line"><a name="l06297"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa5e2310f8194d9a5074654b00a74e915"> 6297</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_256K 0x0000007F  // 256 KB of Flash</span></div><div class="line"><a name="l06298"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2c0f3eef4242d8404a9283985c31f91f"> 6298</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_S     16          // SRAM size shift</span></div><div class="line"><a name="l06299"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adfe36ba82c073b7fe323acdf3159d543"> 6299</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_S    0           // Flash size shift</span></div><div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;</div><div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC1 register.</span></div><div class="line"><a name="l06304"></a><span class="lineno"> 6304</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06306"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acdd16dda0659d4149d634292d5269bba"> 6306</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_WDT1         0x10000000  // Watchdog Timer1 Present</span></div><div class="line"><a name="l06307"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aedbab8acbd1a2aacfac0f77aabac1ba6"> 6307</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_CAN1         0x02000000  // CAN Module 1 Present</span></div><div class="line"><a name="l06308"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad18a48aac306320c3c47cfb4138ff233"> 6308</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_CAN0         0x01000000  // CAN Module 0 Present</span></div><div class="line"><a name="l06309"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a69db3be29abeab73c667d7f8835b14ce"> 6309</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_PWM1         0x00200000  // PWM Module 1 Present</span></div><div class="line"><a name="l06310"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3200a3e1dd398a805fd57de7862a5ced"> 6310</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_PWM0         0x00100000  // PWM Module 0 Present</span></div><div class="line"><a name="l06311"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a603bc602ed4d817a381b4091f2085a79"> 6311</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC1         0x00020000  // ADC Module 1 Present</span></div><div class="line"><a name="l06312"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4128fd4b791fa75d153d3289b12f5831"> 6312</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC0         0x00010000  // ADC Module 0 Present</span></div><div class="line"><a name="l06313"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aad578b1c8ff2e3253c045ba3e5b84869"> 6313</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_M  0x0000F000  // System Clock Divider</span></div><div class="line"><a name="l06314"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a45e4ca14297dc8d60369a34f4b11fe38"> 6314</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_100 \</span></div><div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;<span class="preprocessor">                                0x00001000  // Divide VCO (400MHZ) by 5 minimum</span></div><div class="line"><a name="l06316"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ada9dcea531ad43b1fd05291355054024"> 6316</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_66 0x00002000  // Divide VCO (400MHZ) by 2*2 + 2 =</span></div><div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;                                            <span class="comment">// 6 minimum</span></div><div class="line"><a name="l06318"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a00034b23e2a12068853df7db74eaff4d"> 6318</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_50 0x00003000  // Specifies a 50-MHz CPU clock</span></div><div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;                                            <span class="comment">// with a PLL divider of 4</span></div><div class="line"><a name="l06320"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3ab2f555ce41d10906cbaa6a1baef889"> 6320</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_40 0x00004000  // Specifies a 40-MHz CPU clock</span></div><div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;                                            <span class="comment">// with a PLL divider of 5</span></div><div class="line"><a name="l06322"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab2da3b5740c3a886169665c9a337790f"> 6322</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_25 0x00007000  // Specifies a 25-MHz clock with a</span></div><div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;                                            <span class="comment">// PLL divider of 8</span></div><div class="line"><a name="l06324"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acd80b8dfcbb6dfbd3b8720702c3a139d"> 6324</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_20 0x00009000  // Specifies a 20-MHz clock with a</span></div><div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;                                            <span class="comment">// PLL divider of 10</span></div><div class="line"><a name="l06326"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acb09df40e7bd381d0237778f75e535db"> 6326</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC1SPD_M    0x00000C00  // Max ADC1 Speed</span></div><div class="line"><a name="l06327"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a717cea3f924639749c2f1ec958dbbd23"> 6327</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC1SPD_125K 0x00000000  // 125K samples/second</span></div><div class="line"><a name="l06328"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abd5f1e020b1636b816e7197e8a0a6637"> 6328</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC1SPD_250K 0x00000400  // 250K samples/second</span></div><div class="line"><a name="l06329"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ada0957ff5bce5bf6896d2388e3763178"> 6329</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC1SPD_500K 0x00000800  // 500K samples/second</span></div><div class="line"><a name="l06330"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a864e8c489fccd60fb42fa90464afafe0"> 6330</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC1SPD_1M   0x00000C00  // 1M samples/second</span></div><div class="line"><a name="l06331"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab04a6080a5bacd7baa18bd7899408b62"> 6331</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC0SPD_M    0x00000300  // Max ADC0 Speed</span></div><div class="line"><a name="l06332"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3210d625b8e20bcd5f0272ec325ec261"> 6332</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC0SPD_125K 0x00000000  // 125K samples/second</span></div><div class="line"><a name="l06333"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afea4290340e61520d8c99e4fced86af0"> 6333</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC0SPD_250K 0x00000100  // 250K samples/second</span></div><div class="line"><a name="l06334"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad91c98007176181d0160e3ae02eaeb9a"> 6334</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC0SPD_500K 0x00000200  // 500K samples/second</span></div><div class="line"><a name="l06335"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2d6b2f26369c8992170c6d1e98786121"> 6335</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_ADC0SPD_1M   0x00000300  // 1M samples/second</span></div><div class="line"><a name="l06336"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a50c90c1427cbd703b5b715432c45d99c"> 6336</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_MPU          0x00000080  // MPU Present</span></div><div class="line"><a name="l06337"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acd7234eb1eea001024ff2e77e2e589f7"> 6337</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_HIB          0x00000040  // Hibernation Module Present</span></div><div class="line"><a name="l06338"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a186f5db5774307d1490d5aa142fb3c7b"> 6338</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_TEMP         0x00000020  // Temp Sensor Present</span></div><div class="line"><a name="l06339"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aec2ec82f16368baa17e676a095de2a73"> 6339</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_PLL          0x00000010  // PLL Present</span></div><div class="line"><a name="l06340"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab49db5993b3ff79fed981cdaea183c1c"> 6340</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_WDT0         0x00000008  // Watchdog Timer 0 Present</span></div><div class="line"><a name="l06341"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aebf1115c9682a4751160fcbd867f1ba2"> 6341</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_SWO          0x00000004  // SWO Trace Port Present</span></div><div class="line"><a name="l06342"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6dcedca3e212e40b4fdb63be80e4c534"> 6342</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_SWD          0x00000002  // SWD Present</span></div><div class="line"><a name="l06343"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa72bad420dc4e6bc10a67406482ec35b"> 6343</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC1_JTAG         0x00000001  // JTAG Present</span></div><div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;</div><div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06347"></a><span class="lineno"> 6347</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC2 register.</span></div><div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06350"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af8fda63852f7545d2dc9f367ef4b0783"> 6350</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_EPI0         0x40000000  // EPI Module 0 Present</span></div><div class="line"><a name="l06351"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac6eea282b3cca2648efaeb47574685fd"> 6351</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_I2S0         0x10000000  // I2S Module 0 Present</span></div><div class="line"><a name="l06352"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a899130a2db0d6f881a23e5c8d48da7ff"> 6352</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_COMP2        0x04000000  // Analog Comparator 2 Present</span></div><div class="line"><a name="l06353"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeb74b2b760a0cb4166bcd798dde4d190"> 6353</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_COMP1        0x02000000  // Analog Comparator 1 Present</span></div><div class="line"><a name="l06354"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2593a6b1eac23522d22e0b69684ecf87"> 6354</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_COMP0        0x01000000  // Analog Comparator 0 Present</span></div><div class="line"><a name="l06355"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5d33bab27ef9e97a3684672f0daaff34"> 6355</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_TIMER3       0x00080000  // Timer Module 3 Present</span></div><div class="line"><a name="l06356"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a159c4e599a2c89fe633c49a22fd90c7a"> 6356</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_TIMER2       0x00040000  // Timer Module 2 Present</span></div><div class="line"><a name="l06357"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8e47a7f5804eec4aaafabb03d5d366b2"> 6357</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_TIMER1       0x00020000  // Timer Module 1 Present</span></div><div class="line"><a name="l06358"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4987cf0e2a0152ac67acb658f1a7c41f"> 6358</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_TIMER0       0x00010000  // Timer Module 0 Present</span></div><div class="line"><a name="l06359"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2172451b27afab118509626437170726"> 6359</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_I2C1HS       0x00008000  // I2C Module 1 Speed</span></div><div class="line"><a name="l06360"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a975e5ec3b7161e370da85998be53b118"> 6360</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_I2C1         0x00004000  // I2C Module 1 Present</span></div><div class="line"><a name="l06361"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a39056281934a32fa23b61cad545f4cb8"> 6361</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_I2C0HS       0x00002000  // I2C Module 0 Speed</span></div><div class="line"><a name="l06362"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac7f786b97292ad8a84b99fe6c51f1c88"> 6362</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_I2C0         0x00001000  // I2C Module 0 Present</span></div><div class="line"><a name="l06363"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0726bd0fbc790c85c2ae24440f0256ff"> 6363</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_QEI1         0x00000200  // QEI Module 1 Present</span></div><div class="line"><a name="l06364"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0b4d19d141cf2b5935876e1977ef48fc"> 6364</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_QEI0         0x00000100  // QEI Module 0 Present</span></div><div class="line"><a name="l06365"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3101fa7b100dfe7e1e87a1867ba8a55e"> 6365</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_SSI1         0x00000020  // SSI Module 1 Present</span></div><div class="line"><a name="l06366"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afff5e96eaaf6eaec4b523d62aa8db6d9"> 6366</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_SSI0         0x00000010  // SSI Module 0 Present</span></div><div class="line"><a name="l06367"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7703a224f7eb8cca2116fa10bd9ff39c"> 6367</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_UART2        0x00000004  // UART Module 2 Present</span></div><div class="line"><a name="l06368"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaf6ffe48d2c2942189bcb7f7cc224859"> 6368</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_UART1        0x00000002  // UART Module 1 Present</span></div><div class="line"><a name="l06369"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a03f22d9d7ec0e72f5e1f7205f1be8137"> 6369</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC2_UART0        0x00000001  // UART Module 0 Present</span></div><div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;</div><div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC3 register.</span></div><div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06376"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a56983c20a149aa2f69d3cd5c4a48c023"> 6376</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_32KHZ        0x80000000  // 32KHz Input Clock Available</span></div><div class="line"><a name="l06377"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a31e0d946b3ef131a50299de84d264b58"> 6377</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_CCP5         0x20000000  // CCP5 Pin Present</span></div><div class="line"><a name="l06378"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2c6c684542b4e3e333c5b99ec65d6718"> 6378</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_CCP4         0x10000000  // CCP4 Pin Present</span></div><div class="line"><a name="l06379"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7e3c06d1c07865638b50e11fdced46f5"> 6379</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_CCP3         0x08000000  // CCP3 Pin Present</span></div><div class="line"><a name="l06380"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a02c6138e99177373fc6c431a50e0ec39"> 6380</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_CCP2         0x04000000  // CCP2 Pin Present</span></div><div class="line"><a name="l06381"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a744fcbf99e67f4b6738cbc69c58009da"> 6381</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_CCP1         0x02000000  // CCP1 Pin Present</span></div><div class="line"><a name="l06382"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa83aeede02673dd6da8aaacfd343fd87"> 6382</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_CCP0         0x01000000  // CCP0 Pin Present</span></div><div class="line"><a name="l06383"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5f452b10a8a4ce162e9c16772d101176"> 6383</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN7     0x00800000  // ADC Module 0 AIN7 Pin Present</span></div><div class="line"><a name="l06384"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0d2b51366893e8d750624a98b56a58cd"> 6384</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN6     0x00400000  // ADC Module 0 AIN6 Pin Present</span></div><div class="line"><a name="l06385"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a87a212531953fa3659b0f824012d9296"> 6385</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN5     0x00200000  // ADC Module 0 AIN5 Pin Present</span></div><div class="line"><a name="l06386"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afbb59a49f06422ca04be4168d706a646"> 6386</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN4     0x00100000  // ADC Module 0 AIN4 Pin Present</span></div><div class="line"><a name="l06387"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a27fee95be57ddc9f6eb55784898bde2b"> 6387</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN3     0x00080000  // ADC Module 0 AIN3 Pin Present</span></div><div class="line"><a name="l06388"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1487826a4a386505dbc845a53a1b95c5"> 6388</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN2     0x00040000  // ADC Module 0 AIN2 Pin Present</span></div><div class="line"><a name="l06389"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a55ecb1f4acd2798928493339ada3d0ec"> 6389</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN1     0x00020000  // ADC Module 0 AIN1 Pin Present</span></div><div class="line"><a name="l06390"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8b1d649ed55dfc50d372e8fbb8010a01"> 6390</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_ADC0AIN0     0x00010000  // ADC Module 0 AIN0 Pin Present</span></div><div class="line"><a name="l06391"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a00379f92f1f823cde6a31d0021231f41"> 6391</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_PWMFAULT     0x00008000  // PWM Fault Pin Present</span></div><div class="line"><a name="l06392"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8d90ccfaa9a010c47256348f5f3d1f30"> 6392</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C2O          0x00004000  // C2o Pin Present</span></div><div class="line"><a name="l06393"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9de2846b35c18b35b6de84beddd2d350"> 6393</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C2PLUS       0x00002000  // C2+ Pin Present</span></div><div class="line"><a name="l06394"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3cada86f1ec5935c0d0083ff99490818"> 6394</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C2MINUS      0x00001000  // C2- Pin Present</span></div><div class="line"><a name="l06395"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a10c87dc6b72e5cf2c57ceeb303178dd7"> 6395</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C1O          0x00000800  // C1o Pin Present</span></div><div class="line"><a name="l06396"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a49523bf035cee0e2cf25c42132a52f1e"> 6396</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C1PLUS       0x00000400  // C1+ Pin Present</span></div><div class="line"><a name="l06397"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6a1a9a868e4621c1d7248a2c1ad07f25"> 6397</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C1MINUS      0x00000200  // C1- Pin Present</span></div><div class="line"><a name="l06398"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9c4cf1e9cbe3ad92d6086d29fc13de09"> 6398</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C0O          0x00000100  // C0o Pin Present</span></div><div class="line"><a name="l06399"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8b49c85b03f73c5f276aa6e7faa1d988"> 6399</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C0PLUS       0x00000080  // C0+ Pin Present</span></div><div class="line"><a name="l06400"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8998bdfa4701e16d6989d31066dae3be"> 6400</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_C0MINUS      0x00000040  // C0- Pin Present</span></div><div class="line"><a name="l06401"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a309c3a6d55d78e3652438b0ca2a16994"> 6401</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_PWM5         0x00000020  // PWM5 Pin Present</span></div><div class="line"><a name="l06402"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a822090259e8bebb01d59029e958bd486"> 6402</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_PWM4         0x00000010  // PWM4 Pin Present</span></div><div class="line"><a name="l06403"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa8f922cd4cb5da2800b1ed7eae8c4d5c"> 6403</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_PWM3         0x00000008  // PWM3 Pin Present</span></div><div class="line"><a name="l06404"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abb61d926caac7cb9cb2e84a153941df6"> 6404</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_PWM2         0x00000004  // PWM2 Pin Present</span></div><div class="line"><a name="l06405"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9db92b6d6c205b59b94134d70243c6a6"> 6405</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_PWM1         0x00000002  // PWM1 Pin Present</span></div><div class="line"><a name="l06406"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad286af29ddd4a0fe4867279657b54cf2"> 6406</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC3_PWM0         0x00000001  // PWM0 Pin Present</span></div><div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;</div><div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC4 register.</span></div><div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0648a6292027f947ed0371600843c802"> 6413</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_EPHY0        0x40000000  // Ethernet PHY Layer 0 Present</span></div><div class="line"><a name="l06414"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7b9bfc3adc87b6b095d7c73de9765da6"> 6414</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_EMAC0        0x10000000  // Ethernet MAC Layer 0 Present</span></div><div class="line"><a name="l06415"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aafe1b3b5458a9ee4b495a1ad3195c3ec"> 6415</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_E1588        0x01000000  // 1588 Capable</span></div><div class="line"><a name="l06416"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a98f34bb4960ded139c717356ac95538a"> 6416</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_PICAL        0x00040000  // PIOSC Calibrate</span></div><div class="line"><a name="l06417"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a57cdb60c297de64657b3c1e495839289"> 6417</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_CCP7         0x00008000  // CCP7 Pin Present</span></div><div class="line"><a name="l06418"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaa55e6c6d85bd474fc284639e804b7cb"> 6418</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_CCP6         0x00004000  // CCP6 Pin Present</span></div><div class="line"><a name="l06419"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6dda69ca04f2fa325f0619c058e8e10d"> 6419</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_UDMA         0x00002000  // Micro-DMA Module Present</span></div><div class="line"><a name="l06420"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2ccc671c492fbbc28ae0264bdf4b7739"> 6420</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_ROM          0x00001000  // Internal Code ROM Present</span></div><div class="line"><a name="l06421"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a609ce19a1c618e8d446417a23d194b93"> 6421</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOJ        0x00000100  // GPIO Port J Present</span></div><div class="line"><a name="l06422"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a944c75d044a08a1d6d50456b2b695cc1"> 6422</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOH        0x00000080  // GPIO Port H Present</span></div><div class="line"><a name="l06423"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa98949d8067b42f2e3ffa4324dd463cb"> 6423</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOG        0x00000040  // GPIO Port G Present</span></div><div class="line"><a name="l06424"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af88786ec13f2eb401edf5b602186a112"> 6424</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOF        0x00000020  // GPIO Port F Present</span></div><div class="line"><a name="l06425"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af6a52c79d949f8c93b1c3444af13e589"> 6425</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOE        0x00000010  // GPIO Port E Present</span></div><div class="line"><a name="l06426"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a11f2b638f41f8d36978505c426fe3723"> 6426</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOD        0x00000008  // GPIO Port D Present</span></div><div class="line"><a name="l06427"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aff64bd7d61e6175fff44314f92e8e0f9"> 6427</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOC        0x00000004  // GPIO Port C Present</span></div><div class="line"><a name="l06428"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac461c85f027abd8fedfca3156ee29ed8"> 6428</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOB        0x00000002  // GPIO Port B Present</span></div><div class="line"><a name="l06429"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a51524de64630028da03b27c2ec600370"> 6429</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC4_GPIOA        0x00000001  // GPIO Port A Present</span></div><div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;</div><div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06433"></a><span class="lineno"> 6433</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC5 register.</span></div><div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06435"></a><span class="lineno"> 6435</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06436"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a46fab004138e05b0c8801b803ac4b0a2"> 6436</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWMFAULT3    0x08000000  // PWM Fault 3 Pin Present</span></div><div class="line"><a name="l06437"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7b7bab107103a3846f07ffa98eeb2004"> 6437</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWMFAULT2    0x04000000  // PWM Fault 2 Pin Present</span></div><div class="line"><a name="l06438"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1e16375c91a4893dab4014be24e9457a"> 6438</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWMFAULT1    0x02000000  // PWM Fault 1 Pin Present</span></div><div class="line"><a name="l06439"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa43072f972b4f19a465c74148d8304c0"> 6439</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWMFAULT0    0x01000000  // PWM Fault 0 Pin Present</span></div><div class="line"><a name="l06440"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a25b8e024237d43f99464b2c54810a5ef"> 6440</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWMEFLT      0x00200000  // PWM Extended Fault Active</span></div><div class="line"><a name="l06441"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a04d03535236887ca398ded2a15cd8df6"> 6441</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWMESYNC     0x00100000  // PWM Extended SYNC Active</span></div><div class="line"><a name="l06442"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a839b5f77a62f18c9c24a87e3b2092017"> 6442</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM7         0x00000080  // PWM7 Pin Present</span></div><div class="line"><a name="l06443"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad75dedbdd052e2425094108cab8d3bf3"> 6443</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM6         0x00000040  // PWM6 Pin Present</span></div><div class="line"><a name="l06444"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0cd542d861a95e38901a659659ea3e77"> 6444</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM5         0x00000020  // PWM5 Pin Present</span></div><div class="line"><a name="l06445"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a40b34ced4533e8190af4f33b10a68d24"> 6445</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM4         0x00000010  // PWM4 Pin Present</span></div><div class="line"><a name="l06446"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5aa0e0fb4fce24a247be9583d15dfba0"> 6446</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM3         0x00000008  // PWM3 Pin Present</span></div><div class="line"><a name="l06447"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3ec257698d66040b9a2186fcb08b07e9"> 6447</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM2         0x00000004  // PWM2 Pin Present</span></div><div class="line"><a name="l06448"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad04f293bf32fddb86961a5c94ee8ad33"> 6448</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM1         0x00000002  // PWM1 Pin Present</span></div><div class="line"><a name="l06449"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1d7d4f3b072788453ebf8eec0785a269"> 6449</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC5_PWM0         0x00000001  // PWM0 Pin Present</span></div><div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;</div><div class="line"><a name="l06451"></a><span class="lineno"> 6451</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC6 register.</span></div><div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06456"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1ba6d30df72557f2d02ab5b0d2029871"> 6456</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC6_USB0PHY      0x00000010  // USB Module 0 PHY Present</span></div><div class="line"><a name="l06457"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5e00490c5006b8f415f03986dacd1b95"> 6457</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC6_USB0_M       0x00000003  // USB Module 0 Present</span></div><div class="line"><a name="l06458"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a223d5a1d685ee37881b4fb652feb9066"> 6458</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC6_USB0_DEV     0x00000001  // USB0 is Device Only</span></div><div class="line"><a name="l06459"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a22f0d43ce725d416079d9dadc0df0a72"> 6459</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC6_USB0_HOSTDEV 0x00000002  // USB is Device or Host</span></div><div class="line"><a name="l06460"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abc65b6a6ea669aba6f0aafea737db1e6"> 6460</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC6_USB0_OTG     0x00000003  // USB0 is OTG</span></div><div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;</div><div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC7 register.</span></div><div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06466"></a><span class="lineno"> 6466</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06467"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af01ecb01e052adae6eba9bb4308a2cab"> 6467</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH30      0x40000000  // SW</span></div><div class="line"><a name="l06468"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a59d3816a1840925dc27710364a4cdd13"> 6468</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH29      0x20000000  // I2S0_TX / CAN1_TX</span></div><div class="line"><a name="l06469"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9c523cb97efa6eb10af5cfa83cfcc245"> 6469</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH28      0x10000000  // I2S0_RX / CAN1_RX</span></div><div class="line"><a name="l06470"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a45ec8a2baf6de724386e99fccf7adae2"> 6470</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH27      0x08000000  // CAN1_TX / ADC1_SS3</span></div><div class="line"><a name="l06471"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a061cc9c30bed50aaa28707967cb39f96"> 6471</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH26      0x04000000  // CAN1_RX / ADC1_SS2</span></div><div class="line"><a name="l06472"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5761b352ef6018c1f67062fa8b898e41"> 6472</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH25      0x02000000  // SSI1_TX / ADC1_SS1</span></div><div class="line"><a name="l06473"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acee3d8411ed646711a448a24f5ebb761"> 6473</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH24      0x01000000  // SSI1_RX / ADC1_SS0</span></div><div class="line"><a name="l06474"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a44fb80dea1fa9b6d01dec012f10b6f0a"> 6474</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH23      0x00800000  // UART1_TX / CAN2_TX</span></div><div class="line"><a name="l06475"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af4d643bd5802c347115a13e7b1c8bfb4"> 6475</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH22      0x00400000  // UART1_RX / CAN2_RX</span></div><div class="line"><a name="l06476"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab6fcbcce2b120494826a4b6b2174e7a2"> 6476</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH21      0x00200000  // Timer1B / EPI0_WFIFO</span></div><div class="line"><a name="l06477"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afc236a40b87363dda7505c14218edfca"> 6477</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH20      0x00100000  // Timer1A / EPI0_NBRFIFO</span></div><div class="line"><a name="l06478"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9e032b64ef1d53c55e7eeb10b2432d58"> 6478</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH19      0x00080000  // Timer0B / Timer1B</span></div><div class="line"><a name="l06479"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa310c3cb943b2ee8715f25dd5bea5f4a"> 6479</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH18      0x00040000  // Timer0A / Timer1A</span></div><div class="line"><a name="l06480"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af4ce3e5cb0e5a127a5d900084c13373d"> 6480</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH17      0x00020000  // ADC0_SS3</span></div><div class="line"><a name="l06481"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a56ffbf6bfb2b04afbf67636d65fb36f0"> 6481</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH16      0x00010000  // ADC0_SS2</span></div><div class="line"><a name="l06482"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a602688d79cd50b24af354734183bc91b"> 6482</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH15      0x00008000  // ADC0_SS1 / Timer2B</span></div><div class="line"><a name="l06483"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a42b991e4af095d9d0dc41db50961fb9b"> 6483</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH14      0x00004000  // ADC0_SS0 / Timer2A</span></div><div class="line"><a name="l06484"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9a6691af017a3345b141e770031488d0"> 6484</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH13      0x00002000  // CAN0_TX / UART2_TX</span></div><div class="line"><a name="l06485"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a56185417050062cad8cd4446d09bb05a"> 6485</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH12      0x00001000  // CAN0_RX / UART2_RX</span></div><div class="line"><a name="l06486"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a13c52506a30327ce60cf31c0424a1c70"> 6486</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH11      0x00000800  // SSI0_TX / SSI1_TX</span></div><div class="line"><a name="l06487"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a63148f6f65c6a6919ee3d6eca1909822"> 6487</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH10      0x00000400  // SSI0_RX / SSI1_RX</span></div><div class="line"><a name="l06488"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0574567fa6d407b7e65c77ea8d533b8c"> 6488</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH9       0x00000200  // UART0_TX / UART1_TX</span></div><div class="line"><a name="l06489"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac27dcc56dcb7241c1827174914ba57a1"> 6489</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH8       0x00000100  // UART0_RX / UART1_RX</span></div><div class="line"><a name="l06490"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeffe200a934b59cc8f7247f57bfa186e"> 6490</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH7       0x00000080  // ETH_TX / Timer2B</span></div><div class="line"><a name="l06491"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a49212823963c5493de1e8660e56884c1"> 6491</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH6       0x00000040  // ETH_RX / Timer2A</span></div><div class="line"><a name="l06492"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1588e95a6f518edc696a537b4e7ac515"> 6492</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH5       0x00000020  // USB_EP3_TX / Timer2B</span></div><div class="line"><a name="l06493"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af493f8a9cd8d189d76c48631cc3e3640"> 6493</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH4       0x00000010  // USB_EP3_RX / Timer2A</span></div><div class="line"><a name="l06494"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a97801fb6d7a46de78a2f7d8dace37359"> 6494</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH3       0x00000008  // USB_EP2_TX / Timer3B</span></div><div class="line"><a name="l06495"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae534a33fe74d7f5d2771b06446f15788"> 6495</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH2       0x00000004  // USB_EP2_RX / Timer3A</span></div><div class="line"><a name="l06496"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a19ebd81c9f6b8ed2800bce005f14d860"> 6496</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH1       0x00000002  // USB_EP1_TX / UART2_TX</span></div><div class="line"><a name="l06497"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6eea249385e6341b6ca5200d34ce28d0"> 6497</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC7_DMACH0       0x00000001  // USB_EP1_RX / UART2_RX</span></div><div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;</div><div class="line"><a name="l06499"></a><span class="lineno"> 6499</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06501"></a><span class="lineno"> 6501</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC8 register.</span></div><div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06504"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a24104af5731f4001e001fd58177e2c09"> 6504</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN15    0x80000000  // ADC Module 1 AIN15 Pin Present</span></div><div class="line"><a name="l06505"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a067a1fb6f4c9ef0894a0dfe5e3225f41"> 6505</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN14    0x40000000  // ADC Module 1 AIN14 Pin Present</span></div><div class="line"><a name="l06506"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab4aba362e570b1283d4e79e7e0afe496"> 6506</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN13    0x20000000  // ADC Module 1 AIN13 Pin Present</span></div><div class="line"><a name="l06507"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3ebcd4e838a86094bac0b779d3ef2c01"> 6507</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN12    0x10000000  // ADC Module 1 AIN12 Pin Present</span></div><div class="line"><a name="l06508"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4a576a964027898e5024c9da16da73b6"> 6508</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN11    0x08000000  // ADC Module 1 AIN11 Pin Present</span></div><div class="line"><a name="l06509"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6c41ae641ae696e720bf93da3a227cfc"> 6509</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN10    0x04000000  // ADC Module 1 AIN10 Pin Present</span></div><div class="line"><a name="l06510"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac355c91765529e1c488f2a029a2531c2"> 6510</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN9     0x02000000  // ADC Module 1 AIN9 Pin Present</span></div><div class="line"><a name="l06511"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7ec79d7d151b2839d6a8e41927e33898"> 6511</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN8     0x01000000  // ADC Module 1 AIN8 Pin Present</span></div><div class="line"><a name="l06512"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8df8ee286dd2de9002706ad95cfdb5e3"> 6512</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN7     0x00800000  // ADC Module 1 AIN7 Pin Present</span></div><div class="line"><a name="l06513"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6e715211cd4bcfc962d79eab3b1e4aff"> 6513</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN6     0x00400000  // ADC Module 1 AIN6 Pin Present</span></div><div class="line"><a name="l06514"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a166fe8636f203b98493923f087fb94d1"> 6514</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN5     0x00200000  // ADC Module 1 AIN5 Pin Present</span></div><div class="line"><a name="l06515"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a444081807ac58658f044a0d9a0dace62"> 6515</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN4     0x00100000  // ADC Module 1 AIN4 Pin Present</span></div><div class="line"><a name="l06516"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afe60aa2fa0c0c74cfa64181c10e12a9c"> 6516</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN3     0x00080000  // ADC Module 1 AIN3 Pin Present</span></div><div class="line"><a name="l06517"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5ea36d5783c95668d6cb559206aee1ff"> 6517</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN2     0x00040000  // ADC Module 1 AIN2 Pin Present</span></div><div class="line"><a name="l06518"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a903dffe65e11d6433bbbd2ca842c2295"> 6518</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN1     0x00020000  // ADC Module 1 AIN1 Pin Present</span></div><div class="line"><a name="l06519"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab50870a3c3cd6e5e03e0ed621fb05489"> 6519</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC1AIN0     0x00010000  // ADC Module 1 AIN0 Pin Present</span></div><div class="line"><a name="l06520"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad23cd35830f90839660887954fd2d075"> 6520</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN15    0x00008000  // ADC Module 0 AIN15 Pin Present</span></div><div class="line"><a name="l06521"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af0faacbe7a4540f57557fca7c9330f29"> 6521</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN14    0x00004000  // ADC Module 0 AIN14 Pin Present</span></div><div class="line"><a name="l06522"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7209bbb2be4ce00d1c26089173ca437b"> 6522</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN13    0x00002000  // ADC Module 0 AIN13 Pin Present</span></div><div class="line"><a name="l06523"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac6a3ed8c1908556cb029e9a239f62aff"> 6523</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN12    0x00001000  // ADC Module 0 AIN12 Pin Present</span></div><div class="line"><a name="l06524"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0db38880273908f7dfaea6831e00e36d"> 6524</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN11    0x00000800  // ADC Module 0 AIN11 Pin Present</span></div><div class="line"><a name="l06525"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeb4d51d04037d059c0aec77e6373b98a"> 6525</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN10    0x00000400  // ADC Module 0 AIN10 Pin Present</span></div><div class="line"><a name="l06526"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae9de481a6fed89472365677dc84a041f"> 6526</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN9     0x00000200  // ADC Module 0 AIN9 Pin Present</span></div><div class="line"><a name="l06527"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a85c0e7954c5c1486926cbac787542022"> 6527</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN8     0x00000100  // ADC Module 0 AIN8 Pin Present</span></div><div class="line"><a name="l06528"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afb40f8c7229976285183f0305c3e973a"> 6528</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN7     0x00000080  // ADC Module 0 AIN7 Pin Present</span></div><div class="line"><a name="l06529"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abc5dbdd2609d609363d98ba28cd98fa8"> 6529</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN6     0x00000040  // ADC Module 0 AIN6 Pin Present</span></div><div class="line"><a name="l06530"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a79c90153f28ae310457dc5f64e00f8fc"> 6530</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN5     0x00000020  // ADC Module 0 AIN5 Pin Present</span></div><div class="line"><a name="l06531"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a96795e47aef24eb472b0d5bd005a5ab4"> 6531</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN4     0x00000010  // ADC Module 0 AIN4 Pin Present</span></div><div class="line"><a name="l06532"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a720ad3cafe173d4bd551cfff588d8ee2"> 6532</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN3     0x00000008  // ADC Module 0 AIN3 Pin Present</span></div><div class="line"><a name="l06533"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae2271c2c7fafbcf6af1e6bd69cf3ee21"> 6533</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN2     0x00000004  // ADC Module 0 AIN2 Pin Present</span></div><div class="line"><a name="l06534"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6ccd685633cc84600ecfe701e5b2783f"> 6534</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN1     0x00000002  // ADC Module 0 AIN1 Pin Present</span></div><div class="line"><a name="l06535"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a32ffa00c9b0a3f650493102a281d56f0"> 6535</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC8_ADC0AIN0     0x00000001  // ADC Module 0 AIN0 Pin Present</span></div><div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;</div><div class="line"><a name="l06537"></a><span class="lineno"> 6537</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06539"></a><span class="lineno"> 6539</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PBORCTL register.</span></div><div class="line"><a name="l06540"></a><span class="lineno"> 6540</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06541"></a><span class="lineno"> 6541</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06542"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a17be2a80a5f12b1f3adb947808fc9a53"> 6542</a></span>&#160;<span class="preprocessor">#define SYSCTL_PBORCTL_BORIOR   0x00000002  // BOR Interrupt or Reset</span></div><div class="line"><a name="l06543"></a><span class="lineno"> 6543</span>&#160;</div><div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06545"></a><span class="lineno"> 6545</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRCR0 register.</span></div><div class="line"><a name="l06547"></a><span class="lineno"> 6547</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06549"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a10cd820ae4240d3fce498ae01c747cb6"> 6549</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_WDT1       0x10000000  // WDT1 Reset Control</span></div><div class="line"><a name="l06550"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2905a22001154f7db1dd071ae15cd08b"> 6550</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_CAN1       0x02000000  // CAN1 Reset Control</span></div><div class="line"><a name="l06551"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac871a4dfe46075da86a678e3e54f03fe"> 6551</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_CAN0       0x01000000  // CAN0 Reset Control</span></div><div class="line"><a name="l06552"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a412c1a397c2d4eccccccc49fe31833ef"> 6552</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_PWM0       0x00100000  // PWM Reset Control</span></div><div class="line"><a name="l06553"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab22640a4ee8eeb85056fe0b8d9548213"> 6553</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_ADC1       0x00020000  // ADC1 Reset Control</span></div><div class="line"><a name="l06554"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2862106848bd10945dad33ee6d7e88b0"> 6554</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_ADC0       0x00010000  // ADC0 Reset Control</span></div><div class="line"><a name="l06555"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a531ad9f740232ec8aca085d9f4c1c33f"> 6555</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_HIB        0x00000040  // HIB Reset Control</span></div><div class="line"><a name="l06556"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9c6dd292b10b397bbaa450e429597232"> 6556</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR0_WDT0       0x00000008  // WDT0 Reset Control</span></div><div class="line"><a name="l06557"></a><span class="lineno"> 6557</span>&#160;</div><div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRCR1 register.</span></div><div class="line"><a name="l06561"></a><span class="lineno"> 6561</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06563"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afcc8a70b6e84187b839a086183a0a083"> 6563</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_COMP2      0x04000000  // Analog Comp 2 Reset Control</span></div><div class="line"><a name="l06564"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6a1a22da789dd5b2716ca456812ee30e"> 6564</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_COMP1      0x02000000  // Analog Comp 1 Reset Control</span></div><div class="line"><a name="l06565"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac826772e7249d9a7f89e7061b745083f"> 6565</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_COMP0      0x01000000  // Analog Comp 0 Reset Control</span></div><div class="line"><a name="l06566"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad04eb83dc3acd3c20107c7eee268b8c9"> 6566</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_TIMER3     0x00080000  // Timer 3 Reset Control</span></div><div class="line"><a name="l06567"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab5dd6be9995dcc40bad3f1e7a4da7ed1"> 6567</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_TIMER2     0x00040000  // Timer 2 Reset Control</span></div><div class="line"><a name="l06568"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8587530b0e49dd904b7c60ca5693cb8c"> 6568</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_TIMER1     0x00020000  // Timer 1 Reset Control</span></div><div class="line"><a name="l06569"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afdfdec2a7b03e9f71feee365bec06237"> 6569</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_TIMER0     0x00010000  // Timer 0 Reset Control</span></div><div class="line"><a name="l06570"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8279ee29cf6aff3eefd0052e0e13648b"> 6570</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_I2C1       0x00004000  // I2C1 Reset Control</span></div><div class="line"><a name="l06571"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a40956c0e137010f35a2e9df970a52b13"> 6571</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_I2C0       0x00001000  // I2C0 Reset Control</span></div><div class="line"><a name="l06572"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab5b2501b25292b57439877cd14bf1b18"> 6572</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_QEI1       0x00000200  // QEI1 Reset Control</span></div><div class="line"><a name="l06573"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4095d8eb2eee653d1c5d7dc3d4a37228"> 6573</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_QEI0       0x00000100  // QEI0 Reset Control</span></div><div class="line"><a name="l06574"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a568825fbcfbf1bb000b3bf1f26bb0989"> 6574</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_SSI1       0x00000020  // SSI1 Reset Control</span></div><div class="line"><a name="l06575"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a37f1808ca78ecba5224738de276b73a8"> 6575</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_SSI0       0x00000010  // SSI0 Reset Control</span></div><div class="line"><a name="l06576"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8a3cf8063534bce2ff69e0aa42d60767"> 6576</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_UART2      0x00000004  // UART2 Reset Control</span></div><div class="line"><a name="l06577"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a54aa3ce985fa71c4637ef332d2c2ff51"> 6577</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_UART1      0x00000002  // UART1 Reset Control</span></div><div class="line"><a name="l06578"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac7d77b65cf2757587db570255c9c10b0"> 6578</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR1_UART0      0x00000001  // UART0 Reset Control</span></div><div class="line"><a name="l06579"></a><span class="lineno"> 6579</span>&#160;</div><div class="line"><a name="l06580"></a><span class="lineno"> 6580</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06581"></a><span class="lineno"> 6581</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRCR2 register.</span></div><div class="line"><a name="l06583"></a><span class="lineno"> 6583</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06585"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac2c3da96fbf43d8d868286de8b2b08b3"> 6585</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_USB0       0x00010000  // USB0 Reset Control</span></div><div class="line"><a name="l06586"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a842c204165a0df5564b37913a92299fb"> 6586</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_UDMA       0x00002000  // Micro-DMA Reset Control</span></div><div class="line"><a name="l06587"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab452e8d6d9db653b5aeaa7c1e29855a1"> 6587</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOJ      0x00000100  // Port J Reset Control</span></div><div class="line"><a name="l06588"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7249414278db44cad246a9abc43abf6b"> 6588</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOH      0x00000080  // Port H Reset Control</span></div><div class="line"><a name="l06589"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab11568ea5666db75b341716ea6d626fd"> 6589</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOG      0x00000040  // Port G Reset Control</span></div><div class="line"><a name="l06590"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab9e6ded48a9db2e684cdc1a229ca241d"> 6590</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOF      0x00000020  // Port F Reset Control</span></div><div class="line"><a name="l06591"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae4f24aec48c44ec5b917c8d918dd6418"> 6591</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOE      0x00000010  // Port E Reset Control</span></div><div class="line"><a name="l06592"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9255c48736961c0922c43acf69248952"> 6592</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOD      0x00000008  // Port D Reset Control</span></div><div class="line"><a name="l06593"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae3ceeed92b9ea4fb3cafb9d2c22c3ad0"> 6593</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOC      0x00000004  // Port C Reset Control</span></div><div class="line"><a name="l06594"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a349d96d19c02d0edb2b1c3c2ecab21a1"> 6594</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOB      0x00000002  // Port B Reset Control</span></div><div class="line"><a name="l06595"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7d4daa127c565709971e28afc0144ff6"> 6595</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCR2_GPIOA      0x00000001  // Port A Reset Control</span></div><div class="line"><a name="l06596"></a><span class="lineno"> 6596</span>&#160;</div><div class="line"><a name="l06597"></a><span class="lineno"> 6597</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06598"></a><span class="lineno"> 6598</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06599"></a><span class="lineno"> 6599</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RIS register.</span></div><div class="line"><a name="l06600"></a><span class="lineno"> 6600</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06602"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab0bfa3bae579b53620e5c32eeea9754c"> 6602</a></span>&#160;<span class="preprocessor">#define SYSCTL_RIS_MOSCPUPRIS   0x00000100  // MOSC Power Up Raw Interrupt</span></div><div class="line"><a name="l06603"></a><span class="lineno"> 6603</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l06604"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afbff7e2f4937563ef5396053afc6713a"> 6604</a></span>&#160;<span class="preprocessor">#define SYSCTL_RIS_USBPLLLRIS   0x00000080  // USB PLL Lock Raw Interrupt</span></div><div class="line"><a name="l06605"></a><span class="lineno"> 6605</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l06606"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab4b46aa0c168f00095a5a4994467c539"> 6606</a></span>&#160;<span class="preprocessor">#define SYSCTL_RIS_PLLLRIS      0x00000040  // PLL Lock Raw Interrupt Status</span></div><div class="line"><a name="l06607"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a043a18036c8a16fa3c72fc2823af8a5c"> 6607</a></span>&#160;<span class="preprocessor">#define SYSCTL_RIS_MOFRIS       0x00000008  // Main Oscillator Fault Raw</span></div><div class="line"><a name="l06608"></a><span class="lineno"> 6608</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l06609"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8830434fff930be690343b1a506c5802"> 6609</a></span>&#160;<span class="preprocessor">#define SYSCTL_RIS_BORRIS       0x00000002  // Brown-Out Reset Raw Interrupt</span></div><div class="line"><a name="l06610"></a><span class="lineno"> 6610</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l06611"></a><span class="lineno"> 6611</span>&#160;</div><div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06614"></a><span class="lineno"> 6614</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_IMC register.</span></div><div class="line"><a name="l06615"></a><span class="lineno"> 6615</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06616"></a><span class="lineno"> 6616</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06617"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0e9e13a620e765e7736850ab7679eefc"> 6617</a></span>&#160;<span class="preprocessor">#define SYSCTL_IMC_MOSCPUPIM    0x00000100  // MOSC Power Up Interrupt Mask</span></div><div class="line"><a name="l06618"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a18f7c58233d8b834658aa8a7588b1316"> 6618</a></span>&#160;<span class="preprocessor">#define SYSCTL_IMC_USBPLLLIM    0x00000080  // USB PLL Lock Interrupt Mask</span></div><div class="line"><a name="l06619"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af73977c87d091aa6159296f472745bf1"> 6619</a></span>&#160;<span class="preprocessor">#define SYSCTL_IMC_PLLLIM       0x00000040  // PLL Lock Interrupt Mask</span></div><div class="line"><a name="l06620"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a54fa62dfa94ad6fe4cf33584b92b1840"> 6620</a></span>&#160;<span class="preprocessor">#define SYSCTL_IMC_MOFIM        0x00000008  // Main Oscillator Fault Interrupt</span></div><div class="line"><a name="l06621"></a><span class="lineno"> 6621</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l06622"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1e2b48e339478299a6d07294ca3979bf"> 6622</a></span>&#160;<span class="preprocessor">#define SYSCTL_IMC_BORIM        0x00000002  // Brown-Out Reset Interrupt Mask</span></div><div class="line"><a name="l06623"></a><span class="lineno"> 6623</span>&#160;</div><div class="line"><a name="l06624"></a><span class="lineno"> 6624</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06625"></a><span class="lineno"> 6625</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06626"></a><span class="lineno"> 6626</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_MISC register.</span></div><div class="line"><a name="l06627"></a><span class="lineno"> 6627</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06628"></a><span class="lineno"> 6628</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06629"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a39b53fa64655b23d0a0fdbf9f604dd46"> 6629</a></span>&#160;<span class="preprocessor">#define SYSCTL_MISC_MOSCPUPMIS  0x00000100  // MOSC Power Up Masked Interrupt</span></div><div class="line"><a name="l06630"></a><span class="lineno"> 6630</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l06631"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0d75024828b61b8570be7a518d0d308a"> 6631</a></span>&#160;<span class="preprocessor">#define SYSCTL_MISC_USBPLLLMIS  0x00000080  // USB PLL Lock Masked Interrupt</span></div><div class="line"><a name="l06632"></a><span class="lineno"> 6632</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l06633"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a393020f45f93446f69823444302de1b4"> 6633</a></span>&#160;<span class="preprocessor">#define SYSCTL_MISC_PLLLMIS     0x00000040  // PLL Lock Masked Interrupt Status</span></div><div class="line"><a name="l06634"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1cd11060075cd940baa520848f9092d8"> 6634</a></span>&#160;<span class="preprocessor">#define SYSCTL_MISC_MOFMIS      0x00000008  // Main Oscillator Fault Masked</span></div><div class="line"><a name="l06635"></a><span class="lineno"> 6635</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l06636"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab3ca5b7ac46ab12145d4f7f2d29cc0bd"> 6636</a></span>&#160;<span class="preprocessor">#define SYSCTL_MISC_BORMIS      0x00000002  // BOR Masked Interrupt Status</span></div><div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160;</div><div class="line"><a name="l06638"></a><span class="lineno"> 6638</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06639"></a><span class="lineno"> 6639</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06640"></a><span class="lineno"> 6640</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RESC register.</span></div><div class="line"><a name="l06641"></a><span class="lineno"> 6641</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06643"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a78a489a3461f0a1030166f2eb457b01a"> 6643</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_MOSCFAIL    0x00010000  // MOSC Failure Reset</span></div><div class="line"><a name="l06644"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5259680ab0eede32935d6b6ee12744f6"> 6644</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_WDT1        0x00000020  // Watchdog Timer 1 Reset</span></div><div class="line"><a name="l06645"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae8083764645fb2f1c454121a9cd6c280"> 6645</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_SW          0x00000010  // Software Reset</span></div><div class="line"><a name="l06646"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae5ef0182c55f62f02947303b53f6faea"> 6646</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_WDT0        0x00000008  // Watchdog Timer 0 Reset</span></div><div class="line"><a name="l06647"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a09aa727dc2aff547d05a0acd47b2887a"> 6647</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_BOR         0x00000004  // Brown-Out Reset</span></div><div class="line"><a name="l06648"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3e84c488a026bab3831a04c55f3b7f27"> 6648</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_POR         0x00000002  // Power-On Reset</span></div><div class="line"><a name="l06649"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4ac589004611f905c614ba65329f91ca"> 6649</a></span>&#160;<span class="preprocessor">#define SYSCTL_RESC_EXT         0x00000001  // External Reset</span></div><div class="line"><a name="l06650"></a><span class="lineno"> 6650</span>&#160;</div><div class="line"><a name="l06651"></a><span class="lineno"> 6651</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06652"></a><span class="lineno"> 6652</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06653"></a><span class="lineno"> 6653</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCC register.</span></div><div class="line"><a name="l06654"></a><span class="lineno"> 6654</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06655"></a><span class="lineno"> 6655</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06656"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5590c014f49535187c545a5ab327e6a3"> 6656</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_ACG          0x08000000  // Auto Clock Gating</span></div><div class="line"><a name="l06657"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a719b4628723fd5b2f675a111ef9aa851"> 6657</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_SYSDIV_M     0x07800000  // System Clock Divisor</span></div><div class="line"><a name="l06658"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af8fb495f4cdd46774964a5f822087001"> 6658</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_USESYSDIV    0x00400000  // Enable System Clock Divider</span></div><div class="line"><a name="l06659"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a35905e3ba9779f862e9e0e6c33061158"> 6659</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_PWRDN        0x00002000  // PLL Power Down</span></div><div class="line"><a name="l06660"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a97ff3e281b18a61b1d23718154d69110"> 6660</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_BYPASS       0x00000800  // PLL Bypass</span></div><div class="line"><a name="l06661"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5df997a8860ccb7286d15ba776d5142d"> 6661</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_M       0x000007C0  // Crystal Value</span></div><div class="line"><a name="l06662"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a44a8b4241783ac33e9996216ed3dc89b"> 6662</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_4MHZ    0x00000180  // 4 MHz</span></div><div class="line"><a name="l06663"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a51d9c6ad2f8cc1cd9b00c2dc303eb7e9"> 6663</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_4_09MHZ 0x000001C0  // 4.096 MHz</span></div><div class="line"><a name="l06664"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a38dccf2918ed0618eb84d682584ab39c"> 6664</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_4_91MHZ 0x00000200  // 4.9152 MHz</span></div><div class="line"><a name="l06665"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afd1a443f5b1f5fb7619d158d8ce907ee"> 6665</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_5MHZ    0x00000240  // 5 MHz</span></div><div class="line"><a name="l06666"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5fbd56bfc31975d5580993007d59f853"> 6666</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_5_12MHZ 0x00000280  // 5.12 MHz</span></div><div class="line"><a name="l06667"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a20d5f738a48a27e368401a91d7d5dfb0"> 6667</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_6MHZ    0x000002C0  // 6 MHz</span></div><div class="line"><a name="l06668"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a207cdaad068b86b974b6d2a94155ba4d"> 6668</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_6_14MHZ 0x00000300  // 6.144 MHz</span></div><div class="line"><a name="l06669"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2a4104ca2b6e4ef5bbad05d6c585f3f2"> 6669</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_7_37MHZ 0x00000340  // 7.3728 MHz</span></div><div class="line"><a name="l06670"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac7f6dc891992fbb36479cb93c890b9dc"> 6670</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_8MHZ    0x00000380  // 8 MHz</span></div><div class="line"><a name="l06671"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a408c5f958a17c67a996c6f865e07fa2b"> 6671</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_8_19MHZ 0x000003C0  // 8.192 MHz</span></div><div class="line"><a name="l06672"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a80613faded2c042888968ed7f16fd34e"> 6672</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_10MHZ   0x00000400  // 10 MHz</span></div><div class="line"><a name="l06673"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a12a3c5f4e8faaf23af0ef56f5e8c3882"> 6673</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_12MHZ   0x00000440  // 12 MHz</span></div><div class="line"><a name="l06674"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a67d60d68789c681936b41ce0bd142979"> 6674</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_12_2MHZ 0x00000480  // 12.288 MHz</span></div><div class="line"><a name="l06675"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeb76519bbcc9190cac9d3393271db4b8"> 6675</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_13_5MHZ 0x000004C0  // 13.56 MHz</span></div><div class="line"><a name="l06676"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a85b074d18af36e8c9321f1ced4ad9bec"> 6676</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_14_3MHZ 0x00000500  // 14.31818 MHz</span></div><div class="line"><a name="l06677"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa74d6bee63b8863a09520df7ed034592"> 6677</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_16MHZ   0x00000540  // 16 MHz</span></div><div class="line"><a name="l06678"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2cbfecf826d684f71d1c16dc2b5b939e"> 6678</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_16_3MHZ 0x00000580  // 16.384 MHz</span></div><div class="line"><a name="l06679"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6e04b22e596a310c35bcdf1ec3f845bd"> 6679</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_18MHZ   0x000005C0  // 18.0 MHz</span></div><div class="line"><a name="l06680"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a644d253b4d636d03d45e856f3d3bd433"> 6680</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_20MHZ   0x00000600  // 20.0 MHz</span></div><div class="line"><a name="l06681"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae2d75551109a7cc91335aa79d3333f7d"> 6681</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_24MHZ   0x00000640  // 24.0 MHz</span></div><div class="line"><a name="l06682"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2f011bc79c6165c8fe69ecd5170eaf9c"> 6682</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_XTAL_25MHZ   0x00000680  // 25.0 MHz</span></div><div class="line"><a name="l06683"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a75e7bedea67b510c86da55247b5fb2ac"> 6683</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_OSCSRC_M     0x00000030  // Oscillator Source</span></div><div class="line"><a name="l06684"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af3941f513e108623482be430f3f7b53d"> 6684</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_OSCSRC_MAIN  0x00000000  // MOSC</span></div><div class="line"><a name="l06685"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac778c87d200296b59cd6f1677e7dc933"> 6685</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_OSCSRC_INT   0x00000010  // IOSC</span></div><div class="line"><a name="l06686"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5886833e87f9efa8145163267953ca50"> 6686</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_OSCSRC_INT4  0x00000020  // IOSC/4</span></div><div class="line"><a name="l06687"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af2ddb4f47bb269217c0ecd59dfa741c8"> 6687</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_OSCSRC_30    0x00000030  // 30 kHz</span></div><div class="line"><a name="l06688"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aabd0bfee458c4b7f2f483ec08fa9c82d"> 6688</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_IOSCDIS      0x00000002  // Internal Oscillator Disable</span></div><div class="line"><a name="l06689"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3d2bb3a1bc4e46017c5c8f25185e3ed3"> 6689</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_MOSCDIS      0x00000001  // Main Oscillator Disable</span></div><div class="line"><a name="l06690"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acec4f9e17ebfb07b682d8a59693a8db3"> 6690</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC_SYSDIV_S     23</span></div><div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160;</div><div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06693"></a><span class="lineno"> 6693</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06694"></a><span class="lineno"> 6694</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_GPIOHBCTL</span></div><div class="line"><a name="l06695"></a><span class="lineno"> 6695</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l06696"></a><span class="lineno"> 6696</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06697"></a><span class="lineno"> 6697</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06698"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0483090ce2140b5db668459ae294d12e"> 6698</a></span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTF  0x00000020  // Port F Advanced High-Performance</span></div><div class="line"><a name="l06699"></a><span class="lineno"> 6699</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l06700"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a17d2d81d71284849b077d6e446ebc06a"> 6700</a></span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTE  0x00000010  // Port E Advanced High-Performance</span></div><div class="line"><a name="l06701"></a><span class="lineno"> 6701</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l06702"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6c2eda9f1a6327b6a8231658c669bda7"> 6702</a></span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTD  0x00000008  // Port D Advanced High-Performance</span></div><div class="line"><a name="l06703"></a><span class="lineno"> 6703</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l06704"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad23f76581152dc78675508920b334e52"> 6704</a></span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTC  0x00000004  // Port C Advanced High-Performance</span></div><div class="line"><a name="l06705"></a><span class="lineno"> 6705</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l06706"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a30e677036aef32db26aae7297b732baa"> 6706</a></span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTB  0x00000002  // Port B Advanced High-Performance</span></div><div class="line"><a name="l06707"></a><span class="lineno"> 6707</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l06708"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acbf33723e49cff0a0748381de5933880"> 6708</a></span>&#160;<span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTA  0x00000001  // Port A Advanced High-Performance</span></div><div class="line"><a name="l06709"></a><span class="lineno"> 6709</span>&#160;                                            <span class="comment">// Bus</span></div><div class="line"><a name="l06710"></a><span class="lineno"> 6710</span>&#160;</div><div class="line"><a name="l06711"></a><span class="lineno"> 6711</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06712"></a><span class="lineno"> 6712</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCC2 register.</span></div><div class="line"><a name="l06714"></a><span class="lineno"> 6714</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06715"></a><span class="lineno"> 6715</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06716"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae5f20734a9ca83207a16e5ef75318940"> 6716</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_USERCC2     0x80000000  // Use RCC2</span></div><div class="line"><a name="l06717"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa06ac42bcfd26bc1d713eba6f7acf74d"> 6717</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_DIV400      0x40000000  // Divide PLL as 400 MHz vs. 200</span></div><div class="line"><a name="l06718"></a><span class="lineno"> 6718</span>&#160;                                            <span class="comment">// MHz</span></div><div class="line"><a name="l06719"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7f848a6822999ad303f55dcec9e9066b"> 6719</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_M   0x1F800000  // System Clock Divisor 2</span></div><div class="line"><a name="l06720"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1696e40979a41522329f8b13a2fcdc5a"> 6720</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_2   0x00800000  // System clock /2</span></div><div class="line"><a name="l06721"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a10b4a29ac7c0a486c0d488e1fb68c676"> 6721</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_3   0x01000000  // System clock /3</span></div><div class="line"><a name="l06722"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0133b78e6267359736e03262ff8e0df1"> 6722</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_4   0x01800000  // System clock /4</span></div><div class="line"><a name="l06723"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa653e15b995c4c745441ecb8ac6deff6"> 6723</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_5   0x02000000  // System clock /5</span></div><div class="line"><a name="l06724"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2146200c7763cc832cac4ad1ed80b477"> 6724</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_6   0x02800000  // System clock /6</span></div><div class="line"><a name="l06725"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8f01a161adaa17aa252bdaeac805b92a"> 6725</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_7   0x03000000  // System clock /7</span></div><div class="line"><a name="l06726"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad3fd1508b11e51552c62dfc69c757327"> 6726</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_8   0x03800000  // System clock /8</span></div><div class="line"><a name="l06727"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af13d78d9329e9dc288b2dcccca5d8bb0"> 6727</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_9   0x04000000  // System clock /9</span></div><div class="line"><a name="l06728"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a97da838c5ae92e35bf3bced25b06c4ae"> 6728</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_10  0x04800000  // System clock /10</span></div><div class="line"><a name="l06729"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a28d3890f45773b56f069cc8f20b83f53"> 6729</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_11  0x05000000  // System clock /11</span></div><div class="line"><a name="l06730"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeada8a6fb2dee3dfc6446c7ceccc365c"> 6730</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_12  0x05800000  // System clock /12</span></div><div class="line"><a name="l06731"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af69251d11515de5a3b723d87b7f25a00"> 6731</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_13  0x06000000  // System clock /13</span></div><div class="line"><a name="l06732"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aef721890ef4809f4b8d36cfb88772cfd"> 6732</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_14  0x06800000  // System clock /14</span></div><div class="line"><a name="l06733"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab841b6c93eccf5dcf2b521f184655561"> 6733</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_15  0x07000000  // System clock /15</span></div><div class="line"><a name="l06734"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae2ab3bc27115651917a667d7566942e0"> 6734</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_16  0x07800000  // System clock /16</span></div><div class="line"><a name="l06735"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4bce9b742a90a67f5675dbdc65b76c24"> 6735</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_17  0x08000000  // System clock /17</span></div><div class="line"><a name="l06736"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa19b6865cf8e31c6b286c70e5ffe4f98"> 6736</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_18  0x08800000  // System clock /18</span></div><div class="line"><a name="l06737"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1788e461dbf205e6d1aa42261007dae3"> 6737</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_19  0x09000000  // System clock /19</span></div><div class="line"><a name="l06738"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abb17d1024006a748f96ec78b0976863f"> 6738</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_20  0x09800000  // System clock /20</span></div><div class="line"><a name="l06739"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a51adce3f4be55725fb0965ceaa86cc2e"> 6739</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_21  0x0A000000  // System clock /21</span></div><div class="line"><a name="l06740"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ace8865cc8e826ebaffd182e1828e6ff3"> 6740</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_22  0x0A800000  // System clock /22</span></div><div class="line"><a name="l06741"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaac95af08a762605143afe0c140bce1c"> 6741</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_23  0x0B000000  // System clock /23</span></div><div class="line"><a name="l06742"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aacb44d2e2b9d15ab00000cb1fea1a808"> 6742</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_24  0x0B800000  // System clock /24</span></div><div class="line"><a name="l06743"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a83ea3769706d9b8d63674ce431036334"> 6743</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_25  0x0C000000  // System clock /25</span></div><div class="line"><a name="l06744"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9673a4bd63f0fe802b9f7d3c8f802a62"> 6744</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_26  0x0C800000  // System clock /26</span></div><div class="line"><a name="l06745"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad600b814c8e2871f41e6dc971281f2fe"> 6745</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_27  0x0D000000  // System clock /27</span></div><div class="line"><a name="l06746"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3efaa98bd94bdcd8b99a06f2f960ad57"> 6746</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_28  0x0D800000  // System clock /28</span></div><div class="line"><a name="l06747"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3582a5a5778cdc4472c540709969cac9"> 6747</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_29  0x0E000000  // System clock /29</span></div><div class="line"><a name="l06748"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a354bef46a834bb95e0194663175e2e31"> 6748</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_30  0x0E800000  // System clock /30</span></div><div class="line"><a name="l06749"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae46360bd48b4fd38bbc0d2d3a87a5988"> 6749</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_31  0x0F000000  // System clock /31</span></div><div class="line"><a name="l06750"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#add89754bed34711115f48f69c31ded1f"> 6750</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_32  0x0F800000  // System clock /32</span></div><div class="line"><a name="l06751"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0893fc8cf6a117ae801642b4f396fcdd"> 6751</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_33  0x10000000  // System clock /33</span></div><div class="line"><a name="l06752"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac3c640a96b8761274cd82448f1b6e27a"> 6752</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_34  0x10800000  // System clock /34</span></div><div class="line"><a name="l06753"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab44467280531044fb7fec97d09b87878"> 6753</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_35  0x11000000  // System clock /35</span></div><div class="line"><a name="l06754"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a19c16ce27f409a3f0065ec942602b56b"> 6754</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_36  0x11800000  // System clock /36</span></div><div class="line"><a name="l06755"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afb3ef6512fd0306b3b6be77ecf4ac886"> 6755</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_37  0x12000000  // System clock /37</span></div><div class="line"><a name="l06756"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a88caecc2a25998c81ae78c0853fce442"> 6756</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_38  0x12800000  // System clock /38</span></div><div class="line"><a name="l06757"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a68dafb1b954368dce671bc05823d715d"> 6757</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_39  0x13000000  // System clock /39</span></div><div class="line"><a name="l06758"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7dd1f800d7c87320ab1713b5efbc61ea"> 6758</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_40  0x13800000  // System clock /40</span></div><div class="line"><a name="l06759"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af9f43da1de4977d27ee74cdb571800c6"> 6759</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_41  0x14000000  // System clock /41</span></div><div class="line"><a name="l06760"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaf1a5e04184bba0a686cd554c1ab7add"> 6760</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_42  0x14800000  // System clock /42</span></div><div class="line"><a name="l06761"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aac0ba1c10a72179fe6d9a8e86fb2ddc1"> 6761</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_43  0x15000000  // System clock /43</span></div><div class="line"><a name="l06762"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeb5141576263b6349382f5d9afde3d89"> 6762</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_44  0x15800000  // System clock /44</span></div><div class="line"><a name="l06763"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adf57da4295b9b87e205297ca415e0a36"> 6763</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_45  0x16000000  // System clock /45</span></div><div class="line"><a name="l06764"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a52505f5dc4d7467b67989d8dff26a728"> 6764</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_46  0x16800000  // System clock /46</span></div><div class="line"><a name="l06765"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a54c0e6b16c300d8778f0631885d2265c"> 6765</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_47  0x17000000  // System clock /47</span></div><div class="line"><a name="l06766"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1b75403110d4f7223a58380fa4268755"> 6766</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_48  0x17800000  // System clock /48</span></div><div class="line"><a name="l06767"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad89dc2205e58a46b340cef0f7aeb2fc7"> 6767</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_49  0x18000000  // System clock /49</span></div><div class="line"><a name="l06768"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3a6fe72d7979e513615c3ba12e818581"> 6768</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_50  0x18800000  // System clock /50</span></div><div class="line"><a name="l06769"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa0ff36997ecd481760c43bce10342916"> 6769</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_51  0x19000000  // System clock /51</span></div><div class="line"><a name="l06770"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a82e23d7d44012a46dba2384a36fdc512"> 6770</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_52  0x19800000  // System clock /52</span></div><div class="line"><a name="l06771"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa97efb4207a75c0a4ae4b483d65668eb"> 6771</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_53  0x1A000000  // System clock /53</span></div><div class="line"><a name="l06772"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9b125db2f4f8b85e0ca3c723dbbe783a"> 6772</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_54  0x1A800000  // System clock /54</span></div><div class="line"><a name="l06773"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aee394d5d80ccdca3af6e641579a119a9"> 6773</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_55  0x1B000000  // System clock /55</span></div><div class="line"><a name="l06774"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad868ddb454c43b89de4ff5628340f87a"> 6774</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_56  0x1B800000  // System clock /56</span></div><div class="line"><a name="l06775"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae41fa375a985a9ae7a0ac4d2ad1867c3"> 6775</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_57  0x1C000000  // System clock /57</span></div><div class="line"><a name="l06776"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a741e2636804ade438a4ef1fb6fe88335"> 6776</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_58  0x1C800000  // System clock /58</span></div><div class="line"><a name="l06777"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa449e1a8c9f2c67e79eb80574bbc1815"> 6777</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_59  0x1D000000  // System clock /59</span></div><div class="line"><a name="l06778"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adf0f92c24275ca69646e4949e6c95ebb"> 6778</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_60  0x1D800000  // System clock /60</span></div><div class="line"><a name="l06779"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8b581b6afd7feea1c7e5cf249a661329"> 6779</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_61  0x1E000000  // System clock /61</span></div><div class="line"><a name="l06780"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad007485a227432ffee067867764942a2"> 6780</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_62  0x1E800000  // System clock /62</span></div><div class="line"><a name="l06781"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a20b9fbef7aff60d8bf7d84f37363d78f"> 6781</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_63  0x1F000000  // System clock /63</span></div><div class="line"><a name="l06782"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab5c8db931a7b76c4b8a437a07ca746df"> 6782</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_64  0x1F800000  // System clock /64</span></div><div class="line"><a name="l06783"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a22f13ac333a74a868044424d01f853b3"> 6783</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2LSB  0x00400000  // Additional LSB for SYSDIV2</span></div><div class="line"><a name="l06784"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a27e58030fca66cf089e0fd0229c0db28"> 6784</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_USBPWRDN    0x00004000  // Power-Down USB PLL</span></div><div class="line"><a name="l06785"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5aeb661402986a55ada899546102f7df"> 6785</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_PWRDN2      0x00002000  // Power-Down PLL 2</span></div><div class="line"><a name="l06786"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a00ba5e9742453395621589a080457f63"> 6786</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_BYPASS2     0x00000800  // PLL Bypass 2</span></div><div class="line"><a name="l06787"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afdb53185ed0afb41bf88b1db0366084b"> 6787</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_M   0x00000070  // Oscillator Source 2</span></div><div class="line"><a name="l06788"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a34642a723febd6019770b96e0cdf33f9"> 6788</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_MO  0x00000000  // MOSC</span></div><div class="line"><a name="l06789"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8dd5ce38019792e638eac02ba2fdfa03"> 6789</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_IO  0x00000010  // PIOSC</span></div><div class="line"><a name="l06790"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8615d3489722b0a364795d1ba561a20b"> 6790</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_IO4 0x00000020  // PIOSC/4</span></div><div class="line"><a name="l06791"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a78b0d3729fddcec07ce810fc59cb5f5c"> 6791</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_30  0x00000030  // 30 kHz</span></div><div class="line"><a name="l06792"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad9a3749bef22de7ffc9a143011b0178b"> 6792</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_32  0x00000070  // 32.768 kHz</span></div><div class="line"><a name="l06793"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aed06c906f00b879806419ee043f2d78c"> 6793</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_S   23</span></div><div class="line"><a name="l06794"></a><span class="lineno"> 6794</span>&#160;</div><div class="line"><a name="l06795"></a><span class="lineno"> 6795</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06796"></a><span class="lineno"> 6796</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06797"></a><span class="lineno"> 6797</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_MOSCCTL register.</span></div><div class="line"><a name="l06798"></a><span class="lineno"> 6798</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06799"></a><span class="lineno"> 6799</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06800"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aad290593a7a5690ac2f0515a1ef83cb8"> 6800</a></span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL_NOXTAL   0x00000004  // No Crystal Connected</span></div><div class="line"><a name="l06801"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa7a5cb84236f5c8c176ed467c578dbd2"> 6801</a></span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL_MOSCIM   0x00000002  // MOSC Failure Action</span></div><div class="line"><a name="l06802"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a092e760a4bc66d3544f29ff175df9366"> 6802</a></span>&#160;<span class="preprocessor">#define SYSCTL_MOSCCTL_CVAL     0x00000001  // Clock Validation for MOSC</span></div><div class="line"><a name="l06803"></a><span class="lineno"> 6803</span>&#160;</div><div class="line"><a name="l06804"></a><span class="lineno"> 6804</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06805"></a><span class="lineno"> 6805</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06806"></a><span class="lineno"> 6806</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGC0 register.</span></div><div class="line"><a name="l06807"></a><span class="lineno"> 6807</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06808"></a><span class="lineno"> 6808</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06809"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4fa825c53cc10308fdc00118c808aaaa"> 6809</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_WDT1       0x10000000  // WDT1 Clock Gating Control</span></div><div class="line"><a name="l06810"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af6f5ddb29a30b20af1155b9a1a3de252"> 6810</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_CAN1       0x02000000  // CAN1 Clock Gating Control</span></div><div class="line"><a name="l06811"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a054565f6e713f12067a1a28679c329a5"> 6811</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_CAN0       0x01000000  // CAN0 Clock Gating Control</span></div><div class="line"><a name="l06812"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1984549e63d7fca57778cafa54676797"> 6812</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_PWM0       0x00100000  // PWM Clock Gating Control</span></div><div class="line"><a name="l06813"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aff8aded250106fc10c74bad999b10da9"> 6813</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC1       0x00020000  // ADC1 Clock Gating Control</span></div><div class="line"><a name="l06814"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a98e1b15bb56b59c0896a2840ecf77f74"> 6814</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC0       0x00010000  // ADC0 Clock Gating Control</span></div><div class="line"><a name="l06815"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5e40813c301962e9e45ac373c0c83f6c"> 6815</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC1SPD_M  0x00000C00  // ADC1 Sample Speed</span></div><div class="line"><a name="l06816"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a09bff4e86f9034da350a2f023ba9ffc3"> 6816</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC1SPD_125K \</span></div><div class="line"><a name="l06817"></a><span class="lineno"> 6817</span>&#160;<span class="preprocessor">                                0x00000000  // 125K samples/second</span></div><div class="line"><a name="l06818"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac0b3d6d0d43173ef7d4cce6ea461c6b2"> 6818</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC1SPD_250K \</span></div><div class="line"><a name="l06819"></a><span class="lineno"> 6819</span>&#160;<span class="preprocessor">                                0x00000400  // 250K samples/second</span></div><div class="line"><a name="l06820"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ada155016fa7c2bb5e6e7456519e1ce18"> 6820</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC1SPD_500K \</span></div><div class="line"><a name="l06821"></a><span class="lineno"> 6821</span>&#160;<span class="preprocessor">                                0x00000800  // 500K samples/second</span></div><div class="line"><a name="l06822"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a945bd242ec87cdbefa4c5483f3caa46a"> 6822</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC1SPD_1M 0x00000C00  // 1M samples/second</span></div><div class="line"><a name="l06823"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4733c11342c7a7a41f041473ed2c3b4c"> 6823</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC0SPD_M  0x00000300  // ADC0 Sample Speed</span></div><div class="line"><a name="l06824"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a66994fb6d22ec2f42398087612ed2afe"> 6824</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC0SPD_125K \</span></div><div class="line"><a name="l06825"></a><span class="lineno"> 6825</span>&#160;<span class="preprocessor">                                0x00000000  // 125K samples/second</span></div><div class="line"><a name="l06826"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acaf34b6ffe0a073bf86249b3db8ceccd"> 6826</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC0SPD_250K \</span></div><div class="line"><a name="l06827"></a><span class="lineno"> 6827</span>&#160;<span class="preprocessor">                                0x00000100  // 250K samples/second</span></div><div class="line"><a name="l06828"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad2341f69b5af4903560c0d0fc0e2de4e"> 6828</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC0SPD_500K \</span></div><div class="line"><a name="l06829"></a><span class="lineno"> 6829</span>&#160;<span class="preprocessor">                                0x00000200  // 500K samples/second</span></div><div class="line"><a name="l06830"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acfb87a2ca7a6b7ed068e86e0589ac9a0"> 6830</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_ADC0SPD_1M 0x00000300  // 1M samples/second</span></div><div class="line"><a name="l06831"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0cb3a3cbfd6490b48e55017b41acb0a8"> 6831</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_HIB        0x00000040  // HIB Clock Gating Control</span></div><div class="line"><a name="l06832"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2b86443842b3eb4d52682cc0497f269b"> 6832</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC0_WDT0       0x00000008  // WDT0 Clock Gating Control</span></div><div class="line"><a name="l06833"></a><span class="lineno"> 6833</span>&#160;</div><div class="line"><a name="l06834"></a><span class="lineno"> 6834</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06835"></a><span class="lineno"> 6835</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06836"></a><span class="lineno"> 6836</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGC1 register.</span></div><div class="line"><a name="l06837"></a><span class="lineno"> 6837</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06838"></a><span class="lineno"> 6838</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06839"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac7e297d17008b6f3450e4dd949f5b756"> 6839</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_COMP2      0x04000000  // Analog Comparator 2 Clock Gating</span></div><div class="line"><a name="l06840"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a516a369bcadbdbf7b137adeefa64279b"> 6840</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_COMP1      0x02000000  // Analog Comparator 1 Clock Gating</span></div><div class="line"><a name="l06841"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a36519538cd21e61b0678f6f052fd8625"> 6841</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_COMP0      0x01000000  // Analog Comparator 0 Clock Gating</span></div><div class="line"><a name="l06842"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9133e29a061c902bc0043fe7ca1c77db"> 6842</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_TIMER3     0x00080000  // Timer 3 Clock Gating Control</span></div><div class="line"><a name="l06843"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a345acd380b150f5fc87775276de29c76"> 6843</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_TIMER2     0x00040000  // Timer 2 Clock Gating Control</span></div><div class="line"><a name="l06844"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a07cf1babc4fac716141b8ebe171fac2f"> 6844</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_TIMER1     0x00020000  // Timer 1 Clock Gating Control</span></div><div class="line"><a name="l06845"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac151cde781f0cd2ffd54e94a0db1355a"> 6845</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_TIMER0     0x00010000  // Timer 0 Clock Gating Control</span></div><div class="line"><a name="l06846"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afc18f2ed044aba52b8223ff5b8ecdb09"> 6846</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_I2C1       0x00004000  // I2C1 Clock Gating Control</span></div><div class="line"><a name="l06847"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9ac0f12c064bac7f248458b23fed465f"> 6847</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_I2C0       0x00001000  // I2C0 Clock Gating Control</span></div><div class="line"><a name="l06848"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae3327aecbc05c3e277580d2e0de0b2a2"> 6848</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_QEI1       0x00000200  // QEI1 Clock Gating Control</span></div><div class="line"><a name="l06849"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0ebd5f79b8814794f5e80eda081a3ed4"> 6849</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_QEI0       0x00000100  // QEI0 Clock Gating Control</span></div><div class="line"><a name="l06850"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0007d85059eb36d4ccad50aa11dacc5c"> 6850</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_SSI1       0x00000020  // SSI1 Clock Gating Control</span></div><div class="line"><a name="l06851"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaa0e574200e7b899b6ae6bd60da59810"> 6851</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_SSI0       0x00000010  // SSI0 Clock Gating Control</span></div><div class="line"><a name="l06852"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a88a7622b1f52ecabdc9fe73d023bce23"> 6852</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_UART2      0x00000004  // UART2 Clock Gating Control</span></div><div class="line"><a name="l06853"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a980d7adb514a86ea683a954fbcbe2e4d"> 6853</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_UART1      0x00000002  // UART1 Clock Gating Control</span></div><div class="line"><a name="l06854"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8dde884efaa1896c9deacae5c6ac2029"> 6854</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC1_UART0      0x00000001  // UART0 Clock Gating Control</span></div><div class="line"><a name="l06855"></a><span class="lineno"> 6855</span>&#160;</div><div class="line"><a name="l06856"></a><span class="lineno"> 6856</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06857"></a><span class="lineno"> 6857</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06858"></a><span class="lineno"> 6858</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGC2 register.</span></div><div class="line"><a name="l06859"></a><span class="lineno"> 6859</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06860"></a><span class="lineno"> 6860</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06861"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af7dff4df47fc3d934a5d385e22f8f116"> 6861</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_USB0       0x00010000  // USB0 Clock Gating Control</span></div><div class="line"><a name="l06862"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa2e6deb5921a2eec91dfc3c9cf5a46ae"> 6862</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_UDMA       0x00002000  // Micro-DMA Clock Gating Control</span></div><div class="line"><a name="l06863"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af1d116d82eed7a63d7827012654c2adb"> 6863</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOJ      0x00000100  // Port J Clock Gating Control</span></div><div class="line"><a name="l06864"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a369587739f623a5c33cd2c41f5e7f70d"> 6864</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOH      0x00000080  // Port H Clock Gating Control</span></div><div class="line"><a name="l06865"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a860d099e184765643e642d71786f5889"> 6865</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOG      0x00000040  // Port G Clock Gating Control</span></div><div class="line"><a name="l06866"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a479df5cf9ff4cff7dfc010cd7eb7eac7"> 6866</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOF      0x00000020  // Port F Clock Gating Control</span></div><div class="line"><a name="l06867"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2d88112e11386e8240b771652bc12deb"> 6867</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOE      0x00000010  // Port E Clock Gating Control</span></div><div class="line"><a name="l06868"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0bb4617e52a33f77da598a37e906fe56"> 6868</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOD      0x00000008  // Port D Clock Gating Control</span></div><div class="line"><a name="l06869"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3447f7d25ae3f5fda0467185c0e7f9be"> 6869</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOC      0x00000004  // Port C Clock Gating Control</span></div><div class="line"><a name="l06870"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acd94341ad0023fe7d3be88920c0de2b8"> 6870</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOB      0x00000002  // Port B Clock Gating Control</span></div><div class="line"><a name="l06871"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab08336a56e19af04b62a6ed19c937c32"> 6871</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGC2_GPIOA      0x00000001  // Port A Clock Gating Control</span></div><div class="line"><a name="l06872"></a><span class="lineno"> 6872</span>&#160;</div><div class="line"><a name="l06873"></a><span class="lineno"> 6873</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06874"></a><span class="lineno"> 6874</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGC0 register.</span></div><div class="line"><a name="l06876"></a><span class="lineno"> 6876</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06877"></a><span class="lineno"> 6877</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06878"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a87ad52f39f480c7dc1f9873c26043c4d"> 6878</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_WDT1       0x10000000  // WDT1 Clock Gating Control</span></div><div class="line"><a name="l06879"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a787ba7e92c0802034b2c4095fa2bddb2"> 6879</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_CAN1       0x02000000  // CAN1 Clock Gating Control</span></div><div class="line"><a name="l06880"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9b4ddb156c36f679868fa07890200b01"> 6880</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_CAN0       0x01000000  // CAN0 Clock Gating Control</span></div><div class="line"><a name="l06881"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeb1cdc3bdacfac85a5d3a83ba9942ef7"> 6881</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_PWM0       0x00100000  // PWM Clock Gating Control</span></div><div class="line"><a name="l06882"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a58d8458856d71a4257b91576b821cf2e"> 6882</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_ADC1       0x00020000  // ADC1 Clock Gating Control</span></div><div class="line"><a name="l06883"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aedcfb30e25b838b940a37add4adf4ac7"> 6883</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_ADC0       0x00010000  // ADC0 Clock Gating Control</span></div><div class="line"><a name="l06884"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3d235313d17cf8b3da736e71e2882522"> 6884</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_HIB        0x00000040  // HIB Clock Gating Control</span></div><div class="line"><a name="l06885"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2ea078d4757444822e2c0090975b10cd"> 6885</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC0_WDT0       0x00000008  // WDT0 Clock Gating Control</span></div><div class="line"><a name="l06886"></a><span class="lineno"> 6886</span>&#160;</div><div class="line"><a name="l06887"></a><span class="lineno"> 6887</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06888"></a><span class="lineno"> 6888</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06889"></a><span class="lineno"> 6889</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGC1 register.</span></div><div class="line"><a name="l06890"></a><span class="lineno"> 6890</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06891"></a><span class="lineno"> 6891</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06892"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1427180a9ef50f8f531f755895f03fee"> 6892</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_COMP2      0x04000000  // Analog Comparator 2 Clock Gating</span></div><div class="line"><a name="l06893"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afcb0e34050fc6869715ca73aaf3e2ca6"> 6893</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_COMP1      0x02000000  // Analog Comparator 1 Clock Gating</span></div><div class="line"><a name="l06894"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa1831e1514f4bee868ef2a2c867712e3"> 6894</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_COMP0      0x01000000  // Analog Comparator 0 Clock Gating</span></div><div class="line"><a name="l06895"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1833f84664bceef67c2a2fcfa7e0a92c"> 6895</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_TIMER3     0x00080000  // Timer 3 Clock Gating Control</span></div><div class="line"><a name="l06896"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8baecc77f8e7f553ac887702eb91ffe7"> 6896</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_TIMER2     0x00040000  // Timer 2 Clock Gating Control</span></div><div class="line"><a name="l06897"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a76f84ada8fe14f3cbe584ebf9c7afd91"> 6897</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_TIMER1     0x00020000  // Timer 1 Clock Gating Control</span></div><div class="line"><a name="l06898"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a449dbbf8b57ad46035d1c825bb1bed15"> 6898</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_TIMER0     0x00010000  // Timer 0 Clock Gating Control</span></div><div class="line"><a name="l06899"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a51d3f290a5156bf36ccb4dc7ddb8cca7"> 6899</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_I2C1       0x00004000  // I2C1 Clock Gating Control</span></div><div class="line"><a name="l06900"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a03010ace78fdd719b736816f75c99460"> 6900</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_I2C0       0x00001000  // I2C0 Clock Gating Control</span></div><div class="line"><a name="l06901"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a85bf854f82dbd156faf1a35b1f8a6104"> 6901</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_QEI1       0x00000200  // QEI1 Clock Gating Control</span></div><div class="line"><a name="l06902"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a79bcbbca1a1ae97363795c6cabcc7695"> 6902</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_QEI0       0x00000100  // QEI0 Clock Gating Control</span></div><div class="line"><a name="l06903"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a262459a3d1d3cb690ee2a5790593b7b9"> 6903</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_SSI1       0x00000020  // SSI1 Clock Gating Control</span></div><div class="line"><a name="l06904"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a384a7562ced11297cd070b74e5f79c95"> 6904</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_SSI0       0x00000010  // SSI0 Clock Gating Control</span></div><div class="line"><a name="l06905"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6fb1f8e476c830255640dd1a8cfd8a96"> 6905</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_UART2      0x00000004  // UART2 Clock Gating Control</span></div><div class="line"><a name="l06906"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab2ead37d9a6768dbe2f0f51d77a26acd"> 6906</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_UART1      0x00000002  // UART1 Clock Gating Control</span></div><div class="line"><a name="l06907"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0cd965f0c3c6dfb78c7fb4eed89929af"> 6907</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC1_UART0      0x00000001  // UART0 Clock Gating Control</span></div><div class="line"><a name="l06908"></a><span class="lineno"> 6908</span>&#160;</div><div class="line"><a name="l06909"></a><span class="lineno"> 6909</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06910"></a><span class="lineno"> 6910</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06911"></a><span class="lineno"> 6911</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGC2 register.</span></div><div class="line"><a name="l06912"></a><span class="lineno"> 6912</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06913"></a><span class="lineno"> 6913</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06914"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a30765c3fdbdbf0dd6303ddd1b007bf04"> 6914</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_USB0       0x00010000  // USB0 Clock Gating Control</span></div><div class="line"><a name="l06915"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4aaff188177c40155d1a6869433ff0f6"> 6915</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_UDMA       0x00002000  // Micro-DMA Clock Gating Control</span></div><div class="line"><a name="l06916"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a13d91682aae57b4c21887b726b59bb59"> 6916</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOJ      0x00000100  // Port J Clock Gating Control</span></div><div class="line"><a name="l06917"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5f2705359bae015d398673800576f0b8"> 6917</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOH      0x00000080  // Port H Clock Gating Control</span></div><div class="line"><a name="l06918"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad1715c7698aa0424df7fcdcaebf38e5b"> 6918</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOG      0x00000040  // Port G Clock Gating Control</span></div><div class="line"><a name="l06919"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4148f3dc352d37c0cc970c0146aee83c"> 6919</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOF      0x00000020  // Port F Clock Gating Control</span></div><div class="line"><a name="l06920"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4ed3a48a104d34ca80957689517c755a"> 6920</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOE      0x00000010  // Port E Clock Gating Control</span></div><div class="line"><a name="l06921"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aee46cc3964fa56e75ccbe762c375224c"> 6921</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOD      0x00000008  // Port D Clock Gating Control</span></div><div class="line"><a name="l06922"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a21040b3a61660ac3b0d7d9a6f02b0d4d"> 6922</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOC      0x00000004  // Port C Clock Gating Control</span></div><div class="line"><a name="l06923"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaf34e69dc578897dc2d8c851ef447f70"> 6923</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOB      0x00000002  // Port B Clock Gating Control</span></div><div class="line"><a name="l06924"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7283d5e1af6a050235b48ce35311c518"> 6924</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGC2_GPIOA      0x00000001  // Port A Clock Gating Control</span></div><div class="line"><a name="l06925"></a><span class="lineno"> 6925</span>&#160;</div><div class="line"><a name="l06926"></a><span class="lineno"> 6926</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06927"></a><span class="lineno"> 6927</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06928"></a><span class="lineno"> 6928</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGC0 register.</span></div><div class="line"><a name="l06929"></a><span class="lineno"> 6929</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06930"></a><span class="lineno"> 6930</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06931"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0edeb229bd867179fcfc9cb346d94bb9"> 6931</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_WDT1       0x10000000  // WDT1 Clock Gating Control</span></div><div class="line"><a name="l06932"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a495b4baedc2b02f242d9529b469057f5"> 6932</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_CAN1       0x02000000  // CAN1 Clock Gating Control</span></div><div class="line"><a name="l06933"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a13ac382cf734e902c0187572d4aafd07"> 6933</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_CAN0       0x01000000  // CAN0 Clock Gating Control</span></div><div class="line"><a name="l06934"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae1a2de4587ec6da6abc43abe55b2b36e"> 6934</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_PWM0       0x00100000  // PWM Clock Gating Control</span></div><div class="line"><a name="l06935"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a041a059253ec68942447932b08f0ce0c"> 6935</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_ADC1       0x00020000  // ADC1 Clock Gating Control</span></div><div class="line"><a name="l06936"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a54aa48944b31b3613e8099cb38a892e4"> 6936</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_ADC0       0x00010000  // ADC0 Clock Gating Control</span></div><div class="line"><a name="l06937"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeb4d5a976f40af197b54ec45dec582de"> 6937</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_HIB        0x00000040  // HIB Clock Gating Control</span></div><div class="line"><a name="l06938"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaa5a0278e70e2fdca90da8eeee350bcb"> 6938</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC0_WDT0       0x00000008  // WDT0 Clock Gating Control</span></div><div class="line"><a name="l06939"></a><span class="lineno"> 6939</span>&#160;</div><div class="line"><a name="l06940"></a><span class="lineno"> 6940</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06941"></a><span class="lineno"> 6941</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06942"></a><span class="lineno"> 6942</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGC1 register.</span></div><div class="line"><a name="l06943"></a><span class="lineno"> 6943</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06944"></a><span class="lineno"> 6944</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06945"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a08b81d98c43d6ebec54ee8007c1eff37"> 6945</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_COMP2      0x04000000  // Analog Comparator 2 Clock Gating</span></div><div class="line"><a name="l06946"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa2869772c2a8d08ead8057ac9cfa1928"> 6946</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_COMP1      0x02000000  // Analog Comparator 1 Clock Gating</span></div><div class="line"><a name="l06947"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac24c4d633b3a0d60f242d59b33c02ff0"> 6947</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_COMP0      0x01000000  // Analog Comparator 0 Clock Gating</span></div><div class="line"><a name="l06948"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8f58979f1200c7027fb20649ab03f7bf"> 6948</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_TIMER3     0x00080000  // Timer 3 Clock Gating Control</span></div><div class="line"><a name="l06949"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1a77b61125b36c0b74ac8c9cf9bc018d"> 6949</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_TIMER2     0x00040000  // Timer 2 Clock Gating Control</span></div><div class="line"><a name="l06950"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7ff2852ac55277332554afc94a8b299d"> 6950</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_TIMER1     0x00020000  // Timer 1 Clock Gating Control</span></div><div class="line"><a name="l06951"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9ea3fb19368465217a9f7840607400d0"> 6951</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_TIMER0     0x00010000  // Timer 0 Clock Gating Control</span></div><div class="line"><a name="l06952"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaeed73afd7c63d4b66337aecdd0a6af5"> 6952</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_I2C1       0x00004000  // I2C1 Clock Gating Control</span></div><div class="line"><a name="l06953"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a84b1633dc62d0037d7ec6ce4c887c995"> 6953</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_I2C0       0x00001000  // I2C0 Clock Gating Control</span></div><div class="line"><a name="l06954"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9cb5444c601e3b89b160eb4d37125c33"> 6954</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_QEI1       0x00000200  // QEI1 Clock Gating Control</span></div><div class="line"><a name="l06955"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af94b77fbc2c8d2a26c86e267e16d5bdf"> 6955</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_QEI0       0x00000100  // QEI0 Clock Gating Control</span></div><div class="line"><a name="l06956"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a054508a788b05f63170f156bc42c2e5a"> 6956</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_SSI1       0x00000020  // SSI1 Clock Gating Control</span></div><div class="line"><a name="l06957"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a85c4d9cd69df8a87841cfc17c1d82c03"> 6957</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_SSI0       0x00000010  // SSI0 Clock Gating Control</span></div><div class="line"><a name="l06958"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab68f59f7b86a1687904f9b11aef570a1"> 6958</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_UART2      0x00000004  // UART2 Clock Gating Control</span></div><div class="line"><a name="l06959"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a78c3be80bbdf7ae01409e02fdf28d867"> 6959</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_UART1      0x00000002  // UART1 Clock Gating Control</span></div><div class="line"><a name="l06960"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afeb83530d7f1db573fab2faabfe5680d"> 6960</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC1_UART0      0x00000001  // UART0 Clock Gating Control</span></div><div class="line"><a name="l06961"></a><span class="lineno"> 6961</span>&#160;</div><div class="line"><a name="l06962"></a><span class="lineno"> 6962</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06963"></a><span class="lineno"> 6963</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06964"></a><span class="lineno"> 6964</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGC2 register.</span></div><div class="line"><a name="l06965"></a><span class="lineno"> 6965</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06966"></a><span class="lineno"> 6966</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06967"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5b70baea79eee5466573253dcf1b50e0"> 6967</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_USB0       0x00010000  // USB0 Clock Gating Control</span></div><div class="line"><a name="l06968"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2ddd53e563d543ded59ac8670f76738b"> 6968</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_UDMA       0x00002000  // Micro-DMA Clock Gating Control</span></div><div class="line"><a name="l06969"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a02be788adc9b46e20e10b0b0a5642340"> 6969</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOJ      0x00000100  // Port J Clock Gating Control</span></div><div class="line"><a name="l06970"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6c7fbefffb83a835042be706034234e3"> 6970</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOH      0x00000080  // Port H Clock Gating Control</span></div><div class="line"><a name="l06971"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9074f661ad6bec49a24aa5d365cfebb1"> 6971</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOG      0x00000040  // Port G Clock Gating Control</span></div><div class="line"><a name="l06972"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8f5577fc5dcc341a73478b7ba69256d8"> 6972</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOF      0x00000020  // Port F Clock Gating Control</span></div><div class="line"><a name="l06973"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5fb604bde52ee8c63864efffb782b9a4"> 6973</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOE      0x00000010  // Port E Clock Gating Control</span></div><div class="line"><a name="l06974"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab1c1883b097d1f7fdb178d930bc63c5d"> 6974</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOD      0x00000008  // Port D Clock Gating Control</span></div><div class="line"><a name="l06975"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a96c899698881e6446e7d8a913531d462"> 6975</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOC      0x00000004  // Port C Clock Gating Control</span></div><div class="line"><a name="l06976"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa4fdf4dc89e4eba524554f06b651f9c5"> 6976</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOB      0x00000002  // Port B Clock Gating Control</span></div><div class="line"><a name="l06977"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a32d3a2ba89d711da867ef980784a57d8"> 6977</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGC2_GPIOA      0x00000001  // Port A Clock Gating Control</span></div><div class="line"><a name="l06978"></a><span class="lineno"> 6978</span>&#160;</div><div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06980"></a><span class="lineno"> 6980</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06981"></a><span class="lineno"> 6981</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DSLPCLKCFG</span></div><div class="line"><a name="l06982"></a><span class="lineno"> 6982</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l06983"></a><span class="lineno"> 6983</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06984"></a><span class="lineno"> 6984</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06985"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1b3c59ae3b3863589ef68e67c4202dac"> 6985</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_M   0x1F800000  // Divider Field Override</span></div><div class="line"><a name="l06986"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1b01a23421cb9620a07ccff264a10bef"> 6986</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_1   0x00000000  // System clock /1</span></div><div class="line"><a name="l06987"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abda53377ba71dd85b98779dfa3c3d666"> 6987</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_2   0x00800000  // System clock /2</span></div><div class="line"><a name="l06988"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a71105b4c917bac63790eb87c3bf3f7ec"> 6988</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_3   0x01000000  // System clock /3</span></div><div class="line"><a name="l06989"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad1f6a618438bfcd8ad84ce8a2308dbaf"> 6989</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_4   0x01800000  // System clock /4</span></div><div class="line"><a name="l06990"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaea57987645457e5abf50ae97c03aff4"> 6990</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_64  0x1F800000  // System clock /64</span></div><div class="line"><a name="l06991"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9445639f8c69fde7b3b9ca1549829fea"> 6991</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_O_M   0x00000070  // Clock Source</span></div><div class="line"><a name="l06992"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a47879a1e439ec6cb70e5c2cecf9a6929"> 6992</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_O_IGN 0x00000000  // MOSC</span></div><div class="line"><a name="l06993"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0aaa16a439396f6e8353519efc2e768a"> 6993</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_O_IO  0x00000010  // PIOSC</span></div><div class="line"><a name="l06994"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae070195b67d298f67f224248df29e62c"> 6994</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_O_30  0x00000030  // 30 kHz</span></div><div class="line"><a name="l06995"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a04591e2b4f082dbe4761b9f481dc7492"> 6995</a></span>&#160;<span class="preprocessor">#define SYSCTL_DSLPCLKCFG_O_32  0x00000070  // 32.768 kHz</span></div><div class="line"><a name="l06996"></a><span class="lineno"> 6996</span>&#160;</div><div class="line"><a name="l06997"></a><span class="lineno"> 6997</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l06998"></a><span class="lineno"> 6998</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l06999"></a><span class="lineno"> 6999</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SYSPROP register.</span></div><div class="line"><a name="l07000"></a><span class="lineno"> 7000</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07001"></a><span class="lineno"> 7001</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07002"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a23fe88bea7d69df255daedf476353743"> 7002</a></span>&#160;<span class="preprocessor">#define SYSCTL_SYSPROP_FPU      0x00000001  // FPU Present</span></div><div class="line"><a name="l07003"></a><span class="lineno"> 7003</span>&#160;</div><div class="line"><a name="l07004"></a><span class="lineno"> 7004</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07005"></a><span class="lineno"> 7005</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07006"></a><span class="lineno"> 7006</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PIOSCCAL</span></div><div class="line"><a name="l07007"></a><span class="lineno"> 7007</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07008"></a><span class="lineno"> 7008</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07009"></a><span class="lineno"> 7009</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07010"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abe8883f93985822cf049113037a37158"> 7010</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_UTEN    0x80000000  // Use User Trim Value</span></div><div class="line"><a name="l07011"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4b7490f14b79ecf8591ed125410c3b91"> 7011</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_CAL     0x00000200  // Start Calibration</span></div><div class="line"><a name="l07012"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5cae7d8761f0d7acde6a1a5ca285d3e5"> 7012</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_UPDATE  0x00000100  // Update Trim</span></div><div class="line"><a name="l07013"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a90a55644ee915ecbec011e27cd7811ba"> 7013</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_UT_M    0x0000007F  // User Trim Value</span></div><div class="line"><a name="l07014"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad8c57369d862cdcc95680f165bc2c963"> 7014</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCCAL_UT_S    0</span></div><div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;</div><div class="line"><a name="l07016"></a><span class="lineno"> 7016</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07017"></a><span class="lineno"> 7017</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07018"></a><span class="lineno"> 7018</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PIOSCSTAT</span></div><div class="line"><a name="l07019"></a><span class="lineno"> 7019</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07020"></a><span class="lineno"> 7020</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07022"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2af2bc00a2a44ac8a7896ebc6607239c"> 7022</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_DT_M   0x007F0000  // Default Trim Value</span></div><div class="line"><a name="l07023"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a44ca577d83c7d3ab213c6d167b72fcfd"> 7023</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CR_M   0x00000300  // Calibration Result</span></div><div class="line"><a name="l07024"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afdf0d5f5291f6b7d90d9e07e51cd6b65"> 7024</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CRNONE 0x00000000  // Calibration has not been</span></div><div class="line"><a name="l07025"></a><span class="lineno"> 7025</span>&#160;                                            <span class="comment">// attempted</span></div><div class="line"><a name="l07026"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a21ba5d553e4388eca1e6f889afd5adf6"> 7026</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CRPASS 0x00000100  // The last calibration operation</span></div><div class="line"><a name="l07027"></a><span class="lineno"> 7027</span>&#160;                                            <span class="comment">// completed to meet 1% accuracy</span></div><div class="line"><a name="l07028"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6d43d2bbf8113c11892d6724160f25a8"> 7028</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CRFAIL 0x00000200  // The last calibration operation</span></div><div class="line"><a name="l07029"></a><span class="lineno"> 7029</span>&#160;                                            <span class="comment">// failed to meet 1% accuracy</span></div><div class="line"><a name="l07030"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa992d6d3707a3b716b341b2fd94ee829"> 7030</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CT_M   0x0000007F  // Calibration Trim Value</span></div><div class="line"><a name="l07031"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afda061fee0d481ac8a52b6cf3c7119a3"> 7031</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_DT_S   16</span></div><div class="line"><a name="l07032"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6ae7787ca4296d295cab0c8f32cffc65"> 7032</a></span>&#160;<span class="preprocessor">#define SYSCTL_PIOSCSTAT_CT_S   0</span></div><div class="line"><a name="l07033"></a><span class="lineno"> 7033</span>&#160;</div><div class="line"><a name="l07034"></a><span class="lineno"> 7034</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07035"></a><span class="lineno"> 7035</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07036"></a><span class="lineno"> 7036</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PLLFREQ0</span></div><div class="line"><a name="l07037"></a><span class="lineno"> 7037</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07038"></a><span class="lineno"> 7038</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07039"></a><span class="lineno"> 7039</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07040"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afef9d1e924a08a717cd2a179415f87ee"> 7040</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_MFRAC_M 0x000FFC00  // PLL M Fractional Value</span></div><div class="line"><a name="l07041"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a06f10c3bb3998d174a15051fed182d22"> 7041</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_MINT_M  0x000003FF  // PLL M Integer Value</span></div><div class="line"><a name="l07042"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a74a0cb30677d19f64ab7e3f34b093759"> 7042</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_MFRAC_S 10</span></div><div class="line"><a name="l07043"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a886a4cecfba3b1123f6d99a6b0312775"> 7043</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ0_MINT_S  0</span></div><div class="line"><a name="l07044"></a><span class="lineno"> 7044</span>&#160;</div><div class="line"><a name="l07045"></a><span class="lineno"> 7045</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07046"></a><span class="lineno"> 7046</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07047"></a><span class="lineno"> 7047</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PLLFREQ1</span></div><div class="line"><a name="l07048"></a><span class="lineno"> 7048</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07049"></a><span class="lineno"> 7049</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07050"></a><span class="lineno"> 7050</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07051"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac0ca8ac3afaa8c388e33a8691fbf9159"> 7051</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1_Q_M     0x00001F00  // PLL Q Value</span></div><div class="line"><a name="l07052"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af2b299d2ba238cbead1ac1fdc034e01f"> 7052</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1_N_M     0x0000001F  // PLL N Value</span></div><div class="line"><a name="l07053"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ace8575577d0a4037333a38f97adb9f7b"> 7053</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1_Q_S     8</span></div><div class="line"><a name="l07054"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab0b5adbda9a48cfb7702d281fbcbd833"> 7054</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLFREQ1_N_S     0</span></div><div class="line"><a name="l07055"></a><span class="lineno"> 7055</span>&#160;</div><div class="line"><a name="l07056"></a><span class="lineno"> 7056</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07057"></a><span class="lineno"> 7057</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07058"></a><span class="lineno"> 7058</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PLLSTAT register.</span></div><div class="line"><a name="l07059"></a><span class="lineno"> 7059</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07060"></a><span class="lineno"> 7060</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07061"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3b453f1ca6c5b4cb11e25d7639fb7999"> 7061</a></span>&#160;<span class="preprocessor">#define SYSCTL_PLLSTAT_LOCK     0x00000001  // PLL Lock</span></div><div class="line"><a name="l07062"></a><span class="lineno"> 7062</span>&#160;</div><div class="line"><a name="l07063"></a><span class="lineno"> 7063</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07064"></a><span class="lineno"> 7064</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07065"></a><span class="lineno"> 7065</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DC9 register.</span></div><div class="line"><a name="l07066"></a><span class="lineno"> 7066</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07067"></a><span class="lineno"> 7067</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07068"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa6c45596d616bd2721c28996b906d290"> 7068</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC7      0x00800000  // ADC1 DC7 Present</span></div><div class="line"><a name="l07069"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0f44f2fc728c71cc417f6a64a70d53d3"> 7069</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC6      0x00400000  // ADC1 DC6 Present</span></div><div class="line"><a name="l07070"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adee00fca5c566da1b171c3da3116fe77"> 7070</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC5      0x00200000  // ADC1 DC5 Present</span></div><div class="line"><a name="l07071"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9261ac1a4fd9dd3fe95a82c322afa566"> 7071</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC4      0x00100000  // ADC1 DC4 Present</span></div><div class="line"><a name="l07072"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aebfdf339d1afb2558429a9eb7d305d89"> 7072</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC3      0x00080000  // ADC1 DC3 Present</span></div><div class="line"><a name="l07073"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa747fda8190e8f7a46ac7c1555c6df03"> 7073</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC2      0x00040000  // ADC1 DC2 Present</span></div><div class="line"><a name="l07074"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adec2a638c88235451c735028864b8bf5"> 7074</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC1      0x00020000  // ADC1 DC1 Present</span></div><div class="line"><a name="l07075"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a724ce6cea475e55af5cc272fea0824fc"> 7075</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC1DC0      0x00010000  // ADC1 DC0 Present</span></div><div class="line"><a name="l07076"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac4228717e7311ca8c039295e278db89d"> 7076</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC7      0x00000080  // ADC0 DC7 Present</span></div><div class="line"><a name="l07077"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1e14c9c2c3e88071a2006ce31bdb9a01"> 7077</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC6      0x00000040  // ADC0 DC6 Present</span></div><div class="line"><a name="l07078"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5eb527808a62b0a7cb849b068966e776"> 7078</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC5      0x00000020  // ADC0 DC5 Present</span></div><div class="line"><a name="l07079"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a635c9c7cd5d31854afbb3ad777b7890c"> 7079</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC4      0x00000010  // ADC0 DC4 Present</span></div><div class="line"><a name="l07080"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a082f670ac73b4dd5d7d648ea2abc8ff7"> 7080</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC3      0x00000008  // ADC0 DC3 Present</span></div><div class="line"><a name="l07081"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6340f73054ff8466a8c247575abb1c71"> 7081</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC2      0x00000004  // ADC0 DC2 Present</span></div><div class="line"><a name="l07082"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aba48b99220beae0934a6eccc3aafb4ac"> 7082</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC1      0x00000002  // ADC0 DC1 Present</span></div><div class="line"><a name="l07083"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1f7d278ee565fe6849e0ee3433979e18"> 7083</a></span>&#160;<span class="preprocessor">#define SYSCTL_DC9_ADC0DC0      0x00000001  // ADC0 DC0 Present</span></div><div class="line"><a name="l07084"></a><span class="lineno"> 7084</span>&#160;</div><div class="line"><a name="l07085"></a><span class="lineno"> 7085</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07086"></a><span class="lineno"> 7086</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07087"></a><span class="lineno"> 7087</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_NVMSTAT register.</span></div><div class="line"><a name="l07088"></a><span class="lineno"> 7088</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07089"></a><span class="lineno"> 7089</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07090"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0dbb38c3de6c7d7b9d543dbfb28d0ecf"> 7090</a></span>&#160;<span class="preprocessor">#define SYSCTL_NVMSTAT_TPSW     0x00000010  // Third Party Software Present</span></div><div class="line"><a name="l07091"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8148e5b120af0a979d059d9efe1cd047"> 7091</a></span>&#160;<span class="preprocessor">#define SYSCTL_NVMSTAT_FWB      0x00000001  // 32 Word Flash Write Buffer</span></div><div class="line"><a name="l07092"></a><span class="lineno"> 7092</span>&#160;                                            <span class="comment">// Active</span></div><div class="line"><a name="l07093"></a><span class="lineno"> 7093</span>&#160;</div><div class="line"><a name="l07094"></a><span class="lineno"> 7094</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07095"></a><span class="lineno"> 7095</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07096"></a><span class="lineno"> 7096</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPWD register.</span></div><div class="line"><a name="l07097"></a><span class="lineno"> 7097</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07098"></a><span class="lineno"> 7098</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07099"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a90b09c042aa163b6fd24130bcc219996"> 7099</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPWD_P1          0x00000002  // Watchdog Timer 1 Present</span></div><div class="line"><a name="l07100"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aefe18a6378bc7dbe996cfb4b141aa9f8"> 7100</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPWD_P0          0x00000001  // Watchdog Timer 0 Present</span></div><div class="line"><a name="l07101"></a><span class="lineno"> 7101</span>&#160;</div><div class="line"><a name="l07102"></a><span class="lineno"> 7102</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07103"></a><span class="lineno"> 7103</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07104"></a><span class="lineno"> 7104</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPTIMER register.</span></div><div class="line"><a name="l07105"></a><span class="lineno"> 7105</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07106"></a><span class="lineno"> 7106</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07107"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9e616dac231d29dc5eec3809f5fac803"> 7107</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P5       0x00000020  // Timer 5 Present</span></div><div class="line"><a name="l07108"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab5f43b07947974e24e75ad4f02aafd55"> 7108</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P4       0x00000010  // Timer 4 Present</span></div><div class="line"><a name="l07109"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a99e9455ce0f41b27877c5b841dc1ff27"> 7109</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P3       0x00000008  // Timer 3 Present</span></div><div class="line"><a name="l07110"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0a35689a7036a5c60fa236779f4b99e9"> 7110</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P2       0x00000004  // Timer 2 Present</span></div><div class="line"><a name="l07111"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a34bd26cb33f16716026ff65b753e4f0f"> 7111</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P1       0x00000002  // Timer 1 Present</span></div><div class="line"><a name="l07112"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3c7268bb9cc90bccc091c0694fa93c15"> 7112</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPTIMER_P0       0x00000001  // Timer 0 Present</span></div><div class="line"><a name="l07113"></a><span class="lineno"> 7113</span>&#160;</div><div class="line"><a name="l07114"></a><span class="lineno"> 7114</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07115"></a><span class="lineno"> 7115</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07116"></a><span class="lineno"> 7116</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPGPIO register.</span></div><div class="line"><a name="l07117"></a><span class="lineno"> 7117</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07118"></a><span class="lineno"> 7118</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07119"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a89a3ad1c909f8848d67afaf8e40110c4"> 7119</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P14       0x00004000  // GPIO Port Q Present</span></div><div class="line"><a name="l07120"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9ae02f8727f152fb21b1b0e832a06314"> 7120</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P13       0x00002000  // GPIO Port P Present</span></div><div class="line"><a name="l07121"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeeb2464d44e406120664cd09084e71dc"> 7121</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P12       0x00001000  // GPIO Port N Present</span></div><div class="line"><a name="l07122"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6cd47b8a2dd4460cc78014e0119b40b3"> 7122</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P11       0x00000800  // GPIO Port M Present</span></div><div class="line"><a name="l07123"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac03e0a2d9fadc2adfc4b3a4e714de122"> 7123</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P10       0x00000400  // GPIO Port L Present</span></div><div class="line"><a name="l07124"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aecca0653da880079821b0a473fdac7fc"> 7124</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P9        0x00000200  // GPIO Port K Present</span></div><div class="line"><a name="l07125"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab906feed955485d78f466c00efbb92d5"> 7125</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P8        0x00000100  // GPIO Port J Present</span></div><div class="line"><a name="l07126"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aabb534b05b6f76f494b130745a5be6d2"> 7126</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P7        0x00000080  // GPIO Port H Present</span></div><div class="line"><a name="l07127"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a01c4b5398bb33769ed6f5b3e5566d4fa"> 7127</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P6        0x00000040  // GPIO Port G Present</span></div><div class="line"><a name="l07128"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8993781f4955434ded871ae139871990"> 7128</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P5        0x00000020  // GPIO Port F Present</span></div><div class="line"><a name="l07129"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0ad16d6b5499f8b9d7c65ffe99094b1d"> 7129</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P4        0x00000010  // GPIO Port E Present</span></div><div class="line"><a name="l07130"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a99038c4b3035c5bd0d7797a25900adf2"> 7130</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P3        0x00000008  // GPIO Port D Present</span></div><div class="line"><a name="l07131"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a50f39445396c83438145a04395c0d63a"> 7131</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P2        0x00000004  // GPIO Port C Present</span></div><div class="line"><a name="l07132"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a77a02f715385acfd57c6ccc596016d38"> 7132</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P1        0x00000002  // GPIO Port B Present</span></div><div class="line"><a name="l07133"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9fe6b0006564455c203d13fca2d55573"> 7133</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPGPIO_P0        0x00000001  // GPIO Port A Present</span></div><div class="line"><a name="l07134"></a><span class="lineno"> 7134</span>&#160;</div><div class="line"><a name="l07135"></a><span class="lineno"> 7135</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07136"></a><span class="lineno"> 7136</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07137"></a><span class="lineno"> 7137</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPDMA register.</span></div><div class="line"><a name="l07138"></a><span class="lineno"> 7138</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07139"></a><span class="lineno"> 7139</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07140"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a82acc850b9feef3b6be28dc2169f4576"> 7140</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPDMA_P0         0x00000001  // uDMA Module Present</span></div><div class="line"><a name="l07141"></a><span class="lineno"> 7141</span>&#160;</div><div class="line"><a name="l07142"></a><span class="lineno"> 7142</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07143"></a><span class="lineno"> 7143</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07144"></a><span class="lineno"> 7144</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPHIB register.</span></div><div class="line"><a name="l07145"></a><span class="lineno"> 7145</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07146"></a><span class="lineno"> 7146</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07147"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5762a632c4fd05deb673e4c70fd9743e"> 7147</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPHIB_P0         0x00000001  // Hibernation Module Present</span></div><div class="line"><a name="l07148"></a><span class="lineno"> 7148</span>&#160;</div><div class="line"><a name="l07149"></a><span class="lineno"> 7149</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07150"></a><span class="lineno"> 7150</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07151"></a><span class="lineno"> 7151</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPUART register.</span></div><div class="line"><a name="l07152"></a><span class="lineno"> 7152</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07153"></a><span class="lineno"> 7153</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07154"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a271b6af30ea9957d044d30a33e3481f2"> 7154</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P7        0x00000080  // UART Module 7 Present</span></div><div class="line"><a name="l07155"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a01a73b5b0dbc73df47522ed14af940a8"> 7155</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P6        0x00000040  // UART Module 6 Present</span></div><div class="line"><a name="l07156"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a72f24e220af92008979f65456e84b525"> 7156</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P5        0x00000020  // UART Module 5 Present</span></div><div class="line"><a name="l07157"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af3fcbbc4efc2e55b43f54d962163d097"> 7157</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P4        0x00000010  // UART Module 4 Present</span></div><div class="line"><a name="l07158"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab950d847981f17ff1a31ed11da55d8f1"> 7158</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P3        0x00000008  // UART Module 3 Present</span></div><div class="line"><a name="l07159"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3ce52fbff9a991e371dcbbbaeadc5fbf"> 7159</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P2        0x00000004  // UART Module 2 Present</span></div><div class="line"><a name="l07160"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afc625a060b5e6bab5292765c82918b0b"> 7160</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P1        0x00000002  // UART Module 1 Present</span></div><div class="line"><a name="l07161"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a36c6ebd93a3f80bfc01bfc304135d054"> 7161</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUART_P0        0x00000001  // UART Module 0 Present</span></div><div class="line"><a name="l07162"></a><span class="lineno"> 7162</span>&#160;</div><div class="line"><a name="l07163"></a><span class="lineno"> 7163</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07164"></a><span class="lineno"> 7164</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07165"></a><span class="lineno"> 7165</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPSSI register.</span></div><div class="line"><a name="l07166"></a><span class="lineno"> 7166</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07167"></a><span class="lineno"> 7167</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07168"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4c706cf7ec6a7a48507b8eb9b2e534c9"> 7168</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPSSI_P3         0x00000008  // SSI Module 3 Present</span></div><div class="line"><a name="l07169"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0f1fdab57ad36b4ab6e36bbe3b538db1"> 7169</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPSSI_P2         0x00000004  // SSI Module 2 Present</span></div><div class="line"><a name="l07170"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaaa247b7358ab3079befc87229583761"> 7170</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPSSI_P1         0x00000002  // SSI Module 1 Present</span></div><div class="line"><a name="l07171"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a002b0792826e7b4a3abe6e9ba3372b7a"> 7171</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPSSI_P0         0x00000001  // SSI Module 0 Present</span></div><div class="line"><a name="l07172"></a><span class="lineno"> 7172</span>&#160;</div><div class="line"><a name="l07173"></a><span class="lineno"> 7173</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07174"></a><span class="lineno"> 7174</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07175"></a><span class="lineno"> 7175</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPI2C register.</span></div><div class="line"><a name="l07176"></a><span class="lineno"> 7176</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07177"></a><span class="lineno"> 7177</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07178"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac85a66ab0f6a20895c0d65298ba583ca"> 7178</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P5         0x00000020  // I2C Module 5 Present</span></div><div class="line"><a name="l07179"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac2846ad8d11dde92f3eec1955bc2eba0"> 7179</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P4         0x00000010  // I2C Module 4 Present</span></div><div class="line"><a name="l07180"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a706f2b4a0d6cd434889d702f4a30beb9"> 7180</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P3         0x00000008  // I2C Module 3 Present</span></div><div class="line"><a name="l07181"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae1eb35132ccdb6785696993d959997c6"> 7181</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P2         0x00000004  // I2C Module 2 Present</span></div><div class="line"><a name="l07182"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6c225306c71e1feb872fbd1a2c17057f"> 7182</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P1         0x00000002  // I2C Module 1 Present</span></div><div class="line"><a name="l07183"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a63155942a08eaa9c6c0aa6877f01a070"> 7183</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPI2C_P0         0x00000001  // I2C Module 0 Present</span></div><div class="line"><a name="l07184"></a><span class="lineno"> 7184</span>&#160;</div><div class="line"><a name="l07185"></a><span class="lineno"> 7185</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07186"></a><span class="lineno"> 7186</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07187"></a><span class="lineno"> 7187</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPUSB register.</span></div><div class="line"><a name="l07188"></a><span class="lineno"> 7188</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07189"></a><span class="lineno"> 7189</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07190"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9218dc1aef12c45b0e05a40cc6fac1d9"> 7190</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPUSB_P0         0x00000001  // USB Module Present</span></div><div class="line"><a name="l07191"></a><span class="lineno"> 7191</span>&#160;</div><div class="line"><a name="l07192"></a><span class="lineno"> 7192</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07193"></a><span class="lineno"> 7193</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07194"></a><span class="lineno"> 7194</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPCAN register.</span></div><div class="line"><a name="l07195"></a><span class="lineno"> 7195</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07196"></a><span class="lineno"> 7196</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07197"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6478853efae0395b5d828c6c67ffd301"> 7197</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPCAN_P1         0x00000002  // CAN Module 1 Present</span></div><div class="line"><a name="l07198"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3d0eb05da4a7c662fca90c1de7c29cb6"> 7198</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPCAN_P0         0x00000001  // CAN Module 0 Present</span></div><div class="line"><a name="l07199"></a><span class="lineno"> 7199</span>&#160;</div><div class="line"><a name="l07200"></a><span class="lineno"> 7200</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07201"></a><span class="lineno"> 7201</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07202"></a><span class="lineno"> 7202</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPADC register.</span></div><div class="line"><a name="l07203"></a><span class="lineno"> 7203</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07204"></a><span class="lineno"> 7204</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07205"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a419032dfd46e252d50565ef6702d9c9b"> 7205</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPADC_P1         0x00000002  // ADC Module 1 Present</span></div><div class="line"><a name="l07206"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa015cca23323661c419b56d93aeecf6b"> 7206</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPADC_P0         0x00000001  // ADC Module 0 Present</span></div><div class="line"><a name="l07207"></a><span class="lineno"> 7207</span>&#160;</div><div class="line"><a name="l07208"></a><span class="lineno"> 7208</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07209"></a><span class="lineno"> 7209</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07210"></a><span class="lineno"> 7210</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPACMP register.</span></div><div class="line"><a name="l07211"></a><span class="lineno"> 7211</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07212"></a><span class="lineno"> 7212</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07213"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a15178cbab6680dc238c96e3073b0f25a"> 7213</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPACMP_P0        0x00000001  // Analog Comparator Module Present</span></div><div class="line"><a name="l07214"></a><span class="lineno"> 7214</span>&#160;</div><div class="line"><a name="l07215"></a><span class="lineno"> 7215</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07216"></a><span class="lineno"> 7216</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07217"></a><span class="lineno"> 7217</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPPWM register.</span></div><div class="line"><a name="l07218"></a><span class="lineno"> 7218</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07219"></a><span class="lineno"> 7219</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07220"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa8e47ff46a3dda6d146257a246c06f7d"> 7220</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPPWM_P1         0x00000002  // PWM Module 1 Present</span></div><div class="line"><a name="l07221"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a24242511c022229ec77abfda543f56e6"> 7221</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPPWM_P0         0x00000001  // PWM Module 0 Present</span></div><div class="line"><a name="l07222"></a><span class="lineno"> 7222</span>&#160;</div><div class="line"><a name="l07223"></a><span class="lineno"> 7223</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07224"></a><span class="lineno"> 7224</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07225"></a><span class="lineno"> 7225</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPQEI register.</span></div><div class="line"><a name="l07226"></a><span class="lineno"> 7226</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07227"></a><span class="lineno"> 7227</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07228"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abc1d67f361308e3c40fc80cfea59357c"> 7228</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPQEI_P1         0x00000002  // QEI Module 1 Present</span></div><div class="line"><a name="l07229"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a91a9b7f28cf397efce43af92eeb0aa6e"> 7229</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPQEI_P0         0x00000001  // QEI Module 0 Present</span></div><div class="line"><a name="l07230"></a><span class="lineno"> 7230</span>&#160;</div><div class="line"><a name="l07231"></a><span class="lineno"> 7231</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07232"></a><span class="lineno"> 7232</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07233"></a><span class="lineno"> 7233</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPEEPROM</span></div><div class="line"><a name="l07234"></a><span class="lineno"> 7234</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07235"></a><span class="lineno"> 7235</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07236"></a><span class="lineno"> 7236</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07237"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af99625ed05a7ab6b79ce1086407017bc"> 7237</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPEEPROM_P0      0x00000001  // EEPROM Module Present</span></div><div class="line"><a name="l07238"></a><span class="lineno"> 7238</span>&#160;</div><div class="line"><a name="l07239"></a><span class="lineno"> 7239</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07240"></a><span class="lineno"> 7240</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07241"></a><span class="lineno"> 7241</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PPWTIMER</span></div><div class="line"><a name="l07242"></a><span class="lineno"> 7242</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07243"></a><span class="lineno"> 7243</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07244"></a><span class="lineno"> 7244</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07245"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa2627d56a92c05b147408a249850a01d"> 7245</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPWTIMER_P5      0x00000020  // Wide Timer 5 Present</span></div><div class="line"><a name="l07246"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5a49df51fbcb916318c52abb2bcdc7a4"> 7246</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPWTIMER_P4      0x00000010  // Wide Timer 4 Present</span></div><div class="line"><a name="l07247"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abb02f9690f55508d340fe47bbfadf7d3"> 7247</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPWTIMER_P3      0x00000008  // Wide Timer 3 Present</span></div><div class="line"><a name="l07248"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a55df2cd957320d0110eb281631b5a9a5"> 7248</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPWTIMER_P2      0x00000004  // Wide Timer 2 Present</span></div><div class="line"><a name="l07249"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3011cc68d5c82204d3ea49c886e05fe0"> 7249</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPWTIMER_P1      0x00000002  // Wide Timer 1 Present</span></div><div class="line"><a name="l07250"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0ca924699d02d866874e28e9cc5cecd2"> 7250</a></span>&#160;<span class="preprocessor">#define SYSCTL_PPWTIMER_P0      0x00000001  // Wide Timer 0 Present</span></div><div class="line"><a name="l07251"></a><span class="lineno"> 7251</span>&#160;</div><div class="line"><a name="l07252"></a><span class="lineno"> 7252</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07253"></a><span class="lineno"> 7253</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07254"></a><span class="lineno"> 7254</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRWD register.</span></div><div class="line"><a name="l07255"></a><span class="lineno"> 7255</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07256"></a><span class="lineno"> 7256</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07257"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa3dd04aa703b5d1e07a3da5710720a28"> 7257</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRWD_R1          0x00000002  // Watchdog Timer 1 Software Reset</span></div><div class="line"><a name="l07258"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac8a95b4421eefce752f6678f7ba4bbb8"> 7258</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRWD_R0          0x00000001  // Watchdog Timer 0 Software Reset</span></div><div class="line"><a name="l07259"></a><span class="lineno"> 7259</span>&#160;</div><div class="line"><a name="l07260"></a><span class="lineno"> 7260</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07261"></a><span class="lineno"> 7261</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07262"></a><span class="lineno"> 7262</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRTIMER register.</span></div><div class="line"><a name="l07263"></a><span class="lineno"> 7263</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07264"></a><span class="lineno"> 7264</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07265"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a54640bcb92909ae51dce86f9b83dc9c6"> 7265</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R5       0x00000020  // Timer 5 Software Reset</span></div><div class="line"><a name="l07266"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a685e38eade1ebeccb318600b3ffc5d8b"> 7266</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R4       0x00000010  // Timer 4 Software Reset</span></div><div class="line"><a name="l07267"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9b9be8f7c7971aa7a9346268dcea0b8c"> 7267</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R3       0x00000008  // Timer 3 Software Reset</span></div><div class="line"><a name="l07268"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa2b40231ceb109b48d0b79e1b69f075e"> 7268</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R2       0x00000004  // Timer 2 Software Reset</span></div><div class="line"><a name="l07269"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae12b1fd5f7bf33ed93aedbe984962ad5"> 7269</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R1       0x00000002  // Timer 1 Software Reset</span></div><div class="line"><a name="l07270"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0841ae270cc96718f033c5f5669dea69"> 7270</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRTIMER_R0       0x00000001  // Timer 0 Software Reset</span></div><div class="line"><a name="l07271"></a><span class="lineno"> 7271</span>&#160;</div><div class="line"><a name="l07272"></a><span class="lineno"> 7272</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07273"></a><span class="lineno"> 7273</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07274"></a><span class="lineno"> 7274</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRGPIO register.</span></div><div class="line"><a name="l07275"></a><span class="lineno"> 7275</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07276"></a><span class="lineno"> 7276</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07277"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6528f80146a54dd1ad0ee37caf2d17d1"> 7277</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R14       0x00004000  // GPIO Port Q Software Reset</span></div><div class="line"><a name="l07278"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afb4edf9b07b518a52e564e118331e172"> 7278</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R13       0x00002000  // GPIO Port P Software Reset</span></div><div class="line"><a name="l07279"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1ac4252e16b39f12e87d9496d1548d41"> 7279</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R12       0x00001000  // GPIO Port N Software Reset</span></div><div class="line"><a name="l07280"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af73f46a922247d8e6a03d799c8567f65"> 7280</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R11       0x00000800  // GPIO Port M Software Reset</span></div><div class="line"><a name="l07281"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a00bcda1b6632442b919c430c6d43676a"> 7281</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R10       0x00000400  // GPIO Port L Software Reset</span></div><div class="line"><a name="l07282"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1a1a7b1b2242f646b1fa8f4f525438c1"> 7282</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R9        0x00000200  // GPIO Port K Software Reset</span></div><div class="line"><a name="l07283"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a88887610d28e436e182470fac881a49e"> 7283</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R8        0x00000100  // GPIO Port J Software Reset</span></div><div class="line"><a name="l07284"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa9a66da710cca14d32d7e937fb60b0c4"> 7284</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R7        0x00000080  // GPIO Port H Software Reset</span></div><div class="line"><a name="l07285"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6c9a58f45335ba7be2156627b9f10e8d"> 7285</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R6        0x00000040  // GPIO Port G Software Reset</span></div><div class="line"><a name="l07286"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad3a3a34201e16bd649eec41a1a6a3b43"> 7286</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R5        0x00000020  // GPIO Port F Software Reset</span></div><div class="line"><a name="l07287"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2a0f044ebe147dc1eacc45016f42c7f5"> 7287</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R4        0x00000010  // GPIO Port E Software Reset</span></div><div class="line"><a name="l07288"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af53ab40f3a7e036fd70469437a1a1ed9"> 7288</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R3        0x00000008  // GPIO Port D Software Reset</span></div><div class="line"><a name="l07289"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7394dff96862765bc7b9777050e5078a"> 7289</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R2        0x00000004  // GPIO Port C Software Reset</span></div><div class="line"><a name="l07290"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abfd6fe3948b9b881e11d02998f4d1903"> 7290</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R1        0x00000002  // GPIO Port B Software Reset</span></div><div class="line"><a name="l07291"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1873e9d29714cd9c85c02efcd2f716b0"> 7291</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRGPIO_R0        0x00000001  // GPIO Port A Software Reset</span></div><div class="line"><a name="l07292"></a><span class="lineno"> 7292</span>&#160;</div><div class="line"><a name="l07293"></a><span class="lineno"> 7293</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07294"></a><span class="lineno"> 7294</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07295"></a><span class="lineno"> 7295</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRDMA register.</span></div><div class="line"><a name="l07296"></a><span class="lineno"> 7296</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07297"></a><span class="lineno"> 7297</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07298"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a045252a930f7566e017434f8a51ad4e5"> 7298</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRDMA_R0         0x00000001  // uDMA Module Software Reset</span></div><div class="line"><a name="l07299"></a><span class="lineno"> 7299</span>&#160;</div><div class="line"><a name="l07300"></a><span class="lineno"> 7300</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07301"></a><span class="lineno"> 7301</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07302"></a><span class="lineno"> 7302</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRHIB register.</span></div><div class="line"><a name="l07303"></a><span class="lineno"> 7303</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07305"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1537dd95da67e7e5d9154687b96a5914"> 7305</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRHIB_R0         0x00000001  // Hibernation Module Software</span></div><div class="line"><a name="l07306"></a><span class="lineno"> 7306</span>&#160;                                            <span class="comment">// Reset</span></div><div class="line"><a name="l07307"></a><span class="lineno"> 7307</span>&#160;</div><div class="line"><a name="l07308"></a><span class="lineno"> 7308</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07309"></a><span class="lineno"> 7309</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRUART register.</span></div><div class="line"><a name="l07311"></a><span class="lineno"> 7311</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07312"></a><span class="lineno"> 7312</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07313"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6971be9cadcc295ff90a19ac99c39509"> 7313</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R7        0x00000080  // UART Module 7 Software Reset</span></div><div class="line"><a name="l07314"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2510d14c98186edc0cbba1904cc2573d"> 7314</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R6        0x00000040  // UART Module 6 Software Reset</span></div><div class="line"><a name="l07315"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac0d6ed665bc6fcc3c47eed518b145885"> 7315</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R5        0x00000020  // UART Module 5 Software Reset</span></div><div class="line"><a name="l07316"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae8996d50575e1985e84fcd5818009e80"> 7316</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R4        0x00000010  // UART Module 4 Software Reset</span></div><div class="line"><a name="l07317"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4ef7a4730bf2f848d0a8cd1633939e6a"> 7317</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R3        0x00000008  // UART Module 3 Software Reset</span></div><div class="line"><a name="l07318"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3422e889a0bcbca6f22d3497496b126e"> 7318</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R2        0x00000004  // UART Module 2 Software Reset</span></div><div class="line"><a name="l07319"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a56ad63c0d342e3792e42b78f1e0e2a07"> 7319</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R1        0x00000002  // UART Module 1 Software Reset</span></div><div class="line"><a name="l07320"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a127f2c4060a2d2dab32a6240756d8ac4"> 7320</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUART_R0        0x00000001  // UART Module 0 Software Reset</span></div><div class="line"><a name="l07321"></a><span class="lineno"> 7321</span>&#160;</div><div class="line"><a name="l07322"></a><span class="lineno"> 7322</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07323"></a><span class="lineno"> 7323</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07324"></a><span class="lineno"> 7324</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRSSI register.</span></div><div class="line"><a name="l07325"></a><span class="lineno"> 7325</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07326"></a><span class="lineno"> 7326</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07327"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0d2096b28f9ef282de1d93e3a7c4c15c"> 7327</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRSSI_R3         0x00000008  // SSI Module 3 Software Reset</span></div><div class="line"><a name="l07328"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae9178716b0b10416e6cf6727b01254ce"> 7328</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRSSI_R2         0x00000004  // SSI Module 2 Software Reset</span></div><div class="line"><a name="l07329"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a24b65f908062dccb73a31b7e89bcc735"> 7329</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRSSI_R1         0x00000002  // SSI Module 1 Software Reset</span></div><div class="line"><a name="l07330"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8ff0d1d6a36ad8488319e324f92c173c"> 7330</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRSSI_R0         0x00000001  // SSI Module 0 Software Reset</span></div><div class="line"><a name="l07331"></a><span class="lineno"> 7331</span>&#160;</div><div class="line"><a name="l07332"></a><span class="lineno"> 7332</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07333"></a><span class="lineno"> 7333</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07334"></a><span class="lineno"> 7334</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRI2C register.</span></div><div class="line"><a name="l07335"></a><span class="lineno"> 7335</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07336"></a><span class="lineno"> 7336</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07337"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6f8744e6136171409a49481664100e31"> 7337</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R5         0x00000020  // I2C Module 5 Software Reset</span></div><div class="line"><a name="l07338"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa752159dcd9f2841f26148459885bb16"> 7338</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R4         0x00000010  // I2C Module 4 Software Reset</span></div><div class="line"><a name="l07339"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a683e87b3ea3a7a1ca0f037646f646899"> 7339</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R3         0x00000008  // I2C Module 3 Software Reset</span></div><div class="line"><a name="l07340"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a453f250b6c3fe91d46fd88761a3a55ee"> 7340</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R2         0x00000004  // I2C Module 2 Software Reset</span></div><div class="line"><a name="l07341"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a790be06308dbe12a56509fcfeb9a2716"> 7341</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R1         0x00000002  // I2C Module 1 Software Reset</span></div><div class="line"><a name="l07342"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a359f5586bcdf1a337ee69b68668dc9ca"> 7342</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRI2C_R0         0x00000001  // I2C Module 0 Software Reset</span></div><div class="line"><a name="l07343"></a><span class="lineno"> 7343</span>&#160;</div><div class="line"><a name="l07344"></a><span class="lineno"> 7344</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07345"></a><span class="lineno"> 7345</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07346"></a><span class="lineno"> 7346</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRUSB register.</span></div><div class="line"><a name="l07347"></a><span class="lineno"> 7347</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07348"></a><span class="lineno"> 7348</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07349"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa888491f7c47c2cae8964137e440314b"> 7349</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRUSB_R0         0x00000001  // USB Module Software Reset</span></div><div class="line"><a name="l07350"></a><span class="lineno"> 7350</span>&#160;</div><div class="line"><a name="l07351"></a><span class="lineno"> 7351</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07352"></a><span class="lineno"> 7352</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07353"></a><span class="lineno"> 7353</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRCAN register.</span></div><div class="line"><a name="l07354"></a><span class="lineno"> 7354</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07355"></a><span class="lineno"> 7355</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07356"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac69f4ce578a323c045b0ee306ac632b6"> 7356</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCAN_R1         0x00000002  // CAN Module 1 Software Reset</span></div><div class="line"><a name="l07357"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a405485ee3f12b65a70580955028f1eec"> 7357</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRCAN_R0         0x00000001  // CAN Module 0 Software Reset</span></div><div class="line"><a name="l07358"></a><span class="lineno"> 7358</span>&#160;</div><div class="line"><a name="l07359"></a><span class="lineno"> 7359</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07360"></a><span class="lineno"> 7360</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07361"></a><span class="lineno"> 7361</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRADC register.</span></div><div class="line"><a name="l07362"></a><span class="lineno"> 7362</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07363"></a><span class="lineno"> 7363</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07364"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0e3132d98840d2090f1a34926750d993"> 7364</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRADC_R1         0x00000002  // ADC Module 1 Software Reset</span></div><div class="line"><a name="l07365"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a143296b847f51a323be4029e9b1fa15c"> 7365</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRADC_R0         0x00000001  // ADC Module 0 Software Reset</span></div><div class="line"><a name="l07366"></a><span class="lineno"> 7366</span>&#160;</div><div class="line"><a name="l07367"></a><span class="lineno"> 7367</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07368"></a><span class="lineno"> 7368</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07369"></a><span class="lineno"> 7369</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRACMP register.</span></div><div class="line"><a name="l07370"></a><span class="lineno"> 7370</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07371"></a><span class="lineno"> 7371</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07372"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a522f7f72fde7b91aec236f6bfe0ce442"> 7372</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRACMP_R0        0x00000001  // Analog Comparator Module 0</span></div><div class="line"><a name="l07373"></a><span class="lineno"> 7373</span>&#160;                                            <span class="comment">// Software Reset</span></div><div class="line"><a name="l07374"></a><span class="lineno"> 7374</span>&#160;</div><div class="line"><a name="l07375"></a><span class="lineno"> 7375</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07376"></a><span class="lineno"> 7376</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07377"></a><span class="lineno"> 7377</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SREEPROM</span></div><div class="line"><a name="l07378"></a><span class="lineno"> 7378</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07379"></a><span class="lineno"> 7379</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07380"></a><span class="lineno"> 7380</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07381"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5b48d1323b96f190b823ebcec75d1cb1"> 7381</a></span>&#160;<span class="preprocessor">#define SYSCTL_SREEPROM_R0      0x00000001  // EEPROM Module Software Reset</span></div><div class="line"><a name="l07382"></a><span class="lineno"> 7382</span>&#160;</div><div class="line"><a name="l07383"></a><span class="lineno"> 7383</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07384"></a><span class="lineno"> 7384</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07385"></a><span class="lineno"> 7385</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SRWTIMER</span></div><div class="line"><a name="l07386"></a><span class="lineno"> 7386</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07387"></a><span class="lineno"> 7387</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07388"></a><span class="lineno"> 7388</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07389"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aba09635db40c828be2209b3a0f6bf3c2"> 7389</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRWTIMER_R5      0x00000020  // Wide Timer 5 Software Reset</span></div><div class="line"><a name="l07390"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adbd70933f905129a5a294aa1dd8e4ad4"> 7390</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRWTIMER_R4      0x00000010  // Wide Timer 4 Software Reset</span></div><div class="line"><a name="l07391"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af95884cf3794008720f7eec1d4cd711f"> 7391</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRWTIMER_R3      0x00000008  // Wide Timer 3 Software Reset</span></div><div class="line"><a name="l07392"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4e5589b345d7d9e3403b3f1da3ee61cc"> 7392</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRWTIMER_R2      0x00000004  // Wide Timer 2 Software Reset</span></div><div class="line"><a name="l07393"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9f93c94135f4f0d0931c445ec4663f79"> 7393</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRWTIMER_R1      0x00000002  // Wide Timer 1 Software Reset</span></div><div class="line"><a name="l07394"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa74959c2b1498b02e8b161aed4417d95"> 7394</a></span>&#160;<span class="preprocessor">#define SYSCTL_SRWTIMER_R0      0x00000001  // Wide Timer 0 Software Reset</span></div><div class="line"><a name="l07395"></a><span class="lineno"> 7395</span>&#160;</div><div class="line"><a name="l07396"></a><span class="lineno"> 7396</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07397"></a><span class="lineno"> 7397</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07398"></a><span class="lineno"> 7398</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCWD register.</span></div><div class="line"><a name="l07399"></a><span class="lineno"> 7399</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07400"></a><span class="lineno"> 7400</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07401"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af45c954f954673a9338b4017b7a4b3fd"> 7401</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWD_R1        0x00000002  // Watchdog Timer 1 Run Mode Clock</span></div><div class="line"><a name="l07402"></a><span class="lineno"> 7402</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07403"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4beb91be118f3c0eae2c26952d29e391"> 7403</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWD_R0        0x00000001  // Watchdog Timer 0 Run Mode Clock</span></div><div class="line"><a name="l07404"></a><span class="lineno"> 7404</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07405"></a><span class="lineno"> 7405</span>&#160;</div><div class="line"><a name="l07406"></a><span class="lineno"> 7406</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07407"></a><span class="lineno"> 7407</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07408"></a><span class="lineno"> 7408</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCTIMER</span></div><div class="line"><a name="l07409"></a><span class="lineno"> 7409</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07410"></a><span class="lineno"> 7410</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07411"></a><span class="lineno"> 7411</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07412"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3ff4ff4d54cdb1c355cb1d8946e40883"> 7412</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R5     0x00000020  // Timer 5 Run Mode Clock Gating</span></div><div class="line"><a name="l07413"></a><span class="lineno"> 7413</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l07414"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a33685c0ac2cf2c08f04435e0ebce75fd"> 7414</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R4     0x00000010  // Timer 4 Run Mode Clock Gating</span></div><div class="line"><a name="l07415"></a><span class="lineno"> 7415</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l07416"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa6ac53391bf814941a02b5260e7aabb0"> 7416</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R3     0x00000008  // Timer 3 Run Mode Clock Gating</span></div><div class="line"><a name="l07417"></a><span class="lineno"> 7417</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l07418"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adc160532a2d40c2ad4304fb93dbe6f6a"> 7418</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R2     0x00000004  // Timer 2 Run Mode Clock Gating</span></div><div class="line"><a name="l07419"></a><span class="lineno"> 7419</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l07420"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac24211dfeb4de411908455af791405ce"> 7420</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R1     0x00000002  // Timer 1 Run Mode Clock Gating</span></div><div class="line"><a name="l07421"></a><span class="lineno"> 7421</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l07422"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a98b42bfa03ef1fa2414d47e40c20a591"> 7422</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCTIMER_R0     0x00000001  // Timer 0 Run Mode Clock Gating</span></div><div class="line"><a name="l07423"></a><span class="lineno"> 7423</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l07424"></a><span class="lineno"> 7424</span>&#160;</div><div class="line"><a name="l07425"></a><span class="lineno"> 7425</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07426"></a><span class="lineno"> 7426</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07427"></a><span class="lineno"> 7427</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCGPIO</span></div><div class="line"><a name="l07428"></a><span class="lineno"> 7428</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07429"></a><span class="lineno"> 7429</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07430"></a><span class="lineno"> 7430</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07431"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2ecb0098ec1ab4747a8330f6791bd4e1"> 7431</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R14     0x00004000  // GPIO Port Q Run Mode Clock</span></div><div class="line"><a name="l07432"></a><span class="lineno"> 7432</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07433"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a784dfd6a01f7f48c088375670c49166f"> 7433</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R13     0x00002000  // GPIO Port P Run Mode Clock</span></div><div class="line"><a name="l07434"></a><span class="lineno"> 7434</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07435"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a608685ff56a69ef9e3d9f0474b17d05d"> 7435</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R12     0x00001000  // GPIO Port N Run Mode Clock</span></div><div class="line"><a name="l07436"></a><span class="lineno"> 7436</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07437"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6194261b67199abb424e9228290dca8f"> 7437</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R11     0x00000800  // GPIO Port M Run Mode Clock</span></div><div class="line"><a name="l07438"></a><span class="lineno"> 7438</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07439"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac29c3a8df8e7ee9cdc0f5227f04aa7c3"> 7439</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R10     0x00000400  // GPIO Port L Run Mode Clock</span></div><div class="line"><a name="l07440"></a><span class="lineno"> 7440</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07441"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab578ddb7623fbea67f39a29d4ceae60b"> 7441</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R9      0x00000200  // GPIO Port K Run Mode Clock</span></div><div class="line"><a name="l07442"></a><span class="lineno"> 7442</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07443"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adb66684ff04d079f8501ea06fb2d7c82"> 7443</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R8      0x00000100  // GPIO Port J Run Mode Clock</span></div><div class="line"><a name="l07444"></a><span class="lineno"> 7444</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07445"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a39f6d04463744c06b4acee85b8a99698"> 7445</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R7      0x00000080  // GPIO Port H Run Mode Clock</span></div><div class="line"><a name="l07446"></a><span class="lineno"> 7446</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07447"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a32c92fd2dcec6ab8df4b6f60fc62147c"> 7447</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R6      0x00000040  // GPIO Port G Run Mode Clock</span></div><div class="line"><a name="l07448"></a><span class="lineno"> 7448</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07449"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac96189846fc7f9e0ab4d766d1d341524"> 7449</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R5      0x00000020  // GPIO Port F Run Mode Clock</span></div><div class="line"><a name="l07450"></a><span class="lineno"> 7450</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07451"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a899fc672e48c6a3a68c2cc51ea9831fb"> 7451</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R4      0x00000010  // GPIO Port E Run Mode Clock</span></div><div class="line"><a name="l07452"></a><span class="lineno"> 7452</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07453"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4ac545c8c0bac78f2b330cd3c012f2da"> 7453</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R3      0x00000008  // GPIO Port D Run Mode Clock</span></div><div class="line"><a name="l07454"></a><span class="lineno"> 7454</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07455"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a16e8f7517f80f91ad92e2268d1d8d384"> 7455</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R2      0x00000004  // GPIO Port C Run Mode Clock</span></div><div class="line"><a name="l07456"></a><span class="lineno"> 7456</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07457"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a875e6dc7b8bcbac16207cc19c7d95ad8"> 7457</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R1      0x00000002  // GPIO Port B Run Mode Clock</span></div><div class="line"><a name="l07458"></a><span class="lineno"> 7458</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07459"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a65003d1712b109407e2d650a1c6ab3e6"> 7459</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCGPIO_R0      0x00000001  // GPIO Port A Run Mode Clock</span></div><div class="line"><a name="l07460"></a><span class="lineno"> 7460</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07461"></a><span class="lineno"> 7461</span>&#160;</div><div class="line"><a name="l07462"></a><span class="lineno"> 7462</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07463"></a><span class="lineno"> 7463</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07464"></a><span class="lineno"> 7464</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCDMA register.</span></div><div class="line"><a name="l07465"></a><span class="lineno"> 7465</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07466"></a><span class="lineno"> 7466</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07467"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af6d2549bf745e64662c7eeb0a5480efd"> 7467</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCDMA_R0       0x00000001  // uDMA Module Run Mode Clock</span></div><div class="line"><a name="l07468"></a><span class="lineno"> 7468</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07469"></a><span class="lineno"> 7469</span>&#160;</div><div class="line"><a name="l07470"></a><span class="lineno"> 7470</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07471"></a><span class="lineno"> 7471</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07472"></a><span class="lineno"> 7472</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCHIB register.</span></div><div class="line"><a name="l07473"></a><span class="lineno"> 7473</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07474"></a><span class="lineno"> 7474</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07475"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a01e6b7319101919861a773e3578a773f"> 7475</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCHIB_R0       0x00000001  // Hibernation Module Run Mode</span></div><div class="line"><a name="l07476"></a><span class="lineno"> 7476</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07477"></a><span class="lineno"> 7477</span>&#160;</div><div class="line"><a name="l07478"></a><span class="lineno"> 7478</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07479"></a><span class="lineno"> 7479</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07480"></a><span class="lineno"> 7480</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCUART</span></div><div class="line"><a name="l07481"></a><span class="lineno"> 7481</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07482"></a><span class="lineno"> 7482</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07483"></a><span class="lineno"> 7483</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07484"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a90a4368472cb07641ac375163e0cc123"> 7484</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R7      0x00000080  // UART Module 7 Run Mode Clock</span></div><div class="line"><a name="l07485"></a><span class="lineno"> 7485</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07486"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af912ddf5b480df0dfd20a7a312a64839"> 7486</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R6      0x00000040  // UART Module 6 Run Mode Clock</span></div><div class="line"><a name="l07487"></a><span class="lineno"> 7487</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07488"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a75989ecf1b70e6302931ff6eeac1bede"> 7488</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R5      0x00000020  // UART Module 5 Run Mode Clock</span></div><div class="line"><a name="l07489"></a><span class="lineno"> 7489</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07490"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a90748ac8b52fccc826a97090d8d7681b"> 7490</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R4      0x00000010  // UART Module 4 Run Mode Clock</span></div><div class="line"><a name="l07491"></a><span class="lineno"> 7491</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07492"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7db7d037c017b5315ca11cf52ca6d56a"> 7492</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R3      0x00000008  // UART Module 3 Run Mode Clock</span></div><div class="line"><a name="l07493"></a><span class="lineno"> 7493</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07494"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a831cb22657775fff2d524bdd5df91dc6"> 7494</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R2      0x00000004  // UART Module 2 Run Mode Clock</span></div><div class="line"><a name="l07495"></a><span class="lineno"> 7495</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07496"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4a6a5880539eeb3726216c8b859271db"> 7496</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R1      0x00000002  // UART Module 1 Run Mode Clock</span></div><div class="line"><a name="l07497"></a><span class="lineno"> 7497</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07498"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4d5bfff1a6e89bc20f826139993b29b8"> 7498</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUART_R0      0x00000001  // UART Module 0 Run Mode Clock</span></div><div class="line"><a name="l07499"></a><span class="lineno"> 7499</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07500"></a><span class="lineno"> 7500</span>&#160;</div><div class="line"><a name="l07501"></a><span class="lineno"> 7501</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07502"></a><span class="lineno"> 7502</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07503"></a><span class="lineno"> 7503</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCSSI register.</span></div><div class="line"><a name="l07504"></a><span class="lineno"> 7504</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07505"></a><span class="lineno"> 7505</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07506"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad916e87ddebcbd4d8ed1a90da9658d0b"> 7506</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCSSI_R3       0x00000008  // SSI Module 3 Run Mode Clock</span></div><div class="line"><a name="l07507"></a><span class="lineno"> 7507</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07508"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6935d80e5ee36b6977bc3b10254f8fa5"> 7508</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCSSI_R2       0x00000004  // SSI Module 2 Run Mode Clock</span></div><div class="line"><a name="l07509"></a><span class="lineno"> 7509</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07510"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa59e1282c5464cf587b31f7f76df8e85"> 7510</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCSSI_R1       0x00000002  // SSI Module 1 Run Mode Clock</span></div><div class="line"><a name="l07511"></a><span class="lineno"> 7511</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07512"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a41a9d651a6e2bd813dea8209635940f4"> 7512</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCSSI_R0       0x00000001  // SSI Module 0 Run Mode Clock</span></div><div class="line"><a name="l07513"></a><span class="lineno"> 7513</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07514"></a><span class="lineno"> 7514</span>&#160;</div><div class="line"><a name="l07515"></a><span class="lineno"> 7515</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07516"></a><span class="lineno"> 7516</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07517"></a><span class="lineno"> 7517</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCI2C register.</span></div><div class="line"><a name="l07518"></a><span class="lineno"> 7518</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07519"></a><span class="lineno"> 7519</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07520"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7b25a4f8dfb0e973ef79be04928b7d2a"> 7520</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R5       0x00000020  // I2C Module 5 Run Mode Clock</span></div><div class="line"><a name="l07521"></a><span class="lineno"> 7521</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07522"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3a12e24dc844f2e04d5c36eecf620a98"> 7522</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R4       0x00000010  // I2C Module 4 Run Mode Clock</span></div><div class="line"><a name="l07523"></a><span class="lineno"> 7523</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07524"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac37449202bece22f2ed8a3458363aada"> 7524</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R3       0x00000008  // I2C Module 3 Run Mode Clock</span></div><div class="line"><a name="l07525"></a><span class="lineno"> 7525</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07526"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a140df084ea227151ec2a72fbad8cf773"> 7526</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R2       0x00000004  // I2C Module 2 Run Mode Clock</span></div><div class="line"><a name="l07527"></a><span class="lineno"> 7527</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07528"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad7e8db6eb8e46841272053c240333fee"> 7528</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R1       0x00000002  // I2C Module 1 Run Mode Clock</span></div><div class="line"><a name="l07529"></a><span class="lineno"> 7529</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07530"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a077ea80060b030f6e782904cc506048a"> 7530</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCI2C_R0       0x00000001  // I2C Module 0 Run Mode Clock</span></div><div class="line"><a name="l07531"></a><span class="lineno"> 7531</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07532"></a><span class="lineno"> 7532</span>&#160;</div><div class="line"><a name="l07533"></a><span class="lineno"> 7533</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07534"></a><span class="lineno"> 7534</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07535"></a><span class="lineno"> 7535</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCUSB register.</span></div><div class="line"><a name="l07536"></a><span class="lineno"> 7536</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07537"></a><span class="lineno"> 7537</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07538"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af3f234af2baeac62849ff1a643808fc1"> 7538</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCUSB_R0       0x00000001  // USB Module Run Mode Clock Gating</span></div><div class="line"><a name="l07539"></a><span class="lineno"> 7539</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l07540"></a><span class="lineno"> 7540</span>&#160;</div><div class="line"><a name="l07541"></a><span class="lineno"> 7541</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07542"></a><span class="lineno"> 7542</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07543"></a><span class="lineno"> 7543</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCCAN register.</span></div><div class="line"><a name="l07544"></a><span class="lineno"> 7544</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07545"></a><span class="lineno"> 7545</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07546"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2c9a0ce5feca110ca2b785c5b807e4ab"> 7546</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCCAN_R1       0x00000002  // CAN Module 1 Run Mode Clock</span></div><div class="line"><a name="l07547"></a><span class="lineno"> 7547</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07548"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5fc2162f5116d57e1c2555e92ac4ae33"> 7548</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCCAN_R0       0x00000001  // CAN Module 0 Run Mode Clock</span></div><div class="line"><a name="l07549"></a><span class="lineno"> 7549</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07550"></a><span class="lineno"> 7550</span>&#160;</div><div class="line"><a name="l07551"></a><span class="lineno"> 7551</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07552"></a><span class="lineno"> 7552</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07553"></a><span class="lineno"> 7553</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCADC register.</span></div><div class="line"><a name="l07554"></a><span class="lineno"> 7554</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07555"></a><span class="lineno"> 7555</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07556"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af618cab706639095ed65f63de2690715"> 7556</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCADC_R1       0x00000002  // ADC Module 1 Run Mode Clock</span></div><div class="line"><a name="l07557"></a><span class="lineno"> 7557</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07558"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a508ed489544302effc8e52f66ae0097f"> 7558</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCADC_R0       0x00000001  // ADC Module 0 Run Mode Clock</span></div><div class="line"><a name="l07559"></a><span class="lineno"> 7559</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07560"></a><span class="lineno"> 7560</span>&#160;</div><div class="line"><a name="l07561"></a><span class="lineno"> 7561</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07562"></a><span class="lineno"> 7562</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07563"></a><span class="lineno"> 7563</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCACMP</span></div><div class="line"><a name="l07564"></a><span class="lineno"> 7564</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07565"></a><span class="lineno"> 7565</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07566"></a><span class="lineno"> 7566</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07567"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a022ff8b2da9f8e93d1c53e89a32663c0"> 7567</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCACMP_R0      0x00000001  // Analog Comparator Module 0 Run</span></div><div class="line"><a name="l07568"></a><span class="lineno"> 7568</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l07569"></a><span class="lineno"> 7569</span>&#160;</div><div class="line"><a name="l07570"></a><span class="lineno"> 7570</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07571"></a><span class="lineno"> 7571</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07572"></a><span class="lineno"> 7572</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCEEPROM</span></div><div class="line"><a name="l07573"></a><span class="lineno"> 7573</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07574"></a><span class="lineno"> 7574</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07575"></a><span class="lineno"> 7575</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07576"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9baa3eb78dff190b0de50a398b2a5eab"> 7576</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCEEPROM_R0    0x00000001  // EEPROM Module Run Mode Clock</span></div><div class="line"><a name="l07577"></a><span class="lineno"> 7577</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07578"></a><span class="lineno"> 7578</span>&#160;</div><div class="line"><a name="l07579"></a><span class="lineno"> 7579</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07580"></a><span class="lineno"> 7580</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07581"></a><span class="lineno"> 7581</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCWTIMER</span></div><div class="line"><a name="l07582"></a><span class="lineno"> 7582</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07583"></a><span class="lineno"> 7583</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07584"></a><span class="lineno"> 7584</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07585"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a38a45aade21687ecb2e26afd32299826"> 7585</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWTIMER_R5    0x00000020  // Wide Timer 5 Run Mode Clock</span></div><div class="line"><a name="l07586"></a><span class="lineno"> 7586</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07587"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af1ce0d8b3e3f801cd6f276516092359f"> 7587</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWTIMER_R4    0x00000010  // Wide Timer 4 Run Mode Clock</span></div><div class="line"><a name="l07588"></a><span class="lineno"> 7588</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07589"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae85172e14cdef539d5b6e06b64abbf74"> 7589</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWTIMER_R3    0x00000008  // Wide Timer 3 Run Mode Clock</span></div><div class="line"><a name="l07590"></a><span class="lineno"> 7590</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07591"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac1b49fa624732a5bbf9059d9c3287d3c"> 7591</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWTIMER_R2    0x00000004  // Wide Timer 2 Run Mode Clock</span></div><div class="line"><a name="l07592"></a><span class="lineno"> 7592</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07593"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9f5c7de46458d7c903b80f922700330d"> 7593</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWTIMER_R1    0x00000002  // Wide Timer 1 Run Mode Clock</span></div><div class="line"><a name="l07594"></a><span class="lineno"> 7594</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07595"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3b3fc04c4d5f01af1385bbe7cc8db399"> 7595</a></span>&#160;<span class="preprocessor">#define SYSCTL_RCGCWTIMER_R0    0x00000001  // Wide Timer 0 Run Mode Clock</span></div><div class="line"><a name="l07596"></a><span class="lineno"> 7596</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07597"></a><span class="lineno"> 7597</span>&#160;</div><div class="line"><a name="l07598"></a><span class="lineno"> 7598</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07599"></a><span class="lineno"> 7599</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07600"></a><span class="lineno"> 7600</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCWD register.</span></div><div class="line"><a name="l07601"></a><span class="lineno"> 7601</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07602"></a><span class="lineno"> 7602</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07603"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a846c042fc27af1e8fb2d0319f8f7f1df"> 7603</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWD_S1        0x00000002  // Watchdog Timer 1 Sleep Mode</span></div><div class="line"><a name="l07604"></a><span class="lineno"> 7604</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07605"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8504fbf0d9c788176292e39e3253e4b8"> 7605</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWD_S0        0x00000001  // Watchdog Timer 0 Sleep Mode</span></div><div class="line"><a name="l07606"></a><span class="lineno"> 7606</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07607"></a><span class="lineno"> 7607</span>&#160;</div><div class="line"><a name="l07608"></a><span class="lineno"> 7608</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07609"></a><span class="lineno"> 7609</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07610"></a><span class="lineno"> 7610</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCTIMER</span></div><div class="line"><a name="l07611"></a><span class="lineno"> 7611</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07612"></a><span class="lineno"> 7612</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07613"></a><span class="lineno"> 7613</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07614"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9564f13b68f71ce9013bf6129074f487"> 7614</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S5     0x00000020  // Timer 5 Sleep Mode Clock Gating</span></div><div class="line"><a name="l07615"></a><span class="lineno"> 7615</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l07616"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a676e3a050d590c21b09d78497568ab2a"> 7616</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S4     0x00000010  // Timer 4 Sleep Mode Clock Gating</span></div><div class="line"><a name="l07617"></a><span class="lineno"> 7617</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l07618"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3d7326b0da8c00601566cf5ba4f76487"> 7618</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S3     0x00000008  // Timer 3 Sleep Mode Clock Gating</span></div><div class="line"><a name="l07619"></a><span class="lineno"> 7619</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l07620"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a87444304d2dbfd3b6eb7b9b8fb4d30cf"> 7620</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S2     0x00000004  // Timer 2 Sleep Mode Clock Gating</span></div><div class="line"><a name="l07621"></a><span class="lineno"> 7621</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l07622"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0cbf08498771bd834c3d1906e126228e"> 7622</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S1     0x00000002  // Timer 1 Sleep Mode Clock Gating</span></div><div class="line"><a name="l07623"></a><span class="lineno"> 7623</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l07624"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a839b5b61b0ccee4e2fdadca9e8734e61"> 7624</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCTIMER_S0     0x00000001  // Timer 0 Sleep Mode Clock Gating</span></div><div class="line"><a name="l07625"></a><span class="lineno"> 7625</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l07626"></a><span class="lineno"> 7626</span>&#160;</div><div class="line"><a name="l07627"></a><span class="lineno"> 7627</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07628"></a><span class="lineno"> 7628</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07629"></a><span class="lineno"> 7629</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCGPIO</span></div><div class="line"><a name="l07630"></a><span class="lineno"> 7630</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07631"></a><span class="lineno"> 7631</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07632"></a><span class="lineno"> 7632</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07633"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1fc94c909812795a10153727f5cd536a"> 7633</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S14     0x00004000  // GPIO Port Q Sleep Mode Clock</span></div><div class="line"><a name="l07634"></a><span class="lineno"> 7634</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07635"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6cf83fe63ffde5816d2d28974c1a53c8"> 7635</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S13     0x00002000  // GPIO Port P Sleep Mode Clock</span></div><div class="line"><a name="l07636"></a><span class="lineno"> 7636</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07637"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5808cfe82970f032227d3dbfc5867953"> 7637</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S12     0x00001000  // GPIO Port N Sleep Mode Clock</span></div><div class="line"><a name="l07638"></a><span class="lineno"> 7638</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07639"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6c85d47c19d6d54324c299801f8e6634"> 7639</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S11     0x00000800  // GPIO Port M Sleep Mode Clock</span></div><div class="line"><a name="l07640"></a><span class="lineno"> 7640</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07641"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab91069ce4c22f7d587d5027221078aa2"> 7641</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S10     0x00000400  // GPIO Port L Sleep Mode Clock</span></div><div class="line"><a name="l07642"></a><span class="lineno"> 7642</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07643"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3db76a79ae24597dae62c4eab2550361"> 7643</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S9      0x00000200  // GPIO Port K Sleep Mode Clock</span></div><div class="line"><a name="l07644"></a><span class="lineno"> 7644</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07645"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab8414f8ee20265a6b9efa7e95dcb9143"> 7645</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S8      0x00000100  // GPIO Port J Sleep Mode Clock</span></div><div class="line"><a name="l07646"></a><span class="lineno"> 7646</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07647"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a752789f39e013be9da3d2e3b039149d1"> 7647</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S7      0x00000080  // GPIO Port H Sleep Mode Clock</span></div><div class="line"><a name="l07648"></a><span class="lineno"> 7648</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07649"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a241c7401af7a7c8751f7af9d5ed0796a"> 7649</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S6      0x00000040  // GPIO Port G Sleep Mode Clock</span></div><div class="line"><a name="l07650"></a><span class="lineno"> 7650</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07651"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a608f4b5d598fec21f90170d7cd4a0e41"> 7651</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S5      0x00000020  // GPIO Port F Sleep Mode Clock</span></div><div class="line"><a name="l07652"></a><span class="lineno"> 7652</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07653"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1f9afe6318c56bed84f65d412fff2396"> 7653</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S4      0x00000010  // GPIO Port E Sleep Mode Clock</span></div><div class="line"><a name="l07654"></a><span class="lineno"> 7654</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07655"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a582a78bb6cc435cb536e7c040d64daf4"> 7655</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S3      0x00000008  // GPIO Port D Sleep Mode Clock</span></div><div class="line"><a name="l07656"></a><span class="lineno"> 7656</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07657"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acf12bf006076747846cb2fa28e6f1916"> 7657</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S2      0x00000004  // GPIO Port C Sleep Mode Clock</span></div><div class="line"><a name="l07658"></a><span class="lineno"> 7658</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07659"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeb34268c8dee7253fcd22094cf6df54a"> 7659</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S1      0x00000002  // GPIO Port B Sleep Mode Clock</span></div><div class="line"><a name="l07660"></a><span class="lineno"> 7660</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07661"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac0c8e78a023f7c7352117dbdcbaba587"> 7661</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCGPIO_S0      0x00000001  // GPIO Port A Sleep Mode Clock</span></div><div class="line"><a name="l07662"></a><span class="lineno"> 7662</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07663"></a><span class="lineno"> 7663</span>&#160;</div><div class="line"><a name="l07664"></a><span class="lineno"> 7664</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07665"></a><span class="lineno"> 7665</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07666"></a><span class="lineno"> 7666</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCDMA register.</span></div><div class="line"><a name="l07667"></a><span class="lineno"> 7667</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07668"></a><span class="lineno"> 7668</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07669"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acf4f73fff411342fb13bf3d6f8c59965"> 7669</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCDMA_S0       0x00000001  // uDMA Module Sleep Mode Clock</span></div><div class="line"><a name="l07670"></a><span class="lineno"> 7670</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07671"></a><span class="lineno"> 7671</span>&#160;</div><div class="line"><a name="l07672"></a><span class="lineno"> 7672</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07673"></a><span class="lineno"> 7673</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07674"></a><span class="lineno"> 7674</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCHIB register.</span></div><div class="line"><a name="l07675"></a><span class="lineno"> 7675</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07676"></a><span class="lineno"> 7676</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07677"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac30a6775fe5765e4e63d62c8bb39e31b"> 7677</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCHIB_S0       0x00000001  // Hibernation Module Sleep Mode</span></div><div class="line"><a name="l07678"></a><span class="lineno"> 7678</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07679"></a><span class="lineno"> 7679</span>&#160;</div><div class="line"><a name="l07680"></a><span class="lineno"> 7680</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07681"></a><span class="lineno"> 7681</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07682"></a><span class="lineno"> 7682</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCUART</span></div><div class="line"><a name="l07683"></a><span class="lineno"> 7683</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07684"></a><span class="lineno"> 7684</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07685"></a><span class="lineno"> 7685</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07686"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a939ac9f7f9a595e476a09e00f8c23677"> 7686</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S7      0x00000080  // UART Module 7 Sleep Mode Clock</span></div><div class="line"><a name="l07687"></a><span class="lineno"> 7687</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07688"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0a52edd3d0ba38f8e955907d7250bac1"> 7688</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S6      0x00000040  // UART Module 6 Sleep Mode Clock</span></div><div class="line"><a name="l07689"></a><span class="lineno"> 7689</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07690"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adc871831bdbb74cc533be98731a04bb2"> 7690</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S5      0x00000020  // UART Module 5 Sleep Mode Clock</span></div><div class="line"><a name="l07691"></a><span class="lineno"> 7691</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07692"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a23d26004794ba663acdb551d31f3e796"> 7692</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S4      0x00000010  // UART Module 4 Sleep Mode Clock</span></div><div class="line"><a name="l07693"></a><span class="lineno"> 7693</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07694"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a653f02c9d7f800db5aeb57abedafe6f0"> 7694</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S3      0x00000008  // UART Module 3 Sleep Mode Clock</span></div><div class="line"><a name="l07695"></a><span class="lineno"> 7695</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07696"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0e30fb37f43b571e009a42b4630ddb5e"> 7696</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S2      0x00000004  // UART Module 2 Sleep Mode Clock</span></div><div class="line"><a name="l07697"></a><span class="lineno"> 7697</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07698"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac608c1a73b730a49f0a5102f561cfa23"> 7698</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S1      0x00000002  // UART Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l07699"></a><span class="lineno"> 7699</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07700"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abbead6a8eaeed5d985483c336b1586f8"> 7700</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUART_S0      0x00000001  // UART Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l07701"></a><span class="lineno"> 7701</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07702"></a><span class="lineno"> 7702</span>&#160;</div><div class="line"><a name="l07703"></a><span class="lineno"> 7703</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07704"></a><span class="lineno"> 7704</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07705"></a><span class="lineno"> 7705</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCSSI register.</span></div><div class="line"><a name="l07706"></a><span class="lineno"> 7706</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07707"></a><span class="lineno"> 7707</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07708"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a49b5311b93725e07f77741220e795112"> 7708</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCSSI_S3       0x00000008  // SSI Module 3 Sleep Mode Clock</span></div><div class="line"><a name="l07709"></a><span class="lineno"> 7709</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07710"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7928ee05d8e94ca641e33edeac4bfe20"> 7710</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCSSI_S2       0x00000004  // SSI Module 2 Sleep Mode Clock</span></div><div class="line"><a name="l07711"></a><span class="lineno"> 7711</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07712"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9419840fba6f61f542e04d2fbee72166"> 7712</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCSSI_S1       0x00000002  // SSI Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l07713"></a><span class="lineno"> 7713</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07714"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aee2257e4dc778556d26130ae05e02fb5"> 7714</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCSSI_S0       0x00000001  // SSI Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l07715"></a><span class="lineno"> 7715</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07716"></a><span class="lineno"> 7716</span>&#160;</div><div class="line"><a name="l07717"></a><span class="lineno"> 7717</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07718"></a><span class="lineno"> 7718</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07719"></a><span class="lineno"> 7719</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCI2C register.</span></div><div class="line"><a name="l07720"></a><span class="lineno"> 7720</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07721"></a><span class="lineno"> 7721</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07722"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0c796496150d274dabb75ba5f71d6c44"> 7722</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S5       0x00000020  // I2C Module 5 Sleep Mode Clock</span></div><div class="line"><a name="l07723"></a><span class="lineno"> 7723</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07724"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1b0bc4c31c6dbb09af2c4f0cd4fcc9cc"> 7724</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S4       0x00000010  // I2C Module 4 Sleep Mode Clock</span></div><div class="line"><a name="l07725"></a><span class="lineno"> 7725</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07726"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6afbb3132fd210d38d512c47f3bc59d5"> 7726</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S3       0x00000008  // I2C Module 3 Sleep Mode Clock</span></div><div class="line"><a name="l07727"></a><span class="lineno"> 7727</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07728"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0d6c0282872bf7b41fc9510f480dc84e"> 7728</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S2       0x00000004  // I2C Module 2 Sleep Mode Clock</span></div><div class="line"><a name="l07729"></a><span class="lineno"> 7729</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07730"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab28c82102880b8074cbb191e66b83ad1"> 7730</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S1       0x00000002  // I2C Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l07731"></a><span class="lineno"> 7731</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07732"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a88c66b30c56733a8d2a52ea08bd8722c"> 7732</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCI2C_S0       0x00000001  // I2C Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l07733"></a><span class="lineno"> 7733</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07734"></a><span class="lineno"> 7734</span>&#160;</div><div class="line"><a name="l07735"></a><span class="lineno"> 7735</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07736"></a><span class="lineno"> 7736</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07737"></a><span class="lineno"> 7737</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCUSB register.</span></div><div class="line"><a name="l07738"></a><span class="lineno"> 7738</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07739"></a><span class="lineno"> 7739</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07740"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1212eacbe210908ad4ae99b74af88fa1"> 7740</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCUSB_S0       0x00000001  // USB Module Sleep Mode Clock</span></div><div class="line"><a name="l07741"></a><span class="lineno"> 7741</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07742"></a><span class="lineno"> 7742</span>&#160;</div><div class="line"><a name="l07743"></a><span class="lineno"> 7743</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07744"></a><span class="lineno"> 7744</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07745"></a><span class="lineno"> 7745</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCCAN register.</span></div><div class="line"><a name="l07746"></a><span class="lineno"> 7746</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07747"></a><span class="lineno"> 7747</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07748"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2c5c7fe7e32362b7efa456fb87d825b7"> 7748</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCCAN_S1       0x00000002  // CAN Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l07749"></a><span class="lineno"> 7749</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07750"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0bc41056ea02ad29af5f9f5fc8bf066b"> 7750</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCCAN_S0       0x00000001  // CAN Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l07751"></a><span class="lineno"> 7751</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07752"></a><span class="lineno"> 7752</span>&#160;</div><div class="line"><a name="l07753"></a><span class="lineno"> 7753</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07754"></a><span class="lineno"> 7754</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07755"></a><span class="lineno"> 7755</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCADC register.</span></div><div class="line"><a name="l07756"></a><span class="lineno"> 7756</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07757"></a><span class="lineno"> 7757</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07758"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abbd56f149e57b1947ee97e02a287bc89"> 7758</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCADC_S1       0x00000002  // ADC Module 1 Sleep Mode Clock</span></div><div class="line"><a name="l07759"></a><span class="lineno"> 7759</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07760"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acee558b69e2ef263863acabffc81ce41"> 7760</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCADC_S0       0x00000001  // ADC Module 0 Sleep Mode Clock</span></div><div class="line"><a name="l07761"></a><span class="lineno"> 7761</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07762"></a><span class="lineno"> 7762</span>&#160;</div><div class="line"><a name="l07763"></a><span class="lineno"> 7763</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07764"></a><span class="lineno"> 7764</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07765"></a><span class="lineno"> 7765</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCACMP</span></div><div class="line"><a name="l07766"></a><span class="lineno"> 7766</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07767"></a><span class="lineno"> 7767</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07768"></a><span class="lineno"> 7768</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07769"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a88755e8a7cea63d79d53b71e8e1bbe3a"> 7769</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCACMP_S0      0x00000001  // Analog Comparator Module 0 Sleep</span></div><div class="line"><a name="l07770"></a><span class="lineno"> 7770</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l07771"></a><span class="lineno"> 7771</span>&#160;</div><div class="line"><a name="l07772"></a><span class="lineno"> 7772</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07773"></a><span class="lineno"> 7773</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07774"></a><span class="lineno"> 7774</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCEEPROM</span></div><div class="line"><a name="l07775"></a><span class="lineno"> 7775</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07776"></a><span class="lineno"> 7776</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07777"></a><span class="lineno"> 7777</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07778"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0ef2f648ca355845fe83e1255174eade"> 7778</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCEEPROM_S0    0x00000001  // EEPROM Module Sleep Mode Clock</span></div><div class="line"><a name="l07779"></a><span class="lineno"> 7779</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07780"></a><span class="lineno"> 7780</span>&#160;</div><div class="line"><a name="l07781"></a><span class="lineno"> 7781</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07782"></a><span class="lineno"> 7782</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07783"></a><span class="lineno"> 7783</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCWTIMER</span></div><div class="line"><a name="l07784"></a><span class="lineno"> 7784</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07785"></a><span class="lineno"> 7785</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07786"></a><span class="lineno"> 7786</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07787"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a29da0138986088ba29a308b5b5c9bce5"> 7787</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWTIMER_S5    0x00000020  // Wide Timer 5 Sleep Mode Clock</span></div><div class="line"><a name="l07788"></a><span class="lineno"> 7788</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07789"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8f4e7bda34a8d932815f52d68b61b99b"> 7789</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWTIMER_S4    0x00000010  // Wide Timer 4 Sleep Mode Clock</span></div><div class="line"><a name="l07790"></a><span class="lineno"> 7790</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07791"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad6a158f92e0e7316ea026791c79ca5cc"> 7791</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWTIMER_S3    0x00000008  // Wide Timer 3 Sleep Mode Clock</span></div><div class="line"><a name="l07792"></a><span class="lineno"> 7792</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07793"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a28e703f84d49cf83300383024d6831ed"> 7793</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWTIMER_S2    0x00000004  // Wide Timer 2 Sleep Mode Clock</span></div><div class="line"><a name="l07794"></a><span class="lineno"> 7794</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07795"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a41b857050236acc9b84648b31f7be2cb"> 7795</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWTIMER_S1    0x00000002  // Wide Timer 1 Sleep Mode Clock</span></div><div class="line"><a name="l07796"></a><span class="lineno"> 7796</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07797"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a59c6d3b6995d60bff1e239ab5445a5d5"> 7797</a></span>&#160;<span class="preprocessor">#define SYSCTL_SCGCWTIMER_S0    0x00000001  // Wide Timer 0 Sleep Mode Clock</span></div><div class="line"><a name="l07798"></a><span class="lineno"> 7798</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07799"></a><span class="lineno"> 7799</span>&#160;</div><div class="line"><a name="l07800"></a><span class="lineno"> 7800</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07801"></a><span class="lineno"> 7801</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07802"></a><span class="lineno"> 7802</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCWD register.</span></div><div class="line"><a name="l07803"></a><span class="lineno"> 7803</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07804"></a><span class="lineno"> 7804</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07805"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9462d89fc55686630304ff9971aa63b7"> 7805</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWD_D1        0x00000002  // Watchdog Timer 1 Deep-Sleep Mode</span></div><div class="line"><a name="l07806"></a><span class="lineno"> 7806</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07807"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ada093a01446a0a8c24582340aa825dd7"> 7807</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWD_D0        0x00000001  // Watchdog Timer 0 Deep-Sleep Mode</span></div><div class="line"><a name="l07808"></a><span class="lineno"> 7808</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07809"></a><span class="lineno"> 7809</span>&#160;</div><div class="line"><a name="l07810"></a><span class="lineno"> 7810</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07811"></a><span class="lineno"> 7811</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07812"></a><span class="lineno"> 7812</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCTIMER</span></div><div class="line"><a name="l07813"></a><span class="lineno"> 7813</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07814"></a><span class="lineno"> 7814</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07815"></a><span class="lineno"> 7815</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07816"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9e646f57bcc40a547844b41d2054b8ba"> 7816</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D5     0x00000020  // Timer 5 Deep-Sleep Mode Clock</span></div><div class="line"><a name="l07817"></a><span class="lineno"> 7817</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07818"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8ab524038fe5c8055de7ecb590a696a3"> 7818</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D4     0x00000010  // Timer 4 Deep-Sleep Mode Clock</span></div><div class="line"><a name="l07819"></a><span class="lineno"> 7819</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07820"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a07776f0cb69c550e0ef98bbc7dbc56af"> 7820</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D3     0x00000008  // Timer 3 Deep-Sleep Mode Clock</span></div><div class="line"><a name="l07821"></a><span class="lineno"> 7821</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07822"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8d4cf939ae372891e931841e5cc82a42"> 7822</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D2     0x00000004  // Timer 2 Deep-Sleep Mode Clock</span></div><div class="line"><a name="l07823"></a><span class="lineno"> 7823</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07824"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9c64a279b5902717ec5d2a9ae8bbb6a4"> 7824</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D1     0x00000002  // Timer 1 Deep-Sleep Mode Clock</span></div><div class="line"><a name="l07825"></a><span class="lineno"> 7825</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07826"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9602cf95c0ce8eacba68259d80e60803"> 7826</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCTIMER_D0     0x00000001  // Timer 0 Deep-Sleep Mode Clock</span></div><div class="line"><a name="l07827"></a><span class="lineno"> 7827</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07828"></a><span class="lineno"> 7828</span>&#160;</div><div class="line"><a name="l07829"></a><span class="lineno"> 7829</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07830"></a><span class="lineno"> 7830</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07831"></a><span class="lineno"> 7831</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCGPIO</span></div><div class="line"><a name="l07832"></a><span class="lineno"> 7832</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07833"></a><span class="lineno"> 7833</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07834"></a><span class="lineno"> 7834</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07835"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a009ef6ce7706043a4c80e261b4ce2835"> 7835</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D14     0x00004000  // GPIO Port Q Deep-Sleep Mode</span></div><div class="line"><a name="l07836"></a><span class="lineno"> 7836</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07837"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4426cdda32f73fcbec2218d78f1b970a"> 7837</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D13     0x00002000  // GPIO Port P Deep-Sleep Mode</span></div><div class="line"><a name="l07838"></a><span class="lineno"> 7838</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07839"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab9a3123fc1eec82dae37e46fcaa6c907"> 7839</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D12     0x00001000  // GPIO Port N Deep-Sleep Mode</span></div><div class="line"><a name="l07840"></a><span class="lineno"> 7840</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07841"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9659e98e4725ec4be51743e997f98100"> 7841</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D11     0x00000800  // GPIO Port M Deep-Sleep Mode</span></div><div class="line"><a name="l07842"></a><span class="lineno"> 7842</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07843"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae20c035e951d9b7afe9cbbdde71983b0"> 7843</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D10     0x00000400  // GPIO Port L Deep-Sleep Mode</span></div><div class="line"><a name="l07844"></a><span class="lineno"> 7844</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07845"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af420815c0728a1f06b8577b45ad77726"> 7845</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D9      0x00000200  // GPIO Port K Deep-Sleep Mode</span></div><div class="line"><a name="l07846"></a><span class="lineno"> 7846</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07847"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae3cd779bd12882eb91a44a391f93aef8"> 7847</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D8      0x00000100  // GPIO Port J Deep-Sleep Mode</span></div><div class="line"><a name="l07848"></a><span class="lineno"> 7848</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07849"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae420615de50a2e67f66830d3efa2bec5"> 7849</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D7      0x00000080  // GPIO Port H Deep-Sleep Mode</span></div><div class="line"><a name="l07850"></a><span class="lineno"> 7850</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07851"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0c89f29825a0cbb7468766754875b489"> 7851</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D6      0x00000040  // GPIO Port G Deep-Sleep Mode</span></div><div class="line"><a name="l07852"></a><span class="lineno"> 7852</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07853"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0f50f5ea84892961a26183e8e9aaa558"> 7853</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D5      0x00000020  // GPIO Port F Deep-Sleep Mode</span></div><div class="line"><a name="l07854"></a><span class="lineno"> 7854</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07855"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8ab19a7ccb3d867530bee9585f8a65a5"> 7855</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D4      0x00000010  // GPIO Port E Deep-Sleep Mode</span></div><div class="line"><a name="l07856"></a><span class="lineno"> 7856</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07857"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3e2ee8c3b8a82ef9fc23eb55054b2664"> 7857</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D3      0x00000008  // GPIO Port D Deep-Sleep Mode</span></div><div class="line"><a name="l07858"></a><span class="lineno"> 7858</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07859"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa03ca96fce9aed9247e0c9e483942de7"> 7859</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D2      0x00000004  // GPIO Port C Deep-Sleep Mode</span></div><div class="line"><a name="l07860"></a><span class="lineno"> 7860</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07861"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0bb8d7c14a9ab714ce5b2c55ed23d56b"> 7861</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D1      0x00000002  // GPIO Port B Deep-Sleep Mode</span></div><div class="line"><a name="l07862"></a><span class="lineno"> 7862</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07863"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a12b38a614035cf8f0a80064a5184503f"> 7863</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCGPIO_D0      0x00000001  // GPIO Port A Deep-Sleep Mode</span></div><div class="line"><a name="l07864"></a><span class="lineno"> 7864</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07865"></a><span class="lineno"> 7865</span>&#160;</div><div class="line"><a name="l07866"></a><span class="lineno"> 7866</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07867"></a><span class="lineno"> 7867</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07868"></a><span class="lineno"> 7868</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCDMA register.</span></div><div class="line"><a name="l07869"></a><span class="lineno"> 7869</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07870"></a><span class="lineno"> 7870</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07871"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a03fd79ee2bb060012156f1f7bd225d61"> 7871</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCDMA_D0       0x00000001  // uDMA Module Deep-Sleep Mode</span></div><div class="line"><a name="l07872"></a><span class="lineno"> 7872</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07873"></a><span class="lineno"> 7873</span>&#160;</div><div class="line"><a name="l07874"></a><span class="lineno"> 7874</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07875"></a><span class="lineno"> 7875</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07876"></a><span class="lineno"> 7876</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCHIB register.</span></div><div class="line"><a name="l07877"></a><span class="lineno"> 7877</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07878"></a><span class="lineno"> 7878</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07879"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acf610a98b82671e5298d81e38c8982ef"> 7879</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCHIB_D0       0x00000001  // Hibernation Module Deep-Sleep</span></div><div class="line"><a name="l07880"></a><span class="lineno"> 7880</span>&#160;                                            <span class="comment">// Mode Clock Gating Control</span></div><div class="line"><a name="l07881"></a><span class="lineno"> 7881</span>&#160;</div><div class="line"><a name="l07882"></a><span class="lineno"> 7882</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07883"></a><span class="lineno"> 7883</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07884"></a><span class="lineno"> 7884</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCUART</span></div><div class="line"><a name="l07885"></a><span class="lineno"> 7885</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07886"></a><span class="lineno"> 7886</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07887"></a><span class="lineno"> 7887</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07888"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a70abb1e896294ccd4866e2aee1439902"> 7888</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D7      0x00000080  // UART Module 7 Deep-Sleep Mode</span></div><div class="line"><a name="l07889"></a><span class="lineno"> 7889</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07890"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2642b09d42a671ebb47b31830b7e39f0"> 7890</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D6      0x00000040  // UART Module 6 Deep-Sleep Mode</span></div><div class="line"><a name="l07891"></a><span class="lineno"> 7891</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07892"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a72e7f6297498240891e32c5cb02fe59c"> 7892</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D5      0x00000020  // UART Module 5 Deep-Sleep Mode</span></div><div class="line"><a name="l07893"></a><span class="lineno"> 7893</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07894"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a62238a40266e88e18d141085193fefa8"> 7894</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D4      0x00000010  // UART Module 4 Deep-Sleep Mode</span></div><div class="line"><a name="l07895"></a><span class="lineno"> 7895</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07896"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae10400f7f66a69c78a037455a86c89b2"> 7896</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D3      0x00000008  // UART Module 3 Deep-Sleep Mode</span></div><div class="line"><a name="l07897"></a><span class="lineno"> 7897</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07898"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a73ef022e1da1ebce7b167733dc7a2e86"> 7898</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D2      0x00000004  // UART Module 2 Deep-Sleep Mode</span></div><div class="line"><a name="l07899"></a><span class="lineno"> 7899</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07900"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3582b5103a16a42d15c81236480bf34c"> 7900</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D1      0x00000002  // UART Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l07901"></a><span class="lineno"> 7901</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07902"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac1e21d497a8d3c27e5449216ded7db28"> 7902</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUART_D0      0x00000001  // UART Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l07903"></a><span class="lineno"> 7903</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07904"></a><span class="lineno"> 7904</span>&#160;</div><div class="line"><a name="l07905"></a><span class="lineno"> 7905</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07906"></a><span class="lineno"> 7906</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07907"></a><span class="lineno"> 7907</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCSSI register.</span></div><div class="line"><a name="l07908"></a><span class="lineno"> 7908</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07909"></a><span class="lineno"> 7909</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07910"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6b18a3f2086264477a01dd15519409e4"> 7910</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCSSI_D3       0x00000008  // SSI Module 3 Deep-Sleep Mode</span></div><div class="line"><a name="l07911"></a><span class="lineno"> 7911</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07912"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8beced131340a4bd62ad1366250748cd"> 7912</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCSSI_D2       0x00000004  // SSI Module 2 Deep-Sleep Mode</span></div><div class="line"><a name="l07913"></a><span class="lineno"> 7913</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07914"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a16f91f946d0c18a98e21e1776153c4cf"> 7914</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCSSI_D1       0x00000002  // SSI Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l07915"></a><span class="lineno"> 7915</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07916"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2679e5c354c7e817fb54ee5c25e3da06"> 7916</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCSSI_D0       0x00000001  // SSI Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l07917"></a><span class="lineno"> 7917</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07918"></a><span class="lineno"> 7918</span>&#160;</div><div class="line"><a name="l07919"></a><span class="lineno"> 7919</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07920"></a><span class="lineno"> 7920</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07921"></a><span class="lineno"> 7921</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCI2C register.</span></div><div class="line"><a name="l07922"></a><span class="lineno"> 7922</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07923"></a><span class="lineno"> 7923</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07924"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2dfed96e7f6316b312a3cb0fdaf829a2"> 7924</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D5       0x00000020  // I2C Module 5 Deep-Sleep Mode</span></div><div class="line"><a name="l07925"></a><span class="lineno"> 7925</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07926"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a080a0c258fce5c1e5ccce212133ac2cc"> 7926</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D4       0x00000010  // I2C Module 4 Deep-Sleep Mode</span></div><div class="line"><a name="l07927"></a><span class="lineno"> 7927</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07928"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a355a1b85216dbad690038f2fc8dfae14"> 7928</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D3       0x00000008  // I2C Module 3 Deep-Sleep Mode</span></div><div class="line"><a name="l07929"></a><span class="lineno"> 7929</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07930"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abb909b5956a06608e91ea37ac3f0983f"> 7930</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D2       0x00000004  // I2C Module 2 Deep-Sleep Mode</span></div><div class="line"><a name="l07931"></a><span class="lineno"> 7931</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07932"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#affaa622801fb0db3762b6e2f8fe18057"> 7932</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D1       0x00000002  // I2C Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l07933"></a><span class="lineno"> 7933</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07934"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a575b8d89a62b8a98943d48d377970ec2"> 7934</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCI2C_D0       0x00000001  // I2C Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l07935"></a><span class="lineno"> 7935</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07936"></a><span class="lineno"> 7936</span>&#160;</div><div class="line"><a name="l07937"></a><span class="lineno"> 7937</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07938"></a><span class="lineno"> 7938</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07939"></a><span class="lineno"> 7939</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCUSB register.</span></div><div class="line"><a name="l07940"></a><span class="lineno"> 7940</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07941"></a><span class="lineno"> 7941</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07942"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae028e8bb721de814010f152a50917875"> 7942</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCUSB_D0       0x00000001  // USB Module Deep-Sleep Mode Clock</span></div><div class="line"><a name="l07943"></a><span class="lineno"> 7943</span>&#160;                                            <span class="comment">// Gating Control</span></div><div class="line"><a name="l07944"></a><span class="lineno"> 7944</span>&#160;</div><div class="line"><a name="l07945"></a><span class="lineno"> 7945</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07946"></a><span class="lineno"> 7946</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07947"></a><span class="lineno"> 7947</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCCAN register.</span></div><div class="line"><a name="l07948"></a><span class="lineno"> 7948</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07949"></a><span class="lineno"> 7949</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07950"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa1866d012a7acc74b5661e855b379b9e"> 7950</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCCAN_D1       0x00000002  // CAN Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l07951"></a><span class="lineno"> 7951</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07952"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aacc31215d4e324f962654734aed062d2"> 7952</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCCAN_D0       0x00000001  // CAN Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l07953"></a><span class="lineno"> 7953</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07954"></a><span class="lineno"> 7954</span>&#160;</div><div class="line"><a name="l07955"></a><span class="lineno"> 7955</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07956"></a><span class="lineno"> 7956</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07957"></a><span class="lineno"> 7957</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCADC register.</span></div><div class="line"><a name="l07958"></a><span class="lineno"> 7958</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07959"></a><span class="lineno"> 7959</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07960"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a67f48cc481df61812ac3bf9b4a6a1b58"> 7960</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCADC_D1       0x00000002  // ADC Module 1 Deep-Sleep Mode</span></div><div class="line"><a name="l07961"></a><span class="lineno"> 7961</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07962"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a60931269822763ed894deedc2ff98291"> 7962</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCADC_D0       0x00000001  // ADC Module 0 Deep-Sleep Mode</span></div><div class="line"><a name="l07963"></a><span class="lineno"> 7963</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07964"></a><span class="lineno"> 7964</span>&#160;</div><div class="line"><a name="l07965"></a><span class="lineno"> 7965</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07966"></a><span class="lineno"> 7966</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07967"></a><span class="lineno"> 7967</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCACMP</span></div><div class="line"><a name="l07968"></a><span class="lineno"> 7968</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07969"></a><span class="lineno"> 7969</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07970"></a><span class="lineno"> 7970</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07971"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a672d7f370bbc3be6f8b7ab04fb266aae"> 7971</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCACMP_D0      0x00000001  // Analog Comparator Module 0</span></div><div class="line"><a name="l07972"></a><span class="lineno"> 7972</span>&#160;                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div><div class="line"><a name="l07973"></a><span class="lineno"> 7973</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l07974"></a><span class="lineno"> 7974</span>&#160;</div><div class="line"><a name="l07975"></a><span class="lineno"> 7975</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07976"></a><span class="lineno"> 7976</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07977"></a><span class="lineno"> 7977</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCEEPROM</span></div><div class="line"><a name="l07978"></a><span class="lineno"> 7978</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07979"></a><span class="lineno"> 7979</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07980"></a><span class="lineno"> 7980</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07981"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a54e3745aec262e752816071fc7ef8858"> 7981</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCEEPROM_D0    0x00000001  // EEPROM Module Deep-Sleep Mode</span></div><div class="line"><a name="l07982"></a><span class="lineno"> 7982</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07983"></a><span class="lineno"> 7983</span>&#160;</div><div class="line"><a name="l07984"></a><span class="lineno"> 7984</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07985"></a><span class="lineno"> 7985</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07986"></a><span class="lineno"> 7986</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCWTIMER</span></div><div class="line"><a name="l07987"></a><span class="lineno"> 7987</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l07988"></a><span class="lineno"> 7988</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l07989"></a><span class="lineno"> 7989</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l07990"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6244fdee93f555f862c77ca7f4c8e58e"> 7990</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWTIMER_D5    0x00000020  // Wide Timer 5 Deep-Sleep Mode</span></div><div class="line"><a name="l07991"></a><span class="lineno"> 7991</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07992"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a18425e024748a7e1253b4d00ee1431b8"> 7992</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWTIMER_D4    0x00000010  // Wide Timer 4 Deep-Sleep Mode</span></div><div class="line"><a name="l07993"></a><span class="lineno"> 7993</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07994"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6c076cc23370b9e9540f15807872f8d3"> 7994</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWTIMER_D3    0x00000008  // Wide Timer 3 Deep-Sleep Mode</span></div><div class="line"><a name="l07995"></a><span class="lineno"> 7995</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07996"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aea38dc840e31e46425d24b2928cd6e30"> 7996</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWTIMER_D2    0x00000004  // Wide Timer 2 Deep-Sleep Mode</span></div><div class="line"><a name="l07997"></a><span class="lineno"> 7997</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l07998"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2a621b01d7b3bebc5504046fab9fb060"> 7998</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWTIMER_D1    0x00000002  // Wide Timer 1 Deep-Sleep Mode</span></div><div class="line"><a name="l07999"></a><span class="lineno"> 7999</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l08000"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae6d00b59bfad3fb296f42123de495dac"> 8000</a></span>&#160;<span class="preprocessor">#define SYSCTL_DCGCWTIMER_D0    0x00000001  // Wide Timer 0 Deep-Sleep Mode</span></div><div class="line"><a name="l08001"></a><span class="lineno"> 8001</span>&#160;                                            <span class="comment">// Clock Gating Control</span></div><div class="line"><a name="l08002"></a><span class="lineno"> 8002</span>&#160;</div><div class="line"><a name="l08003"></a><span class="lineno"> 8003</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08004"></a><span class="lineno"> 8004</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08005"></a><span class="lineno"> 8005</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCWD register.</span></div><div class="line"><a name="l08006"></a><span class="lineno"> 8006</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08007"></a><span class="lineno"> 8007</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08008"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9f52cf42702d7340c819174553a1312f"> 8008</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCWD_P1          0x00000002  // Watchdog Timer 1 Power Control</span></div><div class="line"><a name="l08009"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4717bc50282d22426d2e1508a4466447"> 8009</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCWD_P0          0x00000001  // Watchdog Timer 0 Power Control</span></div><div class="line"><a name="l08010"></a><span class="lineno"> 8010</span>&#160;</div><div class="line"><a name="l08011"></a><span class="lineno"> 8011</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08012"></a><span class="lineno"> 8012</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08013"></a><span class="lineno"> 8013</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCTIMER register.</span></div><div class="line"><a name="l08014"></a><span class="lineno"> 8014</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08015"></a><span class="lineno"> 8015</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08016"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a99ec42283968ef41a57e1b8ccff3df65"> 8016</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_P5       0x00000020  // Timer 5 Power Control</span></div><div class="line"><a name="l08017"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa3581554d652b3f61c0c435d69d12ab6"> 8017</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_P4       0x00000010  // Timer 4 Power Control</span></div><div class="line"><a name="l08018"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1d94876327854feb037ac20db4195d3a"> 8018</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_P3       0x00000008  // Timer 3 Power Control</span></div><div class="line"><a name="l08019"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a377bce03fa5ae489ab1a81d5cbc35f1b"> 8019</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_P2       0x00000004  // Timer 2 Power Control</span></div><div class="line"><a name="l08020"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a752e3a286f48e87722086ba1587b9298"> 8020</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_P1       0x00000002  // Timer 1 Power Control</span></div><div class="line"><a name="l08021"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad01ccb3080785ebe3a79df66d71e42bf"> 8021</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCTIMER_P0       0x00000001  // Timer 0 Power Control</span></div><div class="line"><a name="l08022"></a><span class="lineno"> 8022</span>&#160;</div><div class="line"><a name="l08023"></a><span class="lineno"> 8023</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08024"></a><span class="lineno"> 8024</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08025"></a><span class="lineno"> 8025</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCGPIO register.</span></div><div class="line"><a name="l08026"></a><span class="lineno"> 8026</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08027"></a><span class="lineno"> 8027</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08028"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1686f57f32be277e393b375dd6a0501c"> 8028</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P14       0x00004000  // GPIO Port Q Power Control</span></div><div class="line"><a name="l08029"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7b069fac0baed81ebb27c177d97e16b5"> 8029</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P13       0x00002000  // GPIO Port P Power Control</span></div><div class="line"><a name="l08030"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a72dd0820e2e857a499265b6771d27387"> 8030</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P12       0x00001000  // GPIO Port N Power Control</span></div><div class="line"><a name="l08031"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad0d9d4d8be1f1201e0ac9489d00c920e"> 8031</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P11       0x00000800  // GPIO Port M Power Control</span></div><div class="line"><a name="l08032"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a19411798793c164e5ed2975746d8d989"> 8032</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P10       0x00000400  // GPIO Port L Power Control</span></div><div class="line"><a name="l08033"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae79a369d9495911a71004f26ad0764b7"> 8033</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P9        0x00000200  // GPIO Port K Power Control</span></div><div class="line"><a name="l08034"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7e107a6c8368cf3e5ef579a5085cd7a9"> 8034</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P8        0x00000100  // GPIO Port J Power Control</span></div><div class="line"><a name="l08035"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a43166d785e2d66ba9a533bc4716cd664"> 8035</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P7        0x00000080  // GPIO Port H Power Control</span></div><div class="line"><a name="l08036"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a38c34db456a7a9cb7795e3e566d44cce"> 8036</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P6        0x00000040  // GPIO Port G Power Control</span></div><div class="line"><a name="l08037"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a030d1346b8fe160650a1b626721e8263"> 8037</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P5        0x00000020  // GPIO Port F Power Control</span></div><div class="line"><a name="l08038"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a70eebd2226cd73125b3c83cc1d98dcc7"> 8038</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P4        0x00000010  // GPIO Port E Power Control</span></div><div class="line"><a name="l08039"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4bf0ce70619518888e7ca73422b335fd"> 8039</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P3        0x00000008  // GPIO Port D Power Control</span></div><div class="line"><a name="l08040"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a38632d6a0913edb74eeab64e14294c08"> 8040</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P2        0x00000004  // GPIO Port C Power Control</span></div><div class="line"><a name="l08041"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a16477f6cae295460c0255141784a39fe"> 8041</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P1        0x00000002  // GPIO Port B Power Control</span></div><div class="line"><a name="l08042"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aed8679f01a1eb69e3715ac7b54023650"> 8042</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCGPIO_P0        0x00000001  // GPIO Port A Power Control</span></div><div class="line"><a name="l08043"></a><span class="lineno"> 8043</span>&#160;</div><div class="line"><a name="l08044"></a><span class="lineno"> 8044</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08045"></a><span class="lineno"> 8045</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08046"></a><span class="lineno"> 8046</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCDMA register.</span></div><div class="line"><a name="l08047"></a><span class="lineno"> 8047</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08048"></a><span class="lineno"> 8048</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08049"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab87a4a902367413a4dd0f5140a13b56e"> 8049</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCDMA_P0         0x00000001  // uDMA Module Power Control</span></div><div class="line"><a name="l08050"></a><span class="lineno"> 8050</span>&#160;</div><div class="line"><a name="l08051"></a><span class="lineno"> 8051</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08052"></a><span class="lineno"> 8052</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08053"></a><span class="lineno"> 8053</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCHIB register.</span></div><div class="line"><a name="l08054"></a><span class="lineno"> 8054</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08055"></a><span class="lineno"> 8055</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08056"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab2d2839343675e9762f122cfbd08b758"> 8056</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCHIB_P0         0x00000001  // Hibernation Module Power Control</span></div><div class="line"><a name="l08057"></a><span class="lineno"> 8057</span>&#160;</div><div class="line"><a name="l08058"></a><span class="lineno"> 8058</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08059"></a><span class="lineno"> 8059</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08060"></a><span class="lineno"> 8060</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCUART register.</span></div><div class="line"><a name="l08061"></a><span class="lineno"> 8061</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08062"></a><span class="lineno"> 8062</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08063"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0bce469ab2d88b8cf400cd1f195d8deb"> 8063</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P7        0x00000080  // UART Module 7 Power Control</span></div><div class="line"><a name="l08064"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a57c5d7a3ff583b18674f1a4f144e1168"> 8064</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P6        0x00000040  // UART Module 6 Power Control</span></div><div class="line"><a name="l08065"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4954280685345680e22cce9055f89725"> 8065</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P5        0x00000020  // UART Module 5 Power Control</span></div><div class="line"><a name="l08066"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a52db149a8f2dcc43b5f4ec422bdc5302"> 8066</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P4        0x00000010  // UART Module 4 Power Control</span></div><div class="line"><a name="l08067"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8b8e561c537dac04e22c75df36bdba2e"> 8067</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P3        0x00000008  // UART Module 3 Power Control</span></div><div class="line"><a name="l08068"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad79128ecdb0a0509bd3bffbf079bea4e"> 8068</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P2        0x00000004  // UART Module 2 Power Control</span></div><div class="line"><a name="l08069"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaaab26d8ac882d27ae15d37cc68e0ae6"> 8069</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P1        0x00000002  // UART Module 1 Power Control</span></div><div class="line"><a name="l08070"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8e29fe764093025891ff503b36552073"> 8070</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUART_P0        0x00000001  // UART Module 0 Power Control</span></div><div class="line"><a name="l08071"></a><span class="lineno"> 8071</span>&#160;</div><div class="line"><a name="l08072"></a><span class="lineno"> 8072</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08073"></a><span class="lineno"> 8073</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08074"></a><span class="lineno"> 8074</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCSSI register.</span></div><div class="line"><a name="l08075"></a><span class="lineno"> 8075</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08076"></a><span class="lineno"> 8076</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08077"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af9eee434bd512ca40156ee7db82a16b7"> 8077</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCSSI_P3         0x00000008  // SSI Module 3 Power Control</span></div><div class="line"><a name="l08078"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac452ee9d9d40af5e84380fd79cea205a"> 8078</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCSSI_P2         0x00000004  // SSI Module 2 Power Control</span></div><div class="line"><a name="l08079"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2a4441be8a95dd2bd0b5b92f6580173e"> 8079</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCSSI_P1         0x00000002  // SSI Module 1 Power Control</span></div><div class="line"><a name="l08080"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afc6767e1fd8d8b013293dab912674d80"> 8080</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCSSI_P0         0x00000001  // SSI Module 0 Power Control</span></div><div class="line"><a name="l08081"></a><span class="lineno"> 8081</span>&#160;</div><div class="line"><a name="l08082"></a><span class="lineno"> 8082</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08083"></a><span class="lineno"> 8083</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08084"></a><span class="lineno"> 8084</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCI2C register.</span></div><div class="line"><a name="l08085"></a><span class="lineno"> 8085</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08086"></a><span class="lineno"> 8086</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08087"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae90ec37a6b3f5acb11bcfea5d10befec"> 8087</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P5         0x00000020  // I2C Module 5 Power Control</span></div><div class="line"><a name="l08088"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af213ef51f8131df5951568b7b280e47a"> 8088</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P4         0x00000010  // I2C Module 4 Power Control</span></div><div class="line"><a name="l08089"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6e3a7fd8841d040a8a454d9672c78eba"> 8089</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P3         0x00000008  // I2C Module 3 Power Control</span></div><div class="line"><a name="l08090"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6bb1e3d3e8ae92427ed9cf1f89420f56"> 8090</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P2         0x00000004  // I2C Module 2 Power Control</span></div><div class="line"><a name="l08091"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6d67687113f33ecdb630e6914a2d8305"> 8091</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P1         0x00000002  // I2C Module 1 Power Control</span></div><div class="line"><a name="l08092"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af091a6ba29caccd28d1fdca0899c8806"> 8092</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCI2C_P0         0x00000001  // I2C Module 0 Power Control</span></div><div class="line"><a name="l08093"></a><span class="lineno"> 8093</span>&#160;</div><div class="line"><a name="l08094"></a><span class="lineno"> 8094</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08095"></a><span class="lineno"> 8095</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08096"></a><span class="lineno"> 8096</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCUSB register.</span></div><div class="line"><a name="l08097"></a><span class="lineno"> 8097</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08098"></a><span class="lineno"> 8098</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08099"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a60fd7a6d7011178ccf893ed6d220285e"> 8099</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCUSB_P0         0x00000001  // USB Module Power Control</span></div><div class="line"><a name="l08100"></a><span class="lineno"> 8100</span>&#160;</div><div class="line"><a name="l08101"></a><span class="lineno"> 8101</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08102"></a><span class="lineno"> 8102</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08103"></a><span class="lineno"> 8103</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCCAN register.</span></div><div class="line"><a name="l08104"></a><span class="lineno"> 8104</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08105"></a><span class="lineno"> 8105</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08106"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab2948b3c7fcc2a3a18d25b5cbca83b48"> 8106</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCCAN_P1         0x00000002  // CAN Module 1 Power Control</span></div><div class="line"><a name="l08107"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a282414a2c607b20c74ad5d0bdf3b5381"> 8107</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCCAN_P0         0x00000001  // CAN Module 0 Power Control</span></div><div class="line"><a name="l08108"></a><span class="lineno"> 8108</span>&#160;</div><div class="line"><a name="l08109"></a><span class="lineno"> 8109</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08110"></a><span class="lineno"> 8110</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08111"></a><span class="lineno"> 8111</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCADC register.</span></div><div class="line"><a name="l08112"></a><span class="lineno"> 8112</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08113"></a><span class="lineno"> 8113</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08114"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adc0de4fad3161f79665319abfa36948f"> 8114</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCADC_P1         0x00000002  // ADC Module 1 Power Control</span></div><div class="line"><a name="l08115"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aabfcf9756ec06c3920974ab5a5355ff2"> 8115</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCADC_P0         0x00000001  // ADC Module 0 Power Control</span></div><div class="line"><a name="l08116"></a><span class="lineno"> 8116</span>&#160;</div><div class="line"><a name="l08117"></a><span class="lineno"> 8117</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08118"></a><span class="lineno"> 8118</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08119"></a><span class="lineno"> 8119</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCACMP register.</span></div><div class="line"><a name="l08120"></a><span class="lineno"> 8120</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08121"></a><span class="lineno"> 8121</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08122"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7416deac6e0013e95182f2dcf6ce8c9d"> 8122</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCACMP_P0        0x00000001  // Analog Comparator Module 0 Power</span></div><div class="line"><a name="l08123"></a><span class="lineno"> 8123</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l08124"></a><span class="lineno"> 8124</span>&#160;</div><div class="line"><a name="l08125"></a><span class="lineno"> 8125</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08126"></a><span class="lineno"> 8126</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08127"></a><span class="lineno"> 8127</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCEEPROM</span></div><div class="line"><a name="l08128"></a><span class="lineno"> 8128</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l08129"></a><span class="lineno"> 8129</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08130"></a><span class="lineno"> 8130</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08131"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a230b3c56eae7af419420c3136b85a6bd"> 8131</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCEEPROM_P0      0x00000001  // EEPROM Module Power Control</span></div><div class="line"><a name="l08132"></a><span class="lineno"> 8132</span>&#160;</div><div class="line"><a name="l08133"></a><span class="lineno"> 8133</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08134"></a><span class="lineno"> 8134</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08135"></a><span class="lineno"> 8135</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PCWTIMER</span></div><div class="line"><a name="l08136"></a><span class="lineno"> 8136</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l08137"></a><span class="lineno"> 8137</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08138"></a><span class="lineno"> 8138</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08139"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab5fc625a52162e0e02da06d0894d7bf5"> 8139</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCWTIMER_P5      0x00000020  // Wide Timer 5 Power Control</span></div><div class="line"><a name="l08140"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abf858f525c508d475ea928d2baf8523a"> 8140</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCWTIMER_P4      0x00000010  // Wide Timer 4 Power Control</span></div><div class="line"><a name="l08141"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae93ad2e4034261d0acec2cac4775522a"> 8141</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCWTIMER_P3      0x00000008  // Wide Timer 3 Power Control</span></div><div class="line"><a name="l08142"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a92f11192d2495e7944252ecb9faadf37"> 8142</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCWTIMER_P2      0x00000004  // Wide Timer 2 Power Control</span></div><div class="line"><a name="l08143"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afa9b0c9953fc440522df9a2c0fefdd6a"> 8143</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCWTIMER_P1      0x00000002  // Wide Timer 1 Power Control</span></div><div class="line"><a name="l08144"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a610d275a2686428c291bd1d17b3e0bb5"> 8144</a></span>&#160;<span class="preprocessor">#define SYSCTL_PCWTIMER_P0      0x00000001  // Wide Timer 0 Power Control</span></div><div class="line"><a name="l08145"></a><span class="lineno"> 8145</span>&#160;</div><div class="line"><a name="l08146"></a><span class="lineno"> 8146</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08147"></a><span class="lineno"> 8147</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08148"></a><span class="lineno"> 8148</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRWD register.</span></div><div class="line"><a name="l08149"></a><span class="lineno"> 8149</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08150"></a><span class="lineno"> 8150</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08151"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a35e40ea6861e8b56b1cf070ed167faf5"> 8151</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRWD_R1          0x00000002  // Watchdog Timer 1 Peripheral</span></div><div class="line"><a name="l08152"></a><span class="lineno"> 8152</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l08153"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a709c123c8c17823fa6af84d59f899bd7"> 8153</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRWD_R0          0x00000001  // Watchdog Timer 0 Peripheral</span></div><div class="line"><a name="l08154"></a><span class="lineno"> 8154</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l08155"></a><span class="lineno"> 8155</span>&#160;</div><div class="line"><a name="l08156"></a><span class="lineno"> 8156</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08157"></a><span class="lineno"> 8157</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08158"></a><span class="lineno"> 8158</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRTIMER register.</span></div><div class="line"><a name="l08159"></a><span class="lineno"> 8159</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08160"></a><span class="lineno"> 8160</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08161"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afd283cdb9a0db503a0a5494fc89cedb3"> 8161</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R5       0x00000020  // Timer 5 Peripheral Ready</span></div><div class="line"><a name="l08162"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1c6ff3743c8b72ba02f43e697cb934a8"> 8162</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R4       0x00000010  // Timer 4 Peripheral Ready</span></div><div class="line"><a name="l08163"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa544258133df772b36404afafc8f23e4"> 8163</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R3       0x00000008  // Timer 3 Peripheral Ready</span></div><div class="line"><a name="l08164"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1d070138e0a0dc8adfe95bb0901d10dd"> 8164</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R2       0x00000004  // Timer 2 Peripheral Ready</span></div><div class="line"><a name="l08165"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7f9208ad0aa58957d292dfd971c7ca03"> 8165</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R1       0x00000002  // Timer 1 Peripheral Ready</span></div><div class="line"><a name="l08166"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afd9c401e5c31de4f2b7d413c28c75bea"> 8166</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRTIMER_R0       0x00000001  // Timer 0 Peripheral Ready</span></div><div class="line"><a name="l08167"></a><span class="lineno"> 8167</span>&#160;</div><div class="line"><a name="l08168"></a><span class="lineno"> 8168</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08169"></a><span class="lineno"> 8169</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08170"></a><span class="lineno"> 8170</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRGPIO register.</span></div><div class="line"><a name="l08171"></a><span class="lineno"> 8171</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08172"></a><span class="lineno"> 8172</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08173"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#affc57991e012f57ae2c63ca4b78313c9"> 8173</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R14       0x00004000  // GPIO Port Q Peripheral Ready</span></div><div class="line"><a name="l08174"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a87fbeacc0422a74b98c9536a8f82d907"> 8174</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R13       0x00002000  // GPIO Port P Peripheral Ready</span></div><div class="line"><a name="l08175"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af167e1bb0834d4b261e564180244d59c"> 8175</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R12       0x00001000  // GPIO Port N Peripheral Ready</span></div><div class="line"><a name="l08176"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7039366448060c203b266ff3732f764b"> 8176</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R11       0x00000800  // GPIO Port M Peripheral Ready</span></div><div class="line"><a name="l08177"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3b094fbdb679e264f1e090624b769af5"> 8177</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R10       0x00000400  // GPIO Port L Peripheral Ready</span></div><div class="line"><a name="l08178"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a611dbcea981d6a14acf9e3a2f3a520ab"> 8178</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R9        0x00000200  // GPIO Port K Peripheral Ready</span></div><div class="line"><a name="l08179"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae8265180bdc53506592b3ba8001d8505"> 8179</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R8        0x00000100  // GPIO Port J Peripheral Ready</span></div><div class="line"><a name="l08180"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adf3620981e64b29ef092c121de863b86"> 8180</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R7        0x00000080  // GPIO Port H Peripheral Ready</span></div><div class="line"><a name="l08181"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a55c17daee1947d6235eee2434de8984c"> 8181</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R6        0x00000040  // GPIO Port G Peripheral Ready</span></div><div class="line"><a name="l08182"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab1c7f1915262120245a0f9a026e6725b"> 8182</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R5        0x00000020  // GPIO Port F Peripheral Ready</span></div><div class="line"><a name="l08183"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8f9a5234261b7fc5709c6333331e45f9"> 8183</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R4        0x00000010  // GPIO Port E Peripheral Ready</span></div><div class="line"><a name="l08184"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abce71cd51d2b3d70e8a6f11926d11292"> 8184</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R3        0x00000008  // GPIO Port D Peripheral Ready</span></div><div class="line"><a name="l08185"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1442c5cbea0d79ac7cc649efb8cc0ab6"> 8185</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R2        0x00000004  // GPIO Port C Peripheral Ready</span></div><div class="line"><a name="l08186"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5351c84c64f9f2428938aea813b630e6"> 8186</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R1        0x00000002  // GPIO Port B Peripheral Ready</span></div><div class="line"><a name="l08187"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa9b37a30d98229c7de44b5a7d188a255"> 8187</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRGPIO_R0        0x00000001  // GPIO Port A Peripheral Ready</span></div><div class="line"><a name="l08188"></a><span class="lineno"> 8188</span>&#160;</div><div class="line"><a name="l08189"></a><span class="lineno"> 8189</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08190"></a><span class="lineno"> 8190</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08191"></a><span class="lineno"> 8191</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRDMA register.</span></div><div class="line"><a name="l08192"></a><span class="lineno"> 8192</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08193"></a><span class="lineno"> 8193</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08194"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1ce8a136fc1115f06fa1bb7d111baed1"> 8194</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRDMA_R0         0x00000001  // uDMA Module Peripheral Ready</span></div><div class="line"><a name="l08195"></a><span class="lineno"> 8195</span>&#160;</div><div class="line"><a name="l08196"></a><span class="lineno"> 8196</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08197"></a><span class="lineno"> 8197</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08198"></a><span class="lineno"> 8198</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRHIB register.</span></div><div class="line"><a name="l08199"></a><span class="lineno"> 8199</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08200"></a><span class="lineno"> 8200</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08201"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a894461eb0350f12e6347e1ace24e7f4c"> 8201</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRHIB_R0         0x00000001  // Hibernation Module Peripheral</span></div><div class="line"><a name="l08202"></a><span class="lineno"> 8202</span>&#160;                                            <span class="comment">// Ready</span></div><div class="line"><a name="l08203"></a><span class="lineno"> 8203</span>&#160;</div><div class="line"><a name="l08204"></a><span class="lineno"> 8204</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08205"></a><span class="lineno"> 8205</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08206"></a><span class="lineno"> 8206</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRUART register.</span></div><div class="line"><a name="l08207"></a><span class="lineno"> 8207</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08208"></a><span class="lineno"> 8208</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08209"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a30460df5c239e22413a654302b59e1bd"> 8209</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R7        0x00000080  // UART Module 7 Peripheral Ready</span></div><div class="line"><a name="l08210"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1ae44a45c7cffe616f5a9f51bb9fac31"> 8210</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R6        0x00000040  // UART Module 6 Peripheral Ready</span></div><div class="line"><a name="l08211"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a351d3240e136e3984c1ca18c707c3f42"> 8211</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R5        0x00000020  // UART Module 5 Peripheral Ready</span></div><div class="line"><a name="l08212"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ace47b724101dcf7199020011da52bb3c"> 8212</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R4        0x00000010  // UART Module 4 Peripheral Ready</span></div><div class="line"><a name="l08213"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a492ccae3a143354c859f47dee3c1a3e1"> 8213</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R3        0x00000008  // UART Module 3 Peripheral Ready</span></div><div class="line"><a name="l08214"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7447b7ad545125020e773a790f15a3c3"> 8214</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R2        0x00000004  // UART Module 2 Peripheral Ready</span></div><div class="line"><a name="l08215"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5ae46e204de51df12edad9f89aaa848e"> 8215</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R1        0x00000002  // UART Module 1 Peripheral Ready</span></div><div class="line"><a name="l08216"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a04ce682749f7b99c7d98fd42b82fc1ce"> 8216</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUART_R0        0x00000001  // UART Module 0 Peripheral Ready</span></div><div class="line"><a name="l08217"></a><span class="lineno"> 8217</span>&#160;</div><div class="line"><a name="l08218"></a><span class="lineno"> 8218</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08219"></a><span class="lineno"> 8219</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08220"></a><span class="lineno"> 8220</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRSSI register.</span></div><div class="line"><a name="l08221"></a><span class="lineno"> 8221</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08222"></a><span class="lineno"> 8222</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08223"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac2bc062c64e25efec7334be6af08f26a"> 8223</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRSSI_R3         0x00000008  // SSI Module 3 Peripheral Ready</span></div><div class="line"><a name="l08224"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a06fa50a3a9d867611f9d5724a656c841"> 8224</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRSSI_R2         0x00000004  // SSI Module 2 Peripheral Ready</span></div><div class="line"><a name="l08225"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac187c1260317b8268d051e5c0ee27720"> 8225</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRSSI_R1         0x00000002  // SSI Module 1 Peripheral Ready</span></div><div class="line"><a name="l08226"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac113b030e88347e38d180c3d39b886b4"> 8226</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRSSI_R0         0x00000001  // SSI Module 0 Peripheral Ready</span></div><div class="line"><a name="l08227"></a><span class="lineno"> 8227</span>&#160;</div><div class="line"><a name="l08228"></a><span class="lineno"> 8228</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08229"></a><span class="lineno"> 8229</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08230"></a><span class="lineno"> 8230</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRI2C register.</span></div><div class="line"><a name="l08231"></a><span class="lineno"> 8231</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08232"></a><span class="lineno"> 8232</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08233"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8a2c5444ca345cb06e24ce2a4e7eaa5f"> 8233</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R5         0x00000020  // I2C Module 5 Peripheral Ready</span></div><div class="line"><a name="l08234"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7c36dab0cdfb4cedb06b5f613d7380be"> 8234</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R4         0x00000010  // I2C Module 4 Peripheral Ready</span></div><div class="line"><a name="l08235"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a532384d2a00a3fe2174e804df2bc3b74"> 8235</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R3         0x00000008  // I2C Module 3 Peripheral Ready</span></div><div class="line"><a name="l08236"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0e9c95e1b4a3cf4e151324cb2547e6f6"> 8236</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R2         0x00000004  // I2C Module 2 Peripheral Ready</span></div><div class="line"><a name="l08237"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7ba8b6b1d3b73409196238a8f92b6a5a"> 8237</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R1         0x00000002  // I2C Module 1 Peripheral Ready</span></div><div class="line"><a name="l08238"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a01cb79308eb4c4f1165b75e9845404fb"> 8238</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRI2C_R0         0x00000001  // I2C Module 0 Peripheral Ready</span></div><div class="line"><a name="l08239"></a><span class="lineno"> 8239</span>&#160;</div><div class="line"><a name="l08240"></a><span class="lineno"> 8240</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08241"></a><span class="lineno"> 8241</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08242"></a><span class="lineno"> 8242</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRUSB register.</span></div><div class="line"><a name="l08243"></a><span class="lineno"> 8243</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08244"></a><span class="lineno"> 8244</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08245"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afdbbb1d7b19933669b41b651d9c0395a"> 8245</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRUSB_R0         0x00000001  // USB Module Peripheral Ready</span></div><div class="line"><a name="l08246"></a><span class="lineno"> 8246</span>&#160;</div><div class="line"><a name="l08247"></a><span class="lineno"> 8247</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08248"></a><span class="lineno"> 8248</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08249"></a><span class="lineno"> 8249</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRCAN register.</span></div><div class="line"><a name="l08250"></a><span class="lineno"> 8250</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08251"></a><span class="lineno"> 8251</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08252"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a180253d4d4f3e499dd66d8a03dff83a2"> 8252</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRCAN_R1         0x00000002  // CAN Module 1 Peripheral Ready</span></div><div class="line"><a name="l08253"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3a365e7442b9489bd0cc5e877c3d2dac"> 8253</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRCAN_R0         0x00000001  // CAN Module 0 Peripheral Ready</span></div><div class="line"><a name="l08254"></a><span class="lineno"> 8254</span>&#160;</div><div class="line"><a name="l08255"></a><span class="lineno"> 8255</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08256"></a><span class="lineno"> 8256</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08257"></a><span class="lineno"> 8257</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRADC register.</span></div><div class="line"><a name="l08258"></a><span class="lineno"> 8258</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08259"></a><span class="lineno"> 8259</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08260"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa34ea4b910805d6602149f7d0a4c3c10"> 8260</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRADC_R1         0x00000002  // ADC Module 1 Peripheral Ready</span></div><div class="line"><a name="l08261"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7ae875c9ef26decd56b7d0efa0d28151"> 8261</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRADC_R0         0x00000001  // ADC Module 0 Peripheral Ready</span></div><div class="line"><a name="l08262"></a><span class="lineno"> 8262</span>&#160;</div><div class="line"><a name="l08263"></a><span class="lineno"> 8263</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08264"></a><span class="lineno"> 8264</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08265"></a><span class="lineno"> 8265</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRACMP register.</span></div><div class="line"><a name="l08266"></a><span class="lineno"> 8266</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08267"></a><span class="lineno"> 8267</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08268"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a26f957f825c3e4cce5c15f247cfb09f7"> 8268</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRACMP_R0        0x00000001  // Analog Comparator Module 0</span></div><div class="line"><a name="l08269"></a><span class="lineno"> 8269</span>&#160;                                            <span class="comment">// Peripheral Ready</span></div><div class="line"><a name="l08270"></a><span class="lineno"> 8270</span>&#160;</div><div class="line"><a name="l08271"></a><span class="lineno"> 8271</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08272"></a><span class="lineno"> 8272</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08273"></a><span class="lineno"> 8273</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PREEPROM</span></div><div class="line"><a name="l08274"></a><span class="lineno"> 8274</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l08275"></a><span class="lineno"> 8275</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08276"></a><span class="lineno"> 8276</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08277"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa027cac7e8e93ad722b576e0821450b2"> 8277</a></span>&#160;<span class="preprocessor">#define SYSCTL_PREEPROM_R0      0x00000001  // EEPROM Module Peripheral Ready</span></div><div class="line"><a name="l08278"></a><span class="lineno"> 8278</span>&#160;</div><div class="line"><a name="l08279"></a><span class="lineno"> 8279</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08280"></a><span class="lineno"> 8280</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08281"></a><span class="lineno"> 8281</span>&#160;<span class="comment">// The following are defines for the bit fields in the SYSCTL_PRWTIMER</span></div><div class="line"><a name="l08282"></a><span class="lineno"> 8282</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l08283"></a><span class="lineno"> 8283</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08284"></a><span class="lineno"> 8284</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08285"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa04336199d1595f8d13b0a5c150b955e"> 8285</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRWTIMER_R5      0x00000020  // Wide Timer 5 Peripheral Ready</span></div><div class="line"><a name="l08286"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a67b9baa2f6b9175110bd463a992a06a3"> 8286</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRWTIMER_R4      0x00000010  // Wide Timer 4 Peripheral Ready</span></div><div class="line"><a name="l08287"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a86967926cb6326373a92ad184d8e2780"> 8287</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRWTIMER_R3      0x00000008  // Wide Timer 3 Peripheral Ready</span></div><div class="line"><a name="l08288"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a29d15cedb70415d6812d21d03223bb8f"> 8288</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRWTIMER_R2      0x00000004  // Wide Timer 2 Peripheral Ready</span></div><div class="line"><a name="l08289"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab18c84e65b0cc649595ecaef4c18fb4f"> 8289</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRWTIMER_R1      0x00000002  // Wide Timer 1 Peripheral Ready</span></div><div class="line"><a name="l08290"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afd667fbbd78a09580ed7a6adb7c97a6b"> 8290</a></span>&#160;<span class="preprocessor">#define SYSCTL_PRWTIMER_R0      0x00000001  // Wide Timer 0 Peripheral Ready</span></div><div class="line"><a name="l08291"></a><span class="lineno"> 8291</span>&#160;</div><div class="line"><a name="l08292"></a><span class="lineno"> 8292</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08293"></a><span class="lineno"> 8293</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08294"></a><span class="lineno"> 8294</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_STAT register.</span></div><div class="line"><a name="l08295"></a><span class="lineno"> 8295</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08296"></a><span class="lineno"> 8296</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08297"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afe401a25f6a209df79acae2a50a5d25e"> 8297</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_DMACHANS_M    0x001F0000  // Available uDMA Channels Minus 1</span></div><div class="line"><a name="l08298"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7a1f16002d0b1ed812539ef387b43943"> 8298</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_M       0x000000F0  // Control State Machine Status</span></div><div class="line"><a name="l08299"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad61a93f9f176c8d734dce7c9a403e65a"> 8299</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_IDLE    0x00000000  // Idle</span></div><div class="line"><a name="l08300"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1c75983ec62c2ca280054eb760516ba2"> 8300</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_RD_CTRL 0x00000010  // Reading channel controller data</span></div><div class="line"><a name="l08301"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6e6987b10f2173d42c6d0e1dc4a896ad"> 8301</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_RD_SRCENDP \</span></div><div class="line"><a name="l08302"></a><span class="lineno"> 8302</span>&#160;<span class="preprocessor">                                0x00000020  // Reading source end pointer</span></div><div class="line"><a name="l08303"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5ba10c34af723503bc9662636cd230bd"> 8303</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_RD_DSTENDP \</span></div><div class="line"><a name="l08304"></a><span class="lineno"> 8304</span>&#160;<span class="preprocessor">                                0x00000030  // Reading destination end pointer</span></div><div class="line"><a name="l08305"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaf2dee6c614d84d871c19df6dd97b12b"> 8305</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_RD_SRCDAT \</span></div><div class="line"><a name="l08306"></a><span class="lineno"> 8306</span>&#160;<span class="preprocessor">                                0x00000040  // Reading source data</span></div><div class="line"><a name="l08307"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afac904fa0620df075a1fcf1fc3f61baf"> 8307</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_WR_DSTDAT \</span></div><div class="line"><a name="l08308"></a><span class="lineno"> 8308</span>&#160;<span class="preprocessor">                                0x00000050  // Writing destination data</span></div><div class="line"><a name="l08309"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2f16228d4b0778df45fa9f25ddb1f37a"> 8309</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_WAIT    0x00000060  // Waiting for uDMA request to</span></div><div class="line"><a name="l08310"></a><span class="lineno"> 8310</span>&#160;                                            <span class="comment">// clear</span></div><div class="line"><a name="l08311"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a017d25db26a875f0996d118736a826ca"> 8311</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_WR_CTRL 0x00000070  // Writing channel controller data</span></div><div class="line"><a name="l08312"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac8ad716327797fdef4376b07c0ce376b"> 8312</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_STALL   0x00000080  // Stalled</span></div><div class="line"><a name="l08313"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a63398a79a78b666c0abacd7c9ab1ef49"> 8313</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_DONE    0x00000090  // Done</span></div><div class="line"><a name="l08314"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae71bc765f073ea65c66a511fac4fdef9"> 8314</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_STATE_UNDEF   0x000000A0  // Undefined</span></div><div class="line"><a name="l08315"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a804bfa8605db46052696401c1541467b"> 8315</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_MASTEN        0x00000001  // Master Enable Status</span></div><div class="line"><a name="l08316"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a67a4666641a87922620683775284e864"> 8316</a></span>&#160;<span class="preprocessor">#define UDMA_STAT_DMACHANS_S    16</span></div><div class="line"><a name="l08317"></a><span class="lineno"> 8317</span>&#160;</div><div class="line"><a name="l08318"></a><span class="lineno"> 8318</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08319"></a><span class="lineno"> 8319</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08320"></a><span class="lineno"> 8320</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CFG register.</span></div><div class="line"><a name="l08321"></a><span class="lineno"> 8321</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08322"></a><span class="lineno"> 8322</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08323"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afd62e359f3db2c3d56285d06390f77d7"> 8323</a></span>&#160;<span class="preprocessor">#define UDMA_CFG_MASTEN         0x00000001  // Controller Master Enable</span></div><div class="line"><a name="l08324"></a><span class="lineno"> 8324</span>&#160;</div><div class="line"><a name="l08325"></a><span class="lineno"> 8325</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08326"></a><span class="lineno"> 8326</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08327"></a><span class="lineno"> 8327</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CTLBASE register.</span></div><div class="line"><a name="l08328"></a><span class="lineno"> 8328</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08329"></a><span class="lineno"> 8329</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08330"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a588d8ef1269d8529b846d027d19905ed"> 8330</a></span>&#160;<span class="preprocessor">#define UDMA_CTLBASE_ADDR_M     0xFFFFFC00  // Channel Control Base Address</span></div><div class="line"><a name="l08331"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac3fe6ea9c07d5febfdfac0dbbd3cedba"> 8331</a></span>&#160;<span class="preprocessor">#define UDMA_CTLBASE_ADDR_S     10</span></div><div class="line"><a name="l08332"></a><span class="lineno"> 8332</span>&#160;</div><div class="line"><a name="l08333"></a><span class="lineno"> 8333</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08334"></a><span class="lineno"> 8334</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08335"></a><span class="lineno"> 8335</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_ALTBASE register.</span></div><div class="line"><a name="l08336"></a><span class="lineno"> 8336</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08337"></a><span class="lineno"> 8337</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08338"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac5717b5346ea42dc185631061a8ad7d3"> 8338</a></span>&#160;<span class="preprocessor">#define UDMA_ALTBASE_ADDR_M     0xFFFFFFFF  // Alternate Channel Address</span></div><div class="line"><a name="l08339"></a><span class="lineno"> 8339</span>&#160;                                            <span class="comment">// Pointer</span></div><div class="line"><a name="l08340"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac6c25dd9228ca172c82822096afe4318"> 8340</a></span>&#160;<span class="preprocessor">#define UDMA_ALTBASE_ADDR_S     0</span></div><div class="line"><a name="l08341"></a><span class="lineno"> 8341</span>&#160;</div><div class="line"><a name="l08342"></a><span class="lineno"> 8342</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08343"></a><span class="lineno"> 8343</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08344"></a><span class="lineno"> 8344</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_WAITSTAT register.</span></div><div class="line"><a name="l08345"></a><span class="lineno"> 8345</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08346"></a><span class="lineno"> 8346</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08347"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2ece8cc098b2dc4049fdaf51a0f9257f"> 8347</a></span>&#160;<span class="preprocessor">#define UDMA_WAITSTAT_WAITREQ_M 0xFFFFFFFF  // Channel [n] Wait Status</span></div><div class="line"><a name="l08348"></a><span class="lineno"> 8348</span>&#160;</div><div class="line"><a name="l08349"></a><span class="lineno"> 8349</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08350"></a><span class="lineno"> 8350</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08351"></a><span class="lineno"> 8351</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_SWREQ register.</span></div><div class="line"><a name="l08352"></a><span class="lineno"> 8352</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08353"></a><span class="lineno"> 8353</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08354"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7e92b942896e813f107b4d75fa13a5ba"> 8354</a></span>&#160;<span class="preprocessor">#define UDMA_SWREQ_M            0xFFFFFFFF  // Channel [n] Software Request</span></div><div class="line"><a name="l08355"></a><span class="lineno"> 8355</span>&#160;</div><div class="line"><a name="l08356"></a><span class="lineno"> 8356</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08357"></a><span class="lineno"> 8357</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08358"></a><span class="lineno"> 8358</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_USEBURSTSET</span></div><div class="line"><a name="l08359"></a><span class="lineno"> 8359</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l08360"></a><span class="lineno"> 8360</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08361"></a><span class="lineno"> 8361</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08362"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a887c24e26a89f7f02defd44761756c97"> 8362</a></span>&#160;<span class="preprocessor">#define UDMA_USEBURSTSET_SET_M  0xFFFFFFFF  // Channel [n] Useburst Set</span></div><div class="line"><a name="l08363"></a><span class="lineno"> 8363</span>&#160;</div><div class="line"><a name="l08364"></a><span class="lineno"> 8364</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08365"></a><span class="lineno"> 8365</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08366"></a><span class="lineno"> 8366</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_USEBURSTCLR</span></div><div class="line"><a name="l08367"></a><span class="lineno"> 8367</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l08368"></a><span class="lineno"> 8368</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08369"></a><span class="lineno"> 8369</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08370"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adb14084113207f0a6bb9d8eb5c6af614"> 8370</a></span>&#160;<span class="preprocessor">#define UDMA_USEBURSTCLR_CLR_M  0xFFFFFFFF  // Channel [n] Useburst Clear</span></div><div class="line"><a name="l08371"></a><span class="lineno"> 8371</span>&#160;</div><div class="line"><a name="l08372"></a><span class="lineno"> 8372</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08373"></a><span class="lineno"> 8373</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08374"></a><span class="lineno"> 8374</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_REQMASKSET</span></div><div class="line"><a name="l08375"></a><span class="lineno"> 8375</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l08376"></a><span class="lineno"> 8376</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08377"></a><span class="lineno"> 8377</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08378"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0b3a0e894a953db29fba28d2d9db7b33"> 8378</a></span>&#160;<span class="preprocessor">#define UDMA_REQMASKSET_SET_M   0xFFFFFFFF  // Channel [n] Request Mask Set</span></div><div class="line"><a name="l08379"></a><span class="lineno"> 8379</span>&#160;</div><div class="line"><a name="l08380"></a><span class="lineno"> 8380</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08381"></a><span class="lineno"> 8381</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08382"></a><span class="lineno"> 8382</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_REQMASKCLR</span></div><div class="line"><a name="l08383"></a><span class="lineno"> 8383</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l08384"></a><span class="lineno"> 8384</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08385"></a><span class="lineno"> 8385</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08386"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4ae972664903127a5115ccaf72745eea"> 8386</a></span>&#160;<span class="preprocessor">#define UDMA_REQMASKCLR_CLR_M   0xFFFFFFFF  // Channel [n] Request Mask Clear</span></div><div class="line"><a name="l08387"></a><span class="lineno"> 8387</span>&#160;</div><div class="line"><a name="l08388"></a><span class="lineno"> 8388</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08389"></a><span class="lineno"> 8389</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08390"></a><span class="lineno"> 8390</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_ENASET register.</span></div><div class="line"><a name="l08391"></a><span class="lineno"> 8391</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08392"></a><span class="lineno"> 8392</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08393"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a16c77d9717eb0f77a01d764b6b086e5f"> 8393</a></span>&#160;<span class="preprocessor">#define UDMA_ENASET_SET_M       0xFFFFFFFF  // Channel [n] Enable Set</span></div><div class="line"><a name="l08394"></a><span class="lineno"> 8394</span>&#160;</div><div class="line"><a name="l08395"></a><span class="lineno"> 8395</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08396"></a><span class="lineno"> 8396</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08397"></a><span class="lineno"> 8397</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_ENACLR register.</span></div><div class="line"><a name="l08398"></a><span class="lineno"> 8398</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08399"></a><span class="lineno"> 8399</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08400"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa9298722d5937adbe01bba88d423e7b8"> 8400</a></span>&#160;<span class="preprocessor">#define UDMA_ENACLR_CLR_M       0xFFFFFFFF  // Clear Channel [n] Enable Clear</span></div><div class="line"><a name="l08401"></a><span class="lineno"> 8401</span>&#160;</div><div class="line"><a name="l08402"></a><span class="lineno"> 8402</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08403"></a><span class="lineno"> 8403</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08404"></a><span class="lineno"> 8404</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_ALTSET register.</span></div><div class="line"><a name="l08405"></a><span class="lineno"> 8405</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08406"></a><span class="lineno"> 8406</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08407"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa51d02053f29efc4dbc766c6680e144b"> 8407</a></span>&#160;<span class="preprocessor">#define UDMA_ALTSET_SET_M       0xFFFFFFFF  // Channel [n] Alternate Set</span></div><div class="line"><a name="l08408"></a><span class="lineno"> 8408</span>&#160;</div><div class="line"><a name="l08409"></a><span class="lineno"> 8409</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08410"></a><span class="lineno"> 8410</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08411"></a><span class="lineno"> 8411</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_ALTCLR register.</span></div><div class="line"><a name="l08412"></a><span class="lineno"> 8412</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08413"></a><span class="lineno"> 8413</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08414"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a17716b560317ca25ef62a027b48014ce"> 8414</a></span>&#160;<span class="preprocessor">#define UDMA_ALTCLR_CLR_M       0xFFFFFFFF  // Channel [n] Alternate Clear</span></div><div class="line"><a name="l08415"></a><span class="lineno"> 8415</span>&#160;</div><div class="line"><a name="l08416"></a><span class="lineno"> 8416</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08417"></a><span class="lineno"> 8417</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08418"></a><span class="lineno"> 8418</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_PRIOSET register.</span></div><div class="line"><a name="l08419"></a><span class="lineno"> 8419</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08420"></a><span class="lineno"> 8420</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08421"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a26049dc94132b816d5157867e43e694e"> 8421</a></span>&#160;<span class="preprocessor">#define UDMA_PRIOSET_SET_M      0xFFFFFFFF  // Channel [n] Priority Set</span></div><div class="line"><a name="l08422"></a><span class="lineno"> 8422</span>&#160;</div><div class="line"><a name="l08423"></a><span class="lineno"> 8423</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08424"></a><span class="lineno"> 8424</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08425"></a><span class="lineno"> 8425</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_PRIOCLR register.</span></div><div class="line"><a name="l08426"></a><span class="lineno"> 8426</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08427"></a><span class="lineno"> 8427</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08428"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9e8ad4a7d0462e4954ee1c87c82b08cf"> 8428</a></span>&#160;<span class="preprocessor">#define UDMA_PRIOCLR_CLR_M      0xFFFFFFFF  // Channel [n] Priority Clear</span></div><div class="line"><a name="l08429"></a><span class="lineno"> 8429</span>&#160;</div><div class="line"><a name="l08430"></a><span class="lineno"> 8430</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08431"></a><span class="lineno"> 8431</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08432"></a><span class="lineno"> 8432</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_ERRCLR register.</span></div><div class="line"><a name="l08433"></a><span class="lineno"> 8433</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08434"></a><span class="lineno"> 8434</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08435"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a09f42275a0f9b8884d40917d3216ca20"> 8435</a></span>&#160;<span class="preprocessor">#define UDMA_ERRCLR_ERRCLR      0x00000001  // uDMA Bus Error Status</span></div><div class="line"><a name="l08436"></a><span class="lineno"> 8436</span>&#160;</div><div class="line"><a name="l08437"></a><span class="lineno"> 8437</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08438"></a><span class="lineno"> 8438</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08439"></a><span class="lineno"> 8439</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CHASGN register.</span></div><div class="line"><a name="l08440"></a><span class="lineno"> 8440</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08441"></a><span class="lineno"> 8441</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08442"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6581f3e3202c0635bfd516dba8998641"> 8442</a></span>&#160;<span class="preprocessor">#define UDMA_CHASGN_M           0xFFFFFFFF  // Channel [n] Assignment Select</span></div><div class="line"><a name="l08443"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2fd121c376da58dbf39a4cdc4a73108f"> 8443</a></span>&#160;<span class="preprocessor">#define UDMA_CHASGN_PRIMARY     0x00000000  // Use the primary channel</span></div><div class="line"><a name="l08444"></a><span class="lineno"> 8444</span>&#160;                                            <span class="comment">// assignment</span></div><div class="line"><a name="l08445"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5a8bed235b8ad2f1d3d339462c21740a"> 8445</a></span>&#160;<span class="preprocessor">#define UDMA_CHASGN_SECONDARY   0x00000001  // Use the secondary channel</span></div><div class="line"><a name="l08446"></a><span class="lineno"> 8446</span>&#160;                                            <span class="comment">// assignment</span></div><div class="line"><a name="l08447"></a><span class="lineno"> 8447</span>&#160;</div><div class="line"><a name="l08448"></a><span class="lineno"> 8448</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08449"></a><span class="lineno"> 8449</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08450"></a><span class="lineno"> 8450</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CHIS register.</span></div><div class="line"><a name="l08451"></a><span class="lineno"> 8451</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08452"></a><span class="lineno"> 8452</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08453"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a77cf8040aeddf41c03f8e9aa44cff5bf"> 8453</a></span>&#160;<span class="preprocessor">#define UDMA_CHIS_M             0xFFFFFFFF  // Channel [n] Interrupt Status</span></div><div class="line"><a name="l08454"></a><span class="lineno"> 8454</span>&#160;</div><div class="line"><a name="l08455"></a><span class="lineno"> 8455</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08456"></a><span class="lineno"> 8456</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08457"></a><span class="lineno"> 8457</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CHMAP0 register.</span></div><div class="line"><a name="l08458"></a><span class="lineno"> 8458</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08459"></a><span class="lineno"> 8459</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08460"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4a8cde9bf2c6765dfd71c42cb9cb07ab"> 8460</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH7SEL_M    0xF0000000  // uDMA Channel 7 Source Select</span></div><div class="line"><a name="l08461"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aab91a84b14b1575337670d79058659d2"> 8461</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH6SEL_M    0x0F000000  // uDMA Channel 6 Source Select</span></div><div class="line"><a name="l08462"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a792f82830fe1063bf1f4b8551efcc2f4"> 8462</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH5SEL_M    0x00F00000  // uDMA Channel 5 Source Select</span></div><div class="line"><a name="l08463"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afb6de16e010a0dcf86adad693ca0c2e6"> 8463</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH4SEL_M    0x000F0000  // uDMA Channel 4 Source Select</span></div><div class="line"><a name="l08464"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4c6e6c72094e5ba47478827edacfad1c"> 8464</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH3SEL_M    0x0000F000  // uDMA Channel 3 Source Select</span></div><div class="line"><a name="l08465"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5d4d38fa028aa4dcc4566e99065d2174"> 8465</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH2SEL_M    0x00000F00  // uDMA Channel 2 Source Select</span></div><div class="line"><a name="l08466"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3d9b70b27a8c75065441bc6518b2f0cc"> 8466</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH1SEL_M    0x000000F0  // uDMA Channel 1 Source Select</span></div><div class="line"><a name="l08467"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae13eff2408cc22ae32b54348f0b8cbe6"> 8467</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH0SEL_M    0x0000000F  // uDMA Channel 0 Source Select</span></div><div class="line"><a name="l08468"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a08573c89ae2943471a570aec4bb48812"> 8468</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH7SEL_S    28</span></div><div class="line"><a name="l08469"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4cfc000bd33eb0ec4a3951324496face"> 8469</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH6SEL_S    24</span></div><div class="line"><a name="l08470"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1cdc13732c6b6df6ac21f16081824fdc"> 8470</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH5SEL_S    20</span></div><div class="line"><a name="l08471"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a47b94869734a9588b6ce1e4e12183b1b"> 8471</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH4SEL_S    16</span></div><div class="line"><a name="l08472"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a571bc9a9295724edcbbbdc660ac53b49"> 8472</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH3SEL_S    12</span></div><div class="line"><a name="l08473"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae7c0d2d612342e2546a0bc875215e1be"> 8473</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH2SEL_S    8</span></div><div class="line"><a name="l08474"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ada2cb092219bbeea70185636ddb11d0a"> 8474</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH1SEL_S    4</span></div><div class="line"><a name="l08475"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4562772ca2f05b2ae6fe55ac9ae10d92"> 8475</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP0_CH0SEL_S    0</span></div><div class="line"><a name="l08476"></a><span class="lineno"> 8476</span>&#160;</div><div class="line"><a name="l08477"></a><span class="lineno"> 8477</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08478"></a><span class="lineno"> 8478</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08479"></a><span class="lineno"> 8479</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CHMAP1 register.</span></div><div class="line"><a name="l08480"></a><span class="lineno"> 8480</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08481"></a><span class="lineno"> 8481</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08482"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2db8976047db2c7d038f43b33c5bad9c"> 8482</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH15SEL_M   0xF0000000  // uDMA Channel 15 Source Select</span></div><div class="line"><a name="l08483"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa4f0891a5cd74a058ee7407a37cccd73"> 8483</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH14SEL_M   0x0F000000  // uDMA Channel 14 Source Select</span></div><div class="line"><a name="l08484"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac619e46e46fcb4d319191704ab6a6f32"> 8484</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH13SEL_M   0x00F00000  // uDMA Channel 13 Source Select</span></div><div class="line"><a name="l08485"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa9e8da2e51a768b9eb3b7fab4ac93d38"> 8485</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH12SEL_M   0x000F0000  // uDMA Channel 12 Source Select</span></div><div class="line"><a name="l08486"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaacd28975abf4d998afc521a9c0cc8af"> 8486</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH11SEL_M   0x0000F000  // uDMA Channel 11 Source Select</span></div><div class="line"><a name="l08487"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#addb5aabf1a9593c0f2407e2fc99efbdb"> 8487</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH10SEL_M   0x00000F00  // uDMA Channel 10 Source Select</span></div><div class="line"><a name="l08488"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7023418e2b1d138a86fa3c6660b7e8e5"> 8488</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH9SEL_M    0x000000F0  // uDMA Channel 9 Source Select</span></div><div class="line"><a name="l08489"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa1d261cc6eaff83fdf87a246311ff3c9"> 8489</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH8SEL_M    0x0000000F  // uDMA Channel 8 Source Select</span></div><div class="line"><a name="l08490"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a09518efd2228667675c6ae8f6728f84f"> 8490</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH15SEL_S   28</span></div><div class="line"><a name="l08491"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5adad68644752bf7d668bbfbd1bf3420"> 8491</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH14SEL_S   24</span></div><div class="line"><a name="l08492"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a31d738e352e2ca9e2658f912c08b93d7"> 8492</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH13SEL_S   20</span></div><div class="line"><a name="l08493"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aacfd2272a4eac20d7f53a693e07919e1"> 8493</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH12SEL_S   16</span></div><div class="line"><a name="l08494"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a873da43d83cc9a85bc8e42efaf79fdcc"> 8494</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH11SEL_S   12</span></div><div class="line"><a name="l08495"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4ffc51d2bcaeccea99eb93691c88532d"> 8495</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH10SEL_S   8</span></div><div class="line"><a name="l08496"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6f22974a57b762e774faa7600ec52d74"> 8496</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH9SEL_S    4</span></div><div class="line"><a name="l08497"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad504c08f9b1cc382dd6e46024da21a63"> 8497</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP1_CH8SEL_S    0</span></div><div class="line"><a name="l08498"></a><span class="lineno"> 8498</span>&#160;</div><div class="line"><a name="l08499"></a><span class="lineno"> 8499</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08500"></a><span class="lineno"> 8500</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08501"></a><span class="lineno"> 8501</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CHMAP2 register.</span></div><div class="line"><a name="l08502"></a><span class="lineno"> 8502</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08503"></a><span class="lineno"> 8503</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08504"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a26d9b4b07dc77a89a6a4e835381170e5"> 8504</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH23SEL_M   0xF0000000  // uDMA Channel 23 Source Select</span></div><div class="line"><a name="l08505"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae06c4781f221a01365961be8a47e8910"> 8505</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH22SEL_M   0x0F000000  // uDMA Channel 22 Source Select</span></div><div class="line"><a name="l08506"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7df012cb48586d1a2ddbba1392d9441b"> 8506</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH21SEL_M   0x00F00000  // uDMA Channel 21 Source Select</span></div><div class="line"><a name="l08507"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a943306ac1654b7fa4855b5bb22793a4b"> 8507</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH20SEL_M   0x000F0000  // uDMA Channel 20 Source Select</span></div><div class="line"><a name="l08508"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9a7a087b9c20895f766f6c84d5dedfe3"> 8508</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH19SEL_M   0x0000F000  // uDMA Channel 19 Source Select</span></div><div class="line"><a name="l08509"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a439eb86464cc8733e4210afd06dcdf0e"> 8509</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH18SEL_M   0x00000F00  // uDMA Channel 18 Source Select</span></div><div class="line"><a name="l08510"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0edb0ed6353316755fac3020d4564798"> 8510</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH17SEL_M   0x000000F0  // uDMA Channel 17 Source Select</span></div><div class="line"><a name="l08511"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7a78dc6a43202d26a1b412298ffcb0f6"> 8511</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH16SEL_M   0x0000000F  // uDMA Channel 16 Source Select</span></div><div class="line"><a name="l08512"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad6c1666030ea5b9085483a07257919ff"> 8512</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH23SEL_S   28</span></div><div class="line"><a name="l08513"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5345f805e1aa700e48714ac5a5c8e82d"> 8513</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH22SEL_S   24</span></div><div class="line"><a name="l08514"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abc1da1aeb03ad4f4bf23d8dc9b695215"> 8514</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH21SEL_S   20</span></div><div class="line"><a name="l08515"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af8b6648dce3c7746b17265244471de6c"> 8515</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH20SEL_S   16</span></div><div class="line"><a name="l08516"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae156362a66480a5a6705fdf2a89f1b4c"> 8516</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH19SEL_S   12</span></div><div class="line"><a name="l08517"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a54141b5561ec4967661f7f7b8c6504e3"> 8517</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH18SEL_S   8</span></div><div class="line"><a name="l08518"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a59dcd5705d3148eb94377987ae284eaf"> 8518</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH17SEL_S   4</span></div><div class="line"><a name="l08519"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a88e86e91ffe86dda47ea290253eae635"> 8519</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP2_CH16SEL_S   0</span></div><div class="line"><a name="l08520"></a><span class="lineno"> 8520</span>&#160;</div><div class="line"><a name="l08521"></a><span class="lineno"> 8521</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08522"></a><span class="lineno"> 8522</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08523"></a><span class="lineno"> 8523</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_CHMAP3 register.</span></div><div class="line"><a name="l08524"></a><span class="lineno"> 8524</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08525"></a><span class="lineno"> 8525</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08526"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0906048cb618218f876e5d7900b3e0a9"> 8526</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH31SEL_M   0xF0000000  // uDMA Channel 31 Source Select</span></div><div class="line"><a name="l08527"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aca33df4483b0c8c4231bcf5a9cd20710"> 8527</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH30SEL_M   0x0F000000  // uDMA Channel 30 Source Select</span></div><div class="line"><a name="l08528"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2690debf27bd2ffe6f634d677ffea970"> 8528</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH29SEL_M   0x00F00000  // uDMA Channel 29 Source Select</span></div><div class="line"><a name="l08529"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1a74cf9e4f070b96879a0bdae13e89f9"> 8529</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH28SEL_M   0x000F0000  // uDMA Channel 28 Source Select</span></div><div class="line"><a name="l08530"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7ce9cbecc89837ca9b000edcade3ec31"> 8530</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH27SEL_M   0x0000F000  // uDMA Channel 27 Source Select</span></div><div class="line"><a name="l08531"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af2abef0d7ce56aaf867eaa507f212f64"> 8531</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH26SEL_M   0x00000F00  // uDMA Channel 26 Source Select</span></div><div class="line"><a name="l08532"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa6b4384022abf13d2a8fbd08fb94938f"> 8532</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH25SEL_M   0x000000F0  // uDMA Channel 25 Source Select</span></div><div class="line"><a name="l08533"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae827c11e8e19f53282d0520a520c6559"> 8533</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH24SEL_M   0x0000000F  // uDMA Channel 24 Source Select</span></div><div class="line"><a name="l08534"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a596eb22e46856d01123859c5996ab5a0"> 8534</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH31SEL_S   28</span></div><div class="line"><a name="l08535"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a59d7aca08f7f812f91804d102e526c60"> 8535</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH30SEL_S   24</span></div><div class="line"><a name="l08536"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad1ec01dcddbe91d5f8c581616a7a62f2"> 8536</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH29SEL_S   20</span></div><div class="line"><a name="l08537"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a57f5d2e358aafe67ce171dac0bafd78b"> 8537</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH28SEL_S   16</span></div><div class="line"><a name="l08538"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5900ebc7b7deb79af1c13f97650ca9fb"> 8538</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH27SEL_S   12</span></div><div class="line"><a name="l08539"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adc546abd99c431d533c1e50c82b9d907"> 8539</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH26SEL_S   8</span></div><div class="line"><a name="l08540"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a33b3f495d1816f016c4419afd6524854"> 8540</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH25SEL_S   4</span></div><div class="line"><a name="l08541"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af75a7bbbb844bb4b0e9b2fe9c9edb0b9"> 8541</a></span>&#160;<span class="preprocessor">#define UDMA_CHMAP3_CH24SEL_S   0</span></div><div class="line"><a name="l08542"></a><span class="lineno"> 8542</span>&#160;</div><div class="line"><a name="l08543"></a><span class="lineno"> 8543</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08544"></a><span class="lineno"> 8544</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08545"></a><span class="lineno"> 8545</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_O_SRCENDP register.</span></div><div class="line"><a name="l08546"></a><span class="lineno"> 8546</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08547"></a><span class="lineno"> 8547</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08548"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6b7f63d0589a4bf204c9277c480f67c9"> 8548</a></span>&#160;<span class="preprocessor">#define UDMA_SRCENDP_ADDR_M     0xFFFFFFFF  // Source Address End Pointer</span></div><div class="line"><a name="l08549"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8059efcffc79aea77b38620a9225c380"> 8549</a></span>&#160;<span class="preprocessor">#define UDMA_SRCENDP_ADDR_S     0</span></div><div class="line"><a name="l08550"></a><span class="lineno"> 8550</span>&#160;</div><div class="line"><a name="l08551"></a><span class="lineno"> 8551</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08552"></a><span class="lineno"> 8552</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08553"></a><span class="lineno"> 8553</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_O_DSTENDP register.</span></div><div class="line"><a name="l08554"></a><span class="lineno"> 8554</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08555"></a><span class="lineno"> 8555</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08556"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a32de8697fc11b600beb40eb3d37490cb"> 8556</a></span>&#160;<span class="preprocessor">#define UDMA_DSTENDP_ADDR_M     0xFFFFFFFF  // Destination Address End Pointer</span></div><div class="line"><a name="l08557"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa3a1351ea6c7becb9bc1846249975dd7"> 8557</a></span>&#160;<span class="preprocessor">#define UDMA_DSTENDP_ADDR_S     0</span></div><div class="line"><a name="l08558"></a><span class="lineno"> 8558</span>&#160;</div><div class="line"><a name="l08559"></a><span class="lineno"> 8559</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08560"></a><span class="lineno"> 8560</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08561"></a><span class="lineno"> 8561</span>&#160;<span class="comment">// The following are defines for the bit fields in the UDMA_O_CHCTL register.</span></div><div class="line"><a name="l08562"></a><span class="lineno"> 8562</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08563"></a><span class="lineno"> 8563</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08564"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac1264e9f4d0785fe752f86ea39242574"> 8564</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTINC_M     0xC0000000  // Destination Address Increment</span></div><div class="line"><a name="l08565"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adaf784c212171fbadb9716a0b7873faa"> 8565</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTINC_8     0x00000000  // Byte</span></div><div class="line"><a name="l08566"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8443acd62ea12e44ca46d79ff99bf4cb"> 8566</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTINC_16    0x40000000  // Half-word</span></div><div class="line"><a name="l08567"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abd9009cbe6cb94351b44ad0b7c2ce0a1"> 8567</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTINC_32    0x80000000  // Word</span></div><div class="line"><a name="l08568"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7e45c86da6f79bf321c73711224d30fb"> 8568</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTINC_NONE  0xC0000000  // No increment</span></div><div class="line"><a name="l08569"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4d1a9c7817bc1a46b506451ac66a1cbd"> 8569</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTSIZE_M    0x30000000  // Destination Data Size</span></div><div class="line"><a name="l08570"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a257cd279faedd59fbb9db66ad74b77a9"> 8570</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTSIZE_8    0x00000000  // Byte</span></div><div class="line"><a name="l08571"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac9d3a6a50319f5b3cb79dbe31e89e2f7"> 8571</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTSIZE_16   0x10000000  // Half-word</span></div><div class="line"><a name="l08572"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6e7cba2be4f561a40a1dd154296b06e9"> 8572</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_DSTSIZE_32   0x20000000  // Word</span></div><div class="line"><a name="l08573"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acd028d22f870c5e7f7c93759c97d4f93"> 8573</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCINC_M     0x0C000000  // Source Address Increment</span></div><div class="line"><a name="l08574"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8c6502de024250bbf8ad4ac458efba8b"> 8574</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCINC_8     0x00000000  // Byte</span></div><div class="line"><a name="l08575"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac20d3a810f6d58e0e005730fec0854b6"> 8575</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCINC_16    0x04000000  // Half-word</span></div><div class="line"><a name="l08576"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a14161ca6906e08c2452e7429067af299"> 8576</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCINC_32    0x08000000  // Word</span></div><div class="line"><a name="l08577"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7f08cf481efbcf76a2a7fa37d78092f5"> 8577</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCINC_NONE  0x0C000000  // No increment</span></div><div class="line"><a name="l08578"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a998df26f37c42e19df7c5df36a15a9cb"> 8578</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCSIZE_M    0x03000000  // Source Data Size</span></div><div class="line"><a name="l08579"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3d6075ce1dd8a21d4ab61112ca915d93"> 8579</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCSIZE_8    0x00000000  // Byte</span></div><div class="line"><a name="l08580"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad34655fdf6768fc800e8437a10fe3128"> 8580</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCSIZE_16   0x01000000  // Half-word</span></div><div class="line"><a name="l08581"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac7de0686f7dbd06d508297492bd68ba9"> 8581</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_SRCSIZE_32   0x02000000  // Word</span></div><div class="line"><a name="l08582"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a47776240d7ab85f1582acd753443ce75"> 8582</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_M    0x0003C000  // Arbitration Size</span></div><div class="line"><a name="l08583"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac1c3eefd24146b61e77068fd861ae1a5"> 8583</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_1    0x00000000  // 1 Transfer</span></div><div class="line"><a name="l08584"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae20985dcfedf16c0af1e9c1d47e72fc4"> 8584</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_2    0x00004000  // 2 Transfers</span></div><div class="line"><a name="l08585"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abf5016e197e4f1ea31c6e77902587a43"> 8585</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_4    0x00008000  // 4 Transfers</span></div><div class="line"><a name="l08586"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a039bdba2c3549e8d36be4399474c2617"> 8586</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_8    0x0000C000  // 8 Transfers</span></div><div class="line"><a name="l08587"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1b3d97e3c85c4866fc1742d7cbec5fc7"> 8587</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_16   0x00010000  // 16 Transfers</span></div><div class="line"><a name="l08588"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a205653da8bedad4413c431acc50e3f33"> 8588</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_32   0x00014000  // 32 Transfers</span></div><div class="line"><a name="l08589"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a949ccaab9b927850da47de1ce299a0ab"> 8589</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_64   0x00018000  // 64 Transfers</span></div><div class="line"><a name="l08590"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5dd8041cb42b1f9afd84ab8cd7f748d6"> 8590</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_128  0x0001C000  // 128 Transfers</span></div><div class="line"><a name="l08591"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a34545f74053f0f303f009edb765b8780"> 8591</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_256  0x00020000  // 256 Transfers</span></div><div class="line"><a name="l08592"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a386bb29be886cdc3625a95a2dd4a27f8"> 8592</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_512  0x00024000  // 512 Transfers</span></div><div class="line"><a name="l08593"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afd45ce976c484102d0d4025ed056dde9"> 8593</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_1024 0x00028000  // 1024 Transfers</span></div><div class="line"><a name="l08594"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab20c09d0d72e80b1556c0215454ea1d8"> 8594</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERSIZE_M   0x00003FF0  // Transfer Size (minus 1)</span></div><div class="line"><a name="l08595"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a31de6174f855ff5f8e1fb52f9d60f8a8"> 8595</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_NXTUSEBURST  0x00000008  // Next Useburst</span></div><div class="line"><a name="l08596"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae3ea72dfa406ca2a250dd62d271d3566"> 8596</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_M   0x00000007  // uDMA Transfer Mode</span></div><div class="line"><a name="l08597"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2bed6f687f40185763b9a9684710b5df"> 8597</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_STOP \</span></div><div class="line"><a name="l08598"></a><span class="lineno"> 8598</span>&#160;<span class="preprocessor">                                0x00000000  // Stop</span></div><div class="line"><a name="l08599"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4b3114fbc9d63baf82c115a8f5c39f0a"> 8599</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_BASIC \</span></div><div class="line"><a name="l08600"></a><span class="lineno"> 8600</span>&#160;<span class="preprocessor">                                0x00000001  // Basic</span></div><div class="line"><a name="l08601"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab6cf1593fd910e6849174720c9e9f046"> 8601</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_AUTO \</span></div><div class="line"><a name="l08602"></a><span class="lineno"> 8602</span>&#160;<span class="preprocessor">                                0x00000002  // Auto-Request</span></div><div class="line"><a name="l08603"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab57520f9711fbe51ea580dbc7a9029c9"> 8603</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_PINGPONG \</span></div><div class="line"><a name="l08604"></a><span class="lineno"> 8604</span>&#160;<span class="preprocessor">                                0x00000003  // Ping-Pong</span></div><div class="line"><a name="l08605"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9e6063c5a69d1583b8771bd524ac176b"> 8605</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_MEM_SG \</span></div><div class="line"><a name="l08606"></a><span class="lineno"> 8606</span>&#160;<span class="preprocessor">                                0x00000004  // Memory Scatter-Gather</span></div><div class="line"><a name="l08607"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad1143840250415249c79af03d0581124"> 8607</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_MEM_SGA \</span></div><div class="line"><a name="l08608"></a><span class="lineno"> 8608</span>&#160;<span class="preprocessor">                                0x00000005  // Alternate Memory Scatter-Gather</span></div><div class="line"><a name="l08609"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaa64533f9fdec32bf78225bae7a0509d"> 8609</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_PER_SG \</span></div><div class="line"><a name="l08610"></a><span class="lineno"> 8610</span>&#160;<span class="preprocessor">                                0x00000006  // Peripheral Scatter-Gather</span></div><div class="line"><a name="l08611"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acbfb81d13b2d0ba94335a295d3f968c1"> 8611</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERMODE_PER_SGA \</span></div><div class="line"><a name="l08612"></a><span class="lineno"> 8612</span>&#160;<span class="preprocessor">                                0x00000007  // Alternate Peripheral</span></div><div class="line"><a name="l08613"></a><span class="lineno"> 8613</span>&#160;                                            <span class="comment">// Scatter-Gather</span></div><div class="line"><a name="l08614"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3ba2fb1a3f7c5322d9785e77b5a8e9d4"> 8614</a></span>&#160;<span class="preprocessor">#define UDMA_CHCTL_XFERSIZE_S   4</span></div><div class="line"><a name="l08615"></a><span class="lineno"> 8615</span>&#160;</div><div class="line"><a name="l08616"></a><span class="lineno"> 8616</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08617"></a><span class="lineno"> 8617</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08618"></a><span class="lineno"> 8618</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_INT_TYPE register.</span></div><div class="line"><a name="l08619"></a><span class="lineno"> 8619</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08620"></a><span class="lineno"> 8620</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08621"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0d11842a20c7ea883fbdae0f1010bd8b"> 8621</a></span>&#160;<span class="preprocessor">#define NVIC_INT_TYPE_LINES_M   0x0000001F  // Number of interrupt lines (x32)</span></div><div class="line"><a name="l08622"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a199868ec52f5d31e4f67a22ba5e349d3"> 8622</a></span>&#160;<span class="preprocessor">#define NVIC_INT_TYPE_LINES_S   0</span></div><div class="line"><a name="l08623"></a><span class="lineno"> 8623</span>&#160;</div><div class="line"><a name="l08624"></a><span class="lineno"> 8624</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08625"></a><span class="lineno"> 8625</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08626"></a><span class="lineno"> 8626</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ACTLR register.</span></div><div class="line"><a name="l08627"></a><span class="lineno"> 8627</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08628"></a><span class="lineno"> 8628</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08629"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a08176e10f4439b0ec6dd8172cb7c17c3"> 8629</a></span>&#160;<span class="preprocessor">#define NVIC_ACTLR_DISOOFP      0x00000200  // Disable Out-Of-Order Floating</span></div><div class="line"><a name="l08630"></a><span class="lineno"> 8630</span>&#160;                                            <span class="comment">// Point</span></div><div class="line"><a name="l08631"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af2ae2a2d61e6f0f4d059666a0f0c3087"> 8631</a></span>&#160;<span class="preprocessor">#define NVIC_ACTLR_DISFPCA      0x00000100  // Disable CONTROL</span></div><div class="line"><a name="l08632"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a211e481842051c5bd6a4a3e281d5155d"> 8632</a></span>&#160;<span class="preprocessor">#define NVIC_ACTLR_DISFOLD      0x00000004  // Disable IT Folding</span></div><div class="line"><a name="l08633"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aafabc18a0df71cfa8f5a4548fffebe5a"> 8633</a></span>&#160;<span class="preprocessor">#define NVIC_ACTLR_DISWBUF      0x00000002  // Disable Write Buffer</span></div><div class="line"><a name="l08634"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af3e7e044ef44476dbedbf4f5ed912f4d"> 8634</a></span>&#160;<span class="preprocessor">#define NVIC_ACTLR_DISMCYC      0x00000001  // Disable Interrupts of Multiple</span></div><div class="line"><a name="l08635"></a><span class="lineno"> 8635</span>&#160;                                            <span class="comment">// Cycle Instructions</span></div><div class="line"><a name="l08636"></a><span class="lineno"> 8636</span>&#160;</div><div class="line"><a name="l08637"></a><span class="lineno"> 8637</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08638"></a><span class="lineno"> 8638</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08639"></a><span class="lineno"> 8639</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ST_CTRL register.</span></div><div class="line"><a name="l08640"></a><span class="lineno"> 8640</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08641"></a><span class="lineno"> 8641</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08642"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3046d95603d6bf78a76ebae31b9dc2d0"> 8642</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CTRL_COUNT      0x00010000  // Count Flag</span></div><div class="line"><a name="l08643"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5a6d19d13e11441d5e62ce699749eea7"> 8643</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CTRL_CLK_SRC    0x00000004  // Clock Source</span></div><div class="line"><a name="l08644"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aff514c40eb9dcd7438077ec36b184b32"> 8644</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CTRL_INTEN      0x00000002  // Interrupt Enable</span></div><div class="line"><a name="l08645"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a10796236e9ce72fc8b59a0ac57ccc3c4"> 8645</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CTRL_ENABLE     0x00000001  // Enable</span></div><div class="line"><a name="l08646"></a><span class="lineno"> 8646</span>&#160;</div><div class="line"><a name="l08647"></a><span class="lineno"> 8647</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08648"></a><span class="lineno"> 8648</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08649"></a><span class="lineno"> 8649</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ST_RELOAD register.</span></div><div class="line"><a name="l08650"></a><span class="lineno"> 8650</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08651"></a><span class="lineno"> 8651</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08652"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa4be427c338d1f3929a136a2774c4d7e"> 8652</a></span>&#160;<span class="preprocessor">#define NVIC_ST_RELOAD_M        0x00FFFFFF  // Reload Value</span></div><div class="line"><a name="l08653"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa38c0fe2abc113dcbc042dfa5bdffd8a"> 8653</a></span>&#160;<span class="preprocessor">#define NVIC_ST_RELOAD_S        0</span></div><div class="line"><a name="l08654"></a><span class="lineno"> 8654</span>&#160;</div><div class="line"><a name="l08655"></a><span class="lineno"> 8655</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08656"></a><span class="lineno"> 8656</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08657"></a><span class="lineno"> 8657</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ST_CURRENT</span></div><div class="line"><a name="l08658"></a><span class="lineno"> 8658</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l08659"></a><span class="lineno"> 8659</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08660"></a><span class="lineno"> 8660</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08661"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acfa787fd3be98c2f2142bfd58fc32e20"> 8661</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CURRENT_M       0x00FFFFFF  // Current Value</span></div><div class="line"><a name="l08662"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae84004a0580f5e245034804b9fc28795"> 8662</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CURRENT_S       0</span></div><div class="line"><a name="l08663"></a><span class="lineno"> 8663</span>&#160;</div><div class="line"><a name="l08664"></a><span class="lineno"> 8664</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08665"></a><span class="lineno"> 8665</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08666"></a><span class="lineno"> 8666</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ST_CAL register.</span></div><div class="line"><a name="l08667"></a><span class="lineno"> 8667</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08668"></a><span class="lineno"> 8668</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08669"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac26764c333259ec44475d0252d231e85"> 8669</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CAL_NOREF       0x80000000  // No reference clock</span></div><div class="line"><a name="l08670"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a68b74528e936ba0b42c758077b86cdec"> 8670</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CAL_SKEW        0x40000000  // Clock skew</span></div><div class="line"><a name="l08671"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a14012cbdf400e1a602865b034033f155"> 8671</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CAL_ONEMS_M     0x00FFFFFF  // 1ms reference value</span></div><div class="line"><a name="l08672"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ade3e95cc6cdcfebce18bc1d7814971a8"> 8672</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CAL_ONEMS_S     0</span></div><div class="line"><a name="l08673"></a><span class="lineno"> 8673</span>&#160;</div><div class="line"><a name="l08674"></a><span class="lineno"> 8674</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08675"></a><span class="lineno"> 8675</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08676"></a><span class="lineno"> 8676</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_EN0 register.</span></div><div class="line"><a name="l08677"></a><span class="lineno"> 8677</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08678"></a><span class="lineno"> 8678</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08679"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adef2f09b9cb5b0dd62cd8e87528fb901"> 8679</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT_M          0xFFFFFFFF  // Interrupt Enable</span></div><div class="line"><a name="l08680"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aafdb0103b8e68c49a75531f610866a8a"> 8680</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT0           0x00000001  // Interrupt 0 enable</span></div><div class="line"><a name="l08681"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1879338b31199cc2993bb210864c5bae"> 8681</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT1           0x00000002  // Interrupt 1 enable</span></div><div class="line"><a name="l08682"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a51bb99438d2c40c37c3e84c3b4f33021"> 8682</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT2           0x00000004  // Interrupt 2 enable</span></div><div class="line"><a name="l08683"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6ab5e2c605345a08dc91a8f93baf9b96"> 8683</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT3           0x00000008  // Interrupt 3 enable</span></div><div class="line"><a name="l08684"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abbf3c230547272756404e6cead952fb9"> 8684</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT4           0x00000010  // Interrupt 4 enable</span></div><div class="line"><a name="l08685"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6fcb7289bfdc9c7b5822da314fbb7dd3"> 8685</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT5           0x00000020  // Interrupt 5 enable</span></div><div class="line"><a name="l08686"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a513eab8e0fc568d45a35653bedb5a9ac"> 8686</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT6           0x00000040  // Interrupt 6 enable</span></div><div class="line"><a name="l08687"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac5d7065478cc994da0651bd48736dc1c"> 8687</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT7           0x00000080  // Interrupt 7 enable</span></div><div class="line"><a name="l08688"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0b149a72f7542fe9693ff8aeb2054d5e"> 8688</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT8           0x00000100  // Interrupt 8 enable</span></div><div class="line"><a name="l08689"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a54ef44b505e072d655550d9608f2c957"> 8689</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT9           0x00000200  // Interrupt 9 enable</span></div><div class="line"><a name="l08690"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6135d4ad9b0f649b175db2eb6d34c112"> 8690</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT10          0x00000400  // Interrupt 10 enable</span></div><div class="line"><a name="l08691"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4eb4405cf71c5d291673a42cb73fca8f"> 8691</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT11          0x00000800  // Interrupt 11 enable</span></div><div class="line"><a name="l08692"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9491508ff43e7f9a09a8ae9f60df856e"> 8692</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT12          0x00001000  // Interrupt 12 enable</span></div><div class="line"><a name="l08693"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4202388c51aca02c9b9e9aeea49280b9"> 8693</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT13          0x00002000  // Interrupt 13 enable</span></div><div class="line"><a name="l08694"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa8139da20a8231a1c67220d52e9614ea"> 8694</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT14          0x00004000  // Interrupt 14 enable</span></div><div class="line"><a name="l08695"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa5d81e31c06922d4c87b6a59a6f5246a"> 8695</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT15          0x00008000  // Interrupt 15 enable</span></div><div class="line"><a name="l08696"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3b0769d6b42b4042519a286ee8e6961d"> 8696</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT16          0x00010000  // Interrupt 16 enable</span></div><div class="line"><a name="l08697"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2629072d7e1688ac0dab86a17962b510"> 8697</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT17          0x00020000  // Interrupt 17 enable</span></div><div class="line"><a name="l08698"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5c44f4362868d69febb714c98950c47d"> 8698</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT18          0x00040000  // Interrupt 18 enable</span></div><div class="line"><a name="l08699"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a12a7a725a54391cadde6e48ef6870b50"> 8699</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT19          0x00080000  // Interrupt 19 enable</span></div><div class="line"><a name="l08700"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8bcafaa9008067c4d82edf302c9930b2"> 8700</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT20          0x00100000  // Interrupt 20 enable</span></div><div class="line"><a name="l08701"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a98bfa7086d520dcb9e31bfbe90db712d"> 8701</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT21          0x00200000  // Interrupt 21 enable</span></div><div class="line"><a name="l08702"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a32611cb28e9008187abe5eb7de2b704c"> 8702</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT22          0x00400000  // Interrupt 22 enable</span></div><div class="line"><a name="l08703"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a56c47c671cde851b706b87c4e88528bb"> 8703</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT23          0x00800000  // Interrupt 23 enable</span></div><div class="line"><a name="l08704"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a69bc5ed9ab67413d330b2ed1914bb807"> 8704</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT24          0x01000000  // Interrupt 24 enable</span></div><div class="line"><a name="l08705"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad2a87070962305fba59398d9874fe192"> 8705</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT25          0x02000000  // Interrupt 25 enable</span></div><div class="line"><a name="l08706"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a493494173579df2fd6179eb6465e8509"> 8706</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT26          0x04000000  // Interrupt 26 enable</span></div><div class="line"><a name="l08707"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa52c527ca04c214c466e154d0c7abb12"> 8707</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT27          0x08000000  // Interrupt 27 enable</span></div><div class="line"><a name="l08708"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1e74f8e5561670e98a9275c13ae2d3c2"> 8708</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT28          0x10000000  // Interrupt 28 enable</span></div><div class="line"><a name="l08709"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adcbe7e2a4812f74900273472fe40b0f7"> 8709</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT29          0x20000000  // Interrupt 29 enable</span></div><div class="line"><a name="l08710"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3ac167930cb833e65b40952ff27b6dfb"> 8710</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT30          0x40000000  // Interrupt 30 enable</span></div><div class="line"><a name="l08711"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3701d7d2844c65e46db1de64bbfb4630"> 8711</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT31          0x80000000  // Interrupt 31 enable</span></div><div class="line"><a name="l08712"></a><span class="lineno"> 8712</span>&#160;</div><div class="line"><a name="l08713"></a><span class="lineno"> 8713</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08714"></a><span class="lineno"> 8714</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08715"></a><span class="lineno"> 8715</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_EN1 register.</span></div><div class="line"><a name="l08716"></a><span class="lineno"> 8716</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08717"></a><span class="lineno"> 8717</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08718"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5bb983464e5b9c075481b707114a4be8"> 8718</a></span>&#160;<span class="preprocessor">#define NVIC_EN1_INT_M          0xFFFFFFFF  // Interrupt Enable</span></div><div class="line"><a name="l08719"></a><span class="lineno"> 8719</span>&#160;</div><div class="line"><a name="l08720"></a><span class="lineno"> 8720</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08721"></a><span class="lineno"> 8721</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08722"></a><span class="lineno"> 8722</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_EN2 register.</span></div><div class="line"><a name="l08723"></a><span class="lineno"> 8723</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08724"></a><span class="lineno"> 8724</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08725"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a67c57bc07f3e10aa60635a118411a6a7"> 8725</a></span>&#160;<span class="preprocessor">#define NVIC_EN2_INT_M          0xFFFFFFFF  // Interrupt Enable</span></div><div class="line"><a name="l08726"></a><span class="lineno"> 8726</span>&#160;</div><div class="line"><a name="l08727"></a><span class="lineno"> 8727</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08728"></a><span class="lineno"> 8728</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08729"></a><span class="lineno"> 8729</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_EN3 register.</span></div><div class="line"><a name="l08730"></a><span class="lineno"> 8730</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08731"></a><span class="lineno"> 8731</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08732"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2cf9624e8550de7e9df3892bc6f6164e"> 8732</a></span>&#160;<span class="preprocessor">#define NVIC_EN3_INT_M          0xFFFFFFFF  // Interrupt Enable</span></div><div class="line"><a name="l08733"></a><span class="lineno"> 8733</span>&#160;</div><div class="line"><a name="l08734"></a><span class="lineno"> 8734</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08735"></a><span class="lineno"> 8735</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08736"></a><span class="lineno"> 8736</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_EN4 register.</span></div><div class="line"><a name="l08737"></a><span class="lineno"> 8737</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08738"></a><span class="lineno"> 8738</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08739"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1e6dd68455aaa79513e07fc531426da0"> 8739</a></span>&#160;<span class="preprocessor">#define NVIC_EN4_INT_M          0x000007FF  // Interrupt Enable</span></div><div class="line"><a name="l08740"></a><span class="lineno"> 8740</span>&#160;</div><div class="line"><a name="l08741"></a><span class="lineno"> 8741</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08742"></a><span class="lineno"> 8742</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08743"></a><span class="lineno"> 8743</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DIS0 register.</span></div><div class="line"><a name="l08744"></a><span class="lineno"> 8744</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08745"></a><span class="lineno"> 8745</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08746"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae9ca2fa40358379de7ff662749cd2fca"> 8746</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT_M         0xFFFFFFFF  // Interrupt Disable</span></div><div class="line"><a name="l08747"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a243950b469c2ab40fa33d7cd7bfb8457"> 8747</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT0          0x00000001  // Interrupt 0 disable</span></div><div class="line"><a name="l08748"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a95f411d5569094304d5a91ee1aed254a"> 8748</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT1          0x00000002  // Interrupt 1 disable</span></div><div class="line"><a name="l08749"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad348845b9c96d03924aa08338580fa11"> 8749</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT2          0x00000004  // Interrupt 2 disable</span></div><div class="line"><a name="l08750"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acc907476367c539e2d25a9023376fea0"> 8750</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT3          0x00000008  // Interrupt 3 disable</span></div><div class="line"><a name="l08751"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a28a56354f99b1b4e2c3b21398d1c9766"> 8751</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT4          0x00000010  // Interrupt 4 disable</span></div><div class="line"><a name="l08752"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a69183dcad0263c69972d078d4b167f3a"> 8752</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT5          0x00000020  // Interrupt 5 disable</span></div><div class="line"><a name="l08753"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3135d8a1c14ab38a5f2efa48b0f6e0d9"> 8753</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT6          0x00000040  // Interrupt 6 disable</span></div><div class="line"><a name="l08754"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a42106dbc0e1b4f16a3ac16e072df8462"> 8754</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT7          0x00000080  // Interrupt 7 disable</span></div><div class="line"><a name="l08755"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4494a199bba2e1d3c86642c20cab6166"> 8755</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT8          0x00000100  // Interrupt 8 disable</span></div><div class="line"><a name="l08756"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a75c9d3d488b985ee80467cee518a237b"> 8756</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT9          0x00000200  // Interrupt 9 disable</span></div><div class="line"><a name="l08757"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6abdb4edda4925da6640b4b8e0d6c1f2"> 8757</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT10         0x00000400  // Interrupt 10 disable</span></div><div class="line"><a name="l08758"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8dd1e43ae73d1fcefd64c446651ddab7"> 8758</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT11         0x00000800  // Interrupt 11 disable</span></div><div class="line"><a name="l08759"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a02ac2f3450ab5be673d02fa67f4f3627"> 8759</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT12         0x00001000  // Interrupt 12 disable</span></div><div class="line"><a name="l08760"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8659077f6dc401d8f938bf60d159febe"> 8760</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT13         0x00002000  // Interrupt 13 disable</span></div><div class="line"><a name="l08761"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a95b1cd4d6eac13c4869fb67dcd30e662"> 8761</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT14         0x00004000  // Interrupt 14 disable</span></div><div class="line"><a name="l08762"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af6b5b6f5dac98ff109b8ce5187132f16"> 8762</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT15         0x00008000  // Interrupt 15 disable</span></div><div class="line"><a name="l08763"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae20b9dad2c2fa07fb21fa1070bdb084f"> 8763</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT16         0x00010000  // Interrupt 16 disable</span></div><div class="line"><a name="l08764"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7c4dd16d7f59d5cbc98e4d3881208cf2"> 8764</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT17         0x00020000  // Interrupt 17 disable</span></div><div class="line"><a name="l08765"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a48748b1dfe63a4914a4efa14988cd466"> 8765</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT18         0x00040000  // Interrupt 18 disable</span></div><div class="line"><a name="l08766"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abf07c5517e32d97be11ee28bff0387fe"> 8766</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT19         0x00080000  // Interrupt 19 disable</span></div><div class="line"><a name="l08767"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a22325556e971372eee0b8e019242b9d8"> 8767</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT20         0x00100000  // Interrupt 20 disable</span></div><div class="line"><a name="l08768"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aec88448e0f84d8923809e28d0e5ebcb1"> 8768</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT21         0x00200000  // Interrupt 21 disable</span></div><div class="line"><a name="l08769"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab7167aed5aee50055df2ba6762f3fd83"> 8769</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT22         0x00400000  // Interrupt 22 disable</span></div><div class="line"><a name="l08770"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a75af6f8e98e0c256f5b33a0abb368569"> 8770</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT23         0x00800000  // Interrupt 23 disable</span></div><div class="line"><a name="l08771"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab678fdb66b87f0c13ef755bab5df3dc8"> 8771</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT24         0x01000000  // Interrupt 24 disable</span></div><div class="line"><a name="l08772"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acec9c98212087024bcba44d165690a17"> 8772</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT25         0x02000000  // Interrupt 25 disable</span></div><div class="line"><a name="l08773"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abe10bad68290069214f96f87e9f14ee0"> 8773</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT26         0x04000000  // Interrupt 26 disable</span></div><div class="line"><a name="l08774"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a24707a1c2e702968a407d698262cbf7f"> 8774</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT27         0x08000000  // Interrupt 27 disable</span></div><div class="line"><a name="l08775"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3c8409e82ad27e3d769fa578dce19337"> 8775</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT28         0x10000000  // Interrupt 28 disable</span></div><div class="line"><a name="l08776"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1c3a4c61f91dbea4c74a5be661ef7e22"> 8776</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT29         0x20000000  // Interrupt 29 disable</span></div><div class="line"><a name="l08777"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab4509201eea8bcd2b2ed2edf40d5a91e"> 8777</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT30         0x40000000  // Interrupt 30 disable</span></div><div class="line"><a name="l08778"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa223791eb605c77e64bee563f619ed08"> 8778</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT31         0x80000000  // Interrupt 31 disable</span></div><div class="line"><a name="l08779"></a><span class="lineno"> 8779</span>&#160;</div><div class="line"><a name="l08780"></a><span class="lineno"> 8780</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08781"></a><span class="lineno"> 8781</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08782"></a><span class="lineno"> 8782</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DIS1 register.</span></div><div class="line"><a name="l08783"></a><span class="lineno"> 8783</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08784"></a><span class="lineno"> 8784</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08785"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7b3e99917ccefe633c809487c8c47c07"> 8785</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1_INT_M         0xFFFFFFFF  // Interrupt Disable</span></div><div class="line"><a name="l08786"></a><span class="lineno"> 8786</span>&#160;</div><div class="line"><a name="l08787"></a><span class="lineno"> 8787</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08788"></a><span class="lineno"> 8788</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08789"></a><span class="lineno"> 8789</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DIS2 register.</span></div><div class="line"><a name="l08790"></a><span class="lineno"> 8790</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08791"></a><span class="lineno"> 8791</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08792"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab77e1f7b051b913782b8f92782e5a11a"> 8792</a></span>&#160;<span class="preprocessor">#define NVIC_DIS2_INT_M         0xFFFFFFFF  // Interrupt Disable</span></div><div class="line"><a name="l08793"></a><span class="lineno"> 8793</span>&#160;</div><div class="line"><a name="l08794"></a><span class="lineno"> 8794</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08795"></a><span class="lineno"> 8795</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08796"></a><span class="lineno"> 8796</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DIS3 register.</span></div><div class="line"><a name="l08797"></a><span class="lineno"> 8797</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08798"></a><span class="lineno"> 8798</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08799"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae1ea3cbab19f177f0c547fe1248449dd"> 8799</a></span>&#160;<span class="preprocessor">#define NVIC_DIS3_INT_M         0xFFFFFFFF  // Interrupt Disable</span></div><div class="line"><a name="l08800"></a><span class="lineno"> 8800</span>&#160;</div><div class="line"><a name="l08801"></a><span class="lineno"> 8801</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08802"></a><span class="lineno"> 8802</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08803"></a><span class="lineno"> 8803</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DIS4 register.</span></div><div class="line"><a name="l08804"></a><span class="lineno"> 8804</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08805"></a><span class="lineno"> 8805</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08806"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5d8f9f16db07dcba09c8e921e9cfca4b"> 8806</a></span>&#160;<span class="preprocessor">#define NVIC_DIS4_INT_M         0x000007FF  // Interrupt Disable</span></div><div class="line"><a name="l08807"></a><span class="lineno"> 8807</span>&#160;</div><div class="line"><a name="l08808"></a><span class="lineno"> 8808</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08809"></a><span class="lineno"> 8809</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08810"></a><span class="lineno"> 8810</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PEND0 register.</span></div><div class="line"><a name="l08811"></a><span class="lineno"> 8811</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08812"></a><span class="lineno"> 8812</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08813"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a467c269f05b73caba80bc074cf88b432"> 8813</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT_M        0xFFFFFFFF  // Interrupt Set Pending</span></div><div class="line"><a name="l08814"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a72aeac18b405b407f50740aa80634539"> 8814</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT0         0x00000001  // Interrupt 0 pend</span></div><div class="line"><a name="l08815"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a38ae78979baee493e31fc1ed0224a51e"> 8815</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT1         0x00000002  // Interrupt 1 pend</span></div><div class="line"><a name="l08816"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a81c4618d93dd51bbb5b6b5c9969aeb99"> 8816</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT2         0x00000004  // Interrupt 2 pend</span></div><div class="line"><a name="l08817"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abba6fe6f13c783af61db77f14af51ca0"> 8817</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT3         0x00000008  // Interrupt 3 pend</span></div><div class="line"><a name="l08818"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adbeaeb3d9b06240adf5e3acd97dca74f"> 8818</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT4         0x00000010  // Interrupt 4 pend</span></div><div class="line"><a name="l08819"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae5bfa50407dbf29ef7b4296f42ee3759"> 8819</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT5         0x00000020  // Interrupt 5 pend</span></div><div class="line"><a name="l08820"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6404a1053ebec2e9f1057b0cc0277f1f"> 8820</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT6         0x00000040  // Interrupt 6 pend</span></div><div class="line"><a name="l08821"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a90adbf19895e0ed86cf485d6d086fbd6"> 8821</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT7         0x00000080  // Interrupt 7 pend</span></div><div class="line"><a name="l08822"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a395ff92fd889255b3e5ed4254801f325"> 8822</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT8         0x00000100  // Interrupt 8 pend</span></div><div class="line"><a name="l08823"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acc5d675ee16a75a4cfd25d53c0501b53"> 8823</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT9         0x00000200  // Interrupt 9 pend</span></div><div class="line"><a name="l08824"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3223750081f0a2043814f6ac45d8fa77"> 8824</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT10        0x00000400  // Interrupt 10 pend</span></div><div class="line"><a name="l08825"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab9d53be296b419a9c7b7a5f377664356"> 8825</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT11        0x00000800  // Interrupt 11 pend</span></div><div class="line"><a name="l08826"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ace606a4e3dfb6aae1014d19a71fb5a59"> 8826</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT12        0x00001000  // Interrupt 12 pend</span></div><div class="line"><a name="l08827"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a40663dcfb634f508a85aa2ecf1f66eb1"> 8827</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT13        0x00002000  // Interrupt 13 pend</span></div><div class="line"><a name="l08828"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a57e92b2047efd7eb94d5a586804a7333"> 8828</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT14        0x00004000  // Interrupt 14 pend</span></div><div class="line"><a name="l08829"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8c3f2c9442b448500bb8e9a1ae73ff5c"> 8829</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT15        0x00008000  // Interrupt 15 pend</span></div><div class="line"><a name="l08830"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a94bae16dd6d24186edf6b450ded92ffc"> 8830</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT16        0x00010000  // Interrupt 16 pend</span></div><div class="line"><a name="l08831"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af7145d356232d414eb06a17645c526e3"> 8831</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT17        0x00020000  // Interrupt 17 pend</span></div><div class="line"><a name="l08832"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a04cd05e9db7c25e07263239c87c6b3d1"> 8832</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT18        0x00040000  // Interrupt 18 pend</span></div><div class="line"><a name="l08833"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abfa306be6d3c9801d83dca5ca82df1e8"> 8833</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT19        0x00080000  // Interrupt 19 pend</span></div><div class="line"><a name="l08834"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a48206921d4ecb8e9219c5263e295e61c"> 8834</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT20        0x00100000  // Interrupt 20 pend</span></div><div class="line"><a name="l08835"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8d3c3744ef87947d9122e3a4986e81d0"> 8835</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT21        0x00200000  // Interrupt 21 pend</span></div><div class="line"><a name="l08836"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a19bf10943634a92a4fec9e551e870622"> 8836</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT22        0x00400000  // Interrupt 22 pend</span></div><div class="line"><a name="l08837"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad0270a73ae506ca29b5d92b468a3424a"> 8837</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT23        0x00800000  // Interrupt 23 pend</span></div><div class="line"><a name="l08838"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a09f38f09fe668b0a259071d6b4c9ac03"> 8838</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT24        0x01000000  // Interrupt 24 pend</span></div><div class="line"><a name="l08839"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aba3a76becbf5ca65bb941d754dbcec58"> 8839</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT25        0x02000000  // Interrupt 25 pend</span></div><div class="line"><a name="l08840"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a572f3c1cc98be56b3795a518a5c5023a"> 8840</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT26        0x04000000  // Interrupt 26 pend</span></div><div class="line"><a name="l08841"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6b14c5177265a0639bc87cb8a9a715bd"> 8841</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT27        0x08000000  // Interrupt 27 pend</span></div><div class="line"><a name="l08842"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae5304e639ec61bf63e3448f11563b3c2"> 8842</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT28        0x10000000  // Interrupt 28 pend</span></div><div class="line"><a name="l08843"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a66e5abd6b55575baa5daebd45c16182b"> 8843</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT29        0x20000000  // Interrupt 29 pend</span></div><div class="line"><a name="l08844"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7f1113a6587f9183ab60804faafe2276"> 8844</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT30        0x40000000  // Interrupt 30 pend</span></div><div class="line"><a name="l08845"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a94a0630a823b1b1dc10debe9f0fe7f06"> 8845</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT31        0x80000000  // Interrupt 31 pend</span></div><div class="line"><a name="l08846"></a><span class="lineno"> 8846</span>&#160;</div><div class="line"><a name="l08847"></a><span class="lineno"> 8847</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08848"></a><span class="lineno"> 8848</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08849"></a><span class="lineno"> 8849</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PEND1 register.</span></div><div class="line"><a name="l08850"></a><span class="lineno"> 8850</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08851"></a><span class="lineno"> 8851</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08852"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9426dff7aa5d567029bb3ed8dc7054d6"> 8852</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1_INT_M        0xFFFFFFFF  // Interrupt Set Pending</span></div><div class="line"><a name="l08853"></a><span class="lineno"> 8853</span>&#160;</div><div class="line"><a name="l08854"></a><span class="lineno"> 8854</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08855"></a><span class="lineno"> 8855</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08856"></a><span class="lineno"> 8856</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PEND2 register.</span></div><div class="line"><a name="l08857"></a><span class="lineno"> 8857</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08858"></a><span class="lineno"> 8858</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08859"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3071b7d39094fffbb66cf0afe734f365"> 8859</a></span>&#160;<span class="preprocessor">#define NVIC_PEND2_INT_M        0xFFFFFFFF  // Interrupt Set Pending</span></div><div class="line"><a name="l08860"></a><span class="lineno"> 8860</span>&#160;</div><div class="line"><a name="l08861"></a><span class="lineno"> 8861</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08862"></a><span class="lineno"> 8862</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08863"></a><span class="lineno"> 8863</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PEND3 register.</span></div><div class="line"><a name="l08864"></a><span class="lineno"> 8864</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08865"></a><span class="lineno"> 8865</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08866"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aca5d5c589fe17ecdac7ed1a9417a1166"> 8866</a></span>&#160;<span class="preprocessor">#define NVIC_PEND3_INT_M        0xFFFFFFFF  // Interrupt Set Pending</span></div><div class="line"><a name="l08867"></a><span class="lineno"> 8867</span>&#160;</div><div class="line"><a name="l08868"></a><span class="lineno"> 8868</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08869"></a><span class="lineno"> 8869</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08870"></a><span class="lineno"> 8870</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PEND4 register.</span></div><div class="line"><a name="l08871"></a><span class="lineno"> 8871</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08872"></a><span class="lineno"> 8872</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08873"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a29ed2ae27c086810ebb65228f0bdd039"> 8873</a></span>&#160;<span class="preprocessor">#define NVIC_PEND4_INT_M        0x000007FF  // Interrupt Set Pending</span></div><div class="line"><a name="l08874"></a><span class="lineno"> 8874</span>&#160;</div><div class="line"><a name="l08875"></a><span class="lineno"> 8875</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08876"></a><span class="lineno"> 8876</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08877"></a><span class="lineno"> 8877</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND0 register.</span></div><div class="line"><a name="l08878"></a><span class="lineno"> 8878</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08879"></a><span class="lineno"> 8879</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08880"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ace6ef0e9e8b1fe79ae13be7b9f688e26"> 8880</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT_M      0xFFFFFFFF  // Interrupt Clear Pending</span></div><div class="line"><a name="l08881"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a904221fa41d30fed59ffcc772a16dbb2"> 8881</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT0       0x00000001  // Interrupt 0 unpend</span></div><div class="line"><a name="l08882"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5d95487d148086df73921e3e04b2468c"> 8882</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT1       0x00000002  // Interrupt 1 unpend</span></div><div class="line"><a name="l08883"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae9bde6c944e10b36f97ea42431fda031"> 8883</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT2       0x00000004  // Interrupt 2 unpend</span></div><div class="line"><a name="l08884"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a709b4c302c429e114d3e7220d912ad8d"> 8884</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT3       0x00000008  // Interrupt 3 unpend</span></div><div class="line"><a name="l08885"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a62e0ea70598b717449abf7fb75bf0cc7"> 8885</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT4       0x00000010  // Interrupt 4 unpend</span></div><div class="line"><a name="l08886"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a69c5e875aecf3ec3dd0b08cc6d8f0df9"> 8886</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT5       0x00000020  // Interrupt 5 unpend</span></div><div class="line"><a name="l08887"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac0d8f124de0d0fdffecfea4a1944bd4b"> 8887</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT6       0x00000040  // Interrupt 6 unpend</span></div><div class="line"><a name="l08888"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aadaa31c9243d6e3c82a0c796d853b59f"> 8888</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT7       0x00000080  // Interrupt 7 unpend</span></div><div class="line"><a name="l08889"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad2475ac1477293e18eb3aba0ad8badf8"> 8889</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT8       0x00000100  // Interrupt 8 unpend</span></div><div class="line"><a name="l08890"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a565d4051475f17f4a6576240ce974176"> 8890</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT9       0x00000200  // Interrupt 9 unpend</span></div><div class="line"><a name="l08891"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0877399edaf07d64945a4773bcd2d290"> 8891</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT10      0x00000400  // Interrupt 10 unpend</span></div><div class="line"><a name="l08892"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac1758222ba930c67a1fe1b4a00380fce"> 8892</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT11      0x00000800  // Interrupt 11 unpend</span></div><div class="line"><a name="l08893"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa7b00d06867827cf0d801c64989b856f"> 8893</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT12      0x00001000  // Interrupt 12 unpend</span></div><div class="line"><a name="l08894"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a836a5c3b3ecb4928f3d796ef7ff219fe"> 8894</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT13      0x00002000  // Interrupt 13 unpend</span></div><div class="line"><a name="l08895"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aae4d891b2c51041ceaf7817d8f86501d"> 8895</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT14      0x00004000  // Interrupt 14 unpend</span></div><div class="line"><a name="l08896"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4314d44c363ce9305d4908d6d320baa2"> 8896</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT15      0x00008000  // Interrupt 15 unpend</span></div><div class="line"><a name="l08897"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad0ca3c002b591951185f62b13a79247c"> 8897</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT16      0x00010000  // Interrupt 16 unpend</span></div><div class="line"><a name="l08898"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aef914fed28c1b9258aebd2211cafc484"> 8898</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT17      0x00020000  // Interrupt 17 unpend</span></div><div class="line"><a name="l08899"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3066276873bd7244b3422b7a0357ecf5"> 8899</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT18      0x00040000  // Interrupt 18 unpend</span></div><div class="line"><a name="l08900"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a23239ec41ef2655a3c645f8981be4a70"> 8900</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT19      0x00080000  // Interrupt 19 unpend</span></div><div class="line"><a name="l08901"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab70a2f083f458b6e23481a0e282ff617"> 8901</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT20      0x00100000  // Interrupt 20 unpend</span></div><div class="line"><a name="l08902"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adac9befe96d2c117ae4942ec826df705"> 8902</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT21      0x00200000  // Interrupt 21 unpend</span></div><div class="line"><a name="l08903"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4a8b0b287d618d924042138c177871fd"> 8903</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT22      0x00400000  // Interrupt 22 unpend</span></div><div class="line"><a name="l08904"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8a01cbd2f8da42dac913ce5d3714ab0f"> 8904</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT23      0x00800000  // Interrupt 23 unpend</span></div><div class="line"><a name="l08905"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a41d8d3658a1bc0251952f3e529414580"> 8905</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT24      0x01000000  // Interrupt 24 unpend</span></div><div class="line"><a name="l08906"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad02e9a3608571da246de400fd5a3c3f9"> 8906</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT25      0x02000000  // Interrupt 25 unpend</span></div><div class="line"><a name="l08907"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4f712e396aa8fda4ebeb6d1051a8f496"> 8907</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT26      0x04000000  // Interrupt 26 unpend</span></div><div class="line"><a name="l08908"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a73e9d25dfce51d6bb6b436d21abbde45"> 8908</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT27      0x08000000  // Interrupt 27 unpend</span></div><div class="line"><a name="l08909"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae7df6a6f064584b56a57bd184b34a9b0"> 8909</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT28      0x10000000  // Interrupt 28 unpend</span></div><div class="line"><a name="l08910"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae0a5fc3bbfe1a2b02690396f7dc46de6"> 8910</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT29      0x20000000  // Interrupt 29 unpend</span></div><div class="line"><a name="l08911"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afafa8c369db9060742255bd34ae9bae9"> 8911</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT30      0x40000000  // Interrupt 30 unpend</span></div><div class="line"><a name="l08912"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0f550d84b8ac905d4537e18117ed1f23"> 8912</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT31      0x80000000  // Interrupt 31 unpend</span></div><div class="line"><a name="l08913"></a><span class="lineno"> 8913</span>&#160;</div><div class="line"><a name="l08914"></a><span class="lineno"> 8914</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08915"></a><span class="lineno"> 8915</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08916"></a><span class="lineno"> 8916</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND1 register.</span></div><div class="line"><a name="l08917"></a><span class="lineno"> 8917</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08918"></a><span class="lineno"> 8918</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08919"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adad790695f9cd8399a50aea5ee6d94cb"> 8919</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT_M      0xFFFFFFFF  // Interrupt Clear Pending</span></div><div class="line"><a name="l08920"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab198afca6df2293d2b478a101e1b5661"> 8920</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT32      0x00000001  // Interrupt 32 unpend</span></div><div class="line"><a name="l08921"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3f2c061706abf09230580611d81fadc9"> 8921</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT33      0x00000002  // Interrupt 33 unpend</span></div><div class="line"><a name="l08922"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4c7cf712f840aa8868bcd95e7e1868af"> 8922</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT34      0x00000004  // Interrupt 34 unpend</span></div><div class="line"><a name="l08923"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6efc251ded4f1e4de5cdf12a5ff23fd0"> 8923</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT35      0x00000008  // Interrupt 35 unpend</span></div><div class="line"><a name="l08924"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac8367006138315978c1a08e9c6c08449"> 8924</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT36      0x00000010  // Interrupt 36 unpend</span></div><div class="line"><a name="l08925"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa92783f25a062f55992ed856ad8d5107"> 8925</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT37      0x00000020  // Interrupt 37 unpend</span></div><div class="line"><a name="l08926"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6e1126e4ac29861b0659da220c6839c9"> 8926</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT38      0x00000040  // Interrupt 38 unpend</span></div><div class="line"><a name="l08927"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5d41d53acb19c02c78a2a5e90d06f901"> 8927</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT39      0x00000080  // Interrupt 39 unpend</span></div><div class="line"><a name="l08928"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad610b0a9388975bed5ec638138350161"> 8928</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT40      0x00000100  // Interrupt 40 unpend</span></div><div class="line"><a name="l08929"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a83318a28d1589f76c8a5ee0f3a241a7d"> 8929</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT41      0x00000200  // Interrupt 41 unpend</span></div><div class="line"><a name="l08930"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6fec9ed6969ac8563000c17920b52b62"> 8930</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT42      0x00000400  // Interrupt 42 unpend</span></div><div class="line"><a name="l08931"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1c76b61bbebe6d2af16999c416a29fad"> 8931</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT43      0x00000800  // Interrupt 43 unpend</span></div><div class="line"><a name="l08932"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9bba2c6a831d091bb7ec5c42d63ea50e"> 8932</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT44      0x00001000  // Interrupt 44 unpend</span></div><div class="line"><a name="l08933"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6b65920a6e2e7e8bec822ac38d03839f"> 8933</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT45      0x00002000  // Interrupt 45 unpend</span></div><div class="line"><a name="l08934"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a318423af1ccdfbb14d6bc89ed71b9290"> 8934</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT46      0x00004000  // Interrupt 46 unpend</span></div><div class="line"><a name="l08935"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af16f50fa36792e2599c241b9480c851a"> 8935</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT47      0x00008000  // Interrupt 47 unpend</span></div><div class="line"><a name="l08936"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acf9b261c7056b8026fecdef130aeb5b8"> 8936</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT48      0x00010000  // Interrupt 48 unpend</span></div><div class="line"><a name="l08937"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afef8d2411a5e4ee71bced5697a8ac654"> 8937</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT49      0x00020000  // Interrupt 49 unpend</span></div><div class="line"><a name="l08938"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa71384b39e3139b46c50c33cf6d84418"> 8938</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT50      0x00040000  // Interrupt 50 unpend</span></div><div class="line"><a name="l08939"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a896aa569aa818a5047090d055fe2872c"> 8939</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT51      0x00080000  // Interrupt 51 unpend</span></div><div class="line"><a name="l08940"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a390418326ea06fc68ea203801aa817df"> 8940</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT52      0x00100000  // Interrupt 52 unpend</span></div><div class="line"><a name="l08941"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a969b008d4476e4591419e934a6c59740"> 8941</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT53      0x00200000  // Interrupt 53 unpend</span></div><div class="line"><a name="l08942"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a65767bd2db08a66b013a9fd296c647a9"> 8942</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT54      0x00400000  // Interrupt 54 unpend</span></div><div class="line"><a name="l08943"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2f705af13e5ce856a0d198e778d1a157"> 8943</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT55      0x00800000  // Interrupt 55 unpend</span></div><div class="line"><a name="l08944"></a><span class="lineno"> 8944</span>&#160;</div><div class="line"><a name="l08945"></a><span class="lineno"> 8945</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08946"></a><span class="lineno"> 8946</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08947"></a><span class="lineno"> 8947</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND2 register.</span></div><div class="line"><a name="l08948"></a><span class="lineno"> 8948</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08949"></a><span class="lineno"> 8949</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08950"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0179dfe450acf373a5c8b1cf7ba861b0"> 8950</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND2_INT_M      0xFFFFFFFF  // Interrupt Clear Pending</span></div><div class="line"><a name="l08951"></a><span class="lineno"> 8951</span>&#160;</div><div class="line"><a name="l08952"></a><span class="lineno"> 8952</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08953"></a><span class="lineno"> 8953</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08954"></a><span class="lineno"> 8954</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND3 register.</span></div><div class="line"><a name="l08955"></a><span class="lineno"> 8955</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08956"></a><span class="lineno"> 8956</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08957"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7f4ca4d6e02e42516d50e349264271f9"> 8957</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND3_INT_M      0xFFFFFFFF  // Interrupt Clear Pending</span></div><div class="line"><a name="l08958"></a><span class="lineno"> 8958</span>&#160;</div><div class="line"><a name="l08959"></a><span class="lineno"> 8959</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08960"></a><span class="lineno"> 8960</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08961"></a><span class="lineno"> 8961</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND4 register.</span></div><div class="line"><a name="l08962"></a><span class="lineno"> 8962</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08963"></a><span class="lineno"> 8963</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08964"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad32ab5a14d242d85cccb24667929d9c8"> 8964</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND4_INT_M      0x000007FF  // Interrupt Clear Pending</span></div><div class="line"><a name="l08965"></a><span class="lineno"> 8965</span>&#160;</div><div class="line"><a name="l08966"></a><span class="lineno"> 8966</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08967"></a><span class="lineno"> 8967</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08968"></a><span class="lineno"> 8968</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE0 register.</span></div><div class="line"><a name="l08969"></a><span class="lineno"> 8969</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l08970"></a><span class="lineno"> 8970</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l08971"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af09093b82bcbf553ffb7adc83337e6b6"> 8971</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT_M      0xFFFFFFFF  // Interrupt Active</span></div><div class="line"><a name="l08972"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaf51b8e3880880e6bae86ce7043e6a74"> 8972</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT0       0x00000001  // Interrupt 0 active</span></div><div class="line"><a name="l08973"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0b8529f70a7c77a53093c23d5dce3e81"> 8973</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT1       0x00000002  // Interrupt 1 active</span></div><div class="line"><a name="l08974"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abee8a3d1756f1e2f6c52fae1a23f7167"> 8974</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT2       0x00000004  // Interrupt 2 active</span></div><div class="line"><a name="l08975"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0bda624e16c34d155577880a23e136d6"> 8975</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT3       0x00000008  // Interrupt 3 active</span></div><div class="line"><a name="l08976"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa9023a247d90962f3ac1f615e0040e91"> 8976</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT4       0x00000010  // Interrupt 4 active</span></div><div class="line"><a name="l08977"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5562136b697e1af17888aab88f7ec6db"> 8977</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT5       0x00000020  // Interrupt 5 active</span></div><div class="line"><a name="l08978"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0c28b6324613a3dce0f59a56d3705cb5"> 8978</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT6       0x00000040  // Interrupt 6 active</span></div><div class="line"><a name="l08979"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8967a924f4e390e902e7dc1bf4059a82"> 8979</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT7       0x00000080  // Interrupt 7 active</span></div><div class="line"><a name="l08980"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af377ec096713faa5cec65e2b299a3b1a"> 8980</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT8       0x00000100  // Interrupt 8 active</span></div><div class="line"><a name="l08981"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3708474653d8fef87c528d56b435754a"> 8981</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT9       0x00000200  // Interrupt 9 active</span></div><div class="line"><a name="l08982"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae4fea3cacdc18fde2e444cbc0d29de28"> 8982</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT10      0x00000400  // Interrupt 10 active</span></div><div class="line"><a name="l08983"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a69a13fb18d2eda725845bdbf1d4582ca"> 8983</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT11      0x00000800  // Interrupt 11 active</span></div><div class="line"><a name="l08984"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a064a7ad581b14b15947bbbcc256392b5"> 8984</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT12      0x00001000  // Interrupt 12 active</span></div><div class="line"><a name="l08985"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a523b4cbc18615c13e246b3a6737ec306"> 8985</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT13      0x00002000  // Interrupt 13 active</span></div><div class="line"><a name="l08986"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2eadbec9d3cf41d16ef8d4e40e8acef2"> 8986</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT14      0x00004000  // Interrupt 14 active</span></div><div class="line"><a name="l08987"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7a717df8608d4be05fe3b734c904cd3e"> 8987</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT15      0x00008000  // Interrupt 15 active</span></div><div class="line"><a name="l08988"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1800d64f5db8cb7ccc583f87244ff2df"> 8988</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT16      0x00010000  // Interrupt 16 active</span></div><div class="line"><a name="l08989"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8db1e2d47d78cd806dd49941d31fb7f6"> 8989</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT17      0x00020000  // Interrupt 17 active</span></div><div class="line"><a name="l08990"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0d668352f42b65c88fb755de7d4ddc69"> 8990</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT18      0x00040000  // Interrupt 18 active</span></div><div class="line"><a name="l08991"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3c76280a7e6c14d3fa5bfa7867f43c3b"> 8991</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT19      0x00080000  // Interrupt 19 active</span></div><div class="line"><a name="l08992"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a96b44191db14919fbe72e317f6916695"> 8992</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT20      0x00100000  // Interrupt 20 active</span></div><div class="line"><a name="l08993"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abd31482c79f416edab83bbb4705976a6"> 8993</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT21      0x00200000  // Interrupt 21 active</span></div><div class="line"><a name="l08994"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad30c551a15d417b6936d808e44a82764"> 8994</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT22      0x00400000  // Interrupt 22 active</span></div><div class="line"><a name="l08995"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a338c0ad61b2a7ce3604e8d656279bdf1"> 8995</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT23      0x00800000  // Interrupt 23 active</span></div><div class="line"><a name="l08996"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a233647a47dcca33df690be24821cd42b"> 8996</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT24      0x01000000  // Interrupt 24 active</span></div><div class="line"><a name="l08997"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad8c0587a6a445f3024ec853525265831"> 8997</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT25      0x02000000  // Interrupt 25 active</span></div><div class="line"><a name="l08998"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aacbdbfa584563e17addca84027f91366"> 8998</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT26      0x04000000  // Interrupt 26 active</span></div><div class="line"><a name="l08999"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8dbbb081cff72a31c6738dc30c294bed"> 8999</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT27      0x08000000  // Interrupt 27 active</span></div><div class="line"><a name="l09000"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adf83a98ed383a43c33f32fc5cab9598b"> 9000</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT28      0x10000000  // Interrupt 28 active</span></div><div class="line"><a name="l09001"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9dddab9ea426ccc00936b9784de0b9aa"> 9001</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT29      0x20000000  // Interrupt 29 active</span></div><div class="line"><a name="l09002"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1fe24a8791d02cde77cb32d5433b5733"> 9002</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT30      0x40000000  // Interrupt 30 active</span></div><div class="line"><a name="l09003"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aec106857be206a285088cd024fdeb3b9"> 9003</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT31      0x80000000  // Interrupt 31 active</span></div><div class="line"><a name="l09004"></a><span class="lineno"> 9004</span>&#160;</div><div class="line"><a name="l09005"></a><span class="lineno"> 9005</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09006"></a><span class="lineno"> 9006</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09007"></a><span class="lineno"> 9007</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE1 register.</span></div><div class="line"><a name="l09008"></a><span class="lineno"> 9008</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09009"></a><span class="lineno"> 9009</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09010"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad8c69a2641e7f8c9673df265774358a9"> 9010</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_INT_M      0xFFFFFFFF  // Interrupt Active</span></div><div class="line"><a name="l09011"></a><span class="lineno"> 9011</span>&#160;</div><div class="line"><a name="l09012"></a><span class="lineno"> 9012</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09013"></a><span class="lineno"> 9013</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09014"></a><span class="lineno"> 9014</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE2 register.</span></div><div class="line"><a name="l09015"></a><span class="lineno"> 9015</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09016"></a><span class="lineno"> 9016</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09017"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8cef5776f6a4f2023a920170626463d5"> 9017</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE2_INT_M      0xFFFFFFFF  // Interrupt Active</span></div><div class="line"><a name="l09018"></a><span class="lineno"> 9018</span>&#160;</div><div class="line"><a name="l09019"></a><span class="lineno"> 9019</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09020"></a><span class="lineno"> 9020</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09021"></a><span class="lineno"> 9021</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE3 register.</span></div><div class="line"><a name="l09022"></a><span class="lineno"> 9022</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09023"></a><span class="lineno"> 9023</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09024"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acfbd7438a3b2511ba36a23fe6da81471"> 9024</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE3_INT_M      0xFFFFFFFF  // Interrupt Active</span></div><div class="line"><a name="l09025"></a><span class="lineno"> 9025</span>&#160;</div><div class="line"><a name="l09026"></a><span class="lineno"> 9026</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09027"></a><span class="lineno"> 9027</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09028"></a><span class="lineno"> 9028</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE4 register.</span></div><div class="line"><a name="l09029"></a><span class="lineno"> 9029</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09030"></a><span class="lineno"> 9030</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09031"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adccc9ce469c608946cced936adc36383"> 9031</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE4_INT_M      0x000007FF  // Interrupt Active</span></div><div class="line"><a name="l09032"></a><span class="lineno"> 9032</span>&#160;</div><div class="line"><a name="l09033"></a><span class="lineno"> 9033</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09034"></a><span class="lineno"> 9034</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09035"></a><span class="lineno"> 9035</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI0 register.</span></div><div class="line"><a name="l09036"></a><span class="lineno"> 9036</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09037"></a><span class="lineno"> 9037</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09038"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8466b4896505f5a3739fbdbfa6a91736"> 9038</a></span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT3_M        0xE0000000  // Interrupt 3 Priority Mask</span></div><div class="line"><a name="l09039"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0b36df4fa760f59ab9ee78214ca417f6"> 9039</a></span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT2_M        0x00E00000  // Interrupt 2 Priority Mask</span></div><div class="line"><a name="l09040"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac6dcf4cb914e37d5cdeacbf2c33aa5b3"> 9040</a></span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT1_M        0x0000E000  // Interrupt 1 Priority Mask</span></div><div class="line"><a name="l09041"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeb223aa5e78ce87481aa302e4960991b"> 9041</a></span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT0_M        0x000000E0  // Interrupt 0 Priority Mask</span></div><div class="line"><a name="l09042"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a034cf668b94934f8a98f518b31d24a4e"> 9042</a></span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT3_S        29</span></div><div class="line"><a name="l09043"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad3e2f3fdcad83367cd4b7479f0d0bd19"> 9043</a></span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT2_S        21</span></div><div class="line"><a name="l09044"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad0b2f337ff415ff15c1748b4dc8d492b"> 9044</a></span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT1_S        13</span></div><div class="line"><a name="l09045"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a23301637d3f348074601b43fd34d96f4"> 9045</a></span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT0_S        5</span></div><div class="line"><a name="l09046"></a><span class="lineno"> 9046</span>&#160;</div><div class="line"><a name="l09047"></a><span class="lineno"> 9047</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09048"></a><span class="lineno"> 9048</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09049"></a><span class="lineno"> 9049</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI1 register.</span></div><div class="line"><a name="l09050"></a><span class="lineno"> 9050</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09051"></a><span class="lineno"> 9051</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09052"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa26a6ed061a9e2607d08089792517059"> 9052</a></span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT7_M        0xE0000000  // Interrupt 7 Priority Mask</span></div><div class="line"><a name="l09053"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1b88f004c9c4aec1b14335a40bfed973"> 9053</a></span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT6_M        0x00E00000  // Interrupt 6 Priority Mask</span></div><div class="line"><a name="l09054"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a16def09c64525a714d8de1a2fcd9885b"> 9054</a></span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT5_M        0x0000E000  // Interrupt 5 Priority Mask</span></div><div class="line"><a name="l09055"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa209d77076c4687b5bc138cf13e20c7c"> 9055</a></span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT4_M        0x000000E0  // Interrupt 4 Priority Mask</span></div><div class="line"><a name="l09056"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a689b2888a9fa6a14fb0cfe79f6f487f6"> 9056</a></span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT7_S        29</span></div><div class="line"><a name="l09057"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0d1cd02fd3f87c99f1317720d62d5699"> 9057</a></span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT6_S        21</span></div><div class="line"><a name="l09058"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af2438af5ab5b9f37a53ea1d48b5778e2"> 9058</a></span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT5_S        13</span></div><div class="line"><a name="l09059"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3da0f0f48c82e89babc6ff61ea65fe3a"> 9059</a></span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT4_S        5</span></div><div class="line"><a name="l09060"></a><span class="lineno"> 9060</span>&#160;</div><div class="line"><a name="l09061"></a><span class="lineno"> 9061</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09062"></a><span class="lineno"> 9062</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09063"></a><span class="lineno"> 9063</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI2 register.</span></div><div class="line"><a name="l09064"></a><span class="lineno"> 9064</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09065"></a><span class="lineno"> 9065</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09066"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af3010874f18446972187cb1dd29f5b9b"> 9066</a></span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT11_M       0xE0000000  // Interrupt 11 Priority Mask</span></div><div class="line"><a name="l09067"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab18ecca7b21ea619e5c9c02a91a87763"> 9067</a></span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT10_M       0x00E00000  // Interrupt 10 Priority Mask</span></div><div class="line"><a name="l09068"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5aa722815c4330f8bda5d38db5e3c244"> 9068</a></span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT9_M        0x0000E000  // Interrupt 9 Priority Mask</span></div><div class="line"><a name="l09069"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8000e0288c0c11340ba22755e6a1e049"> 9069</a></span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT8_M        0x000000E0  // Interrupt 8 Priority Mask</span></div><div class="line"><a name="l09070"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6251f82618d37a240fa75879eb8ef325"> 9070</a></span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT11_S       29</span></div><div class="line"><a name="l09071"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a70dac7f06886f479705b86c10542c8f2"> 9071</a></span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT10_S       21</span></div><div class="line"><a name="l09072"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a499c09d37c34ae949dfa1289d3efa722"> 9072</a></span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT9_S        13</span></div><div class="line"><a name="l09073"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8fb137b8a31bcbec0d2b4ae0fd7a5822"> 9073</a></span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT8_S        5</span></div><div class="line"><a name="l09074"></a><span class="lineno"> 9074</span>&#160;</div><div class="line"><a name="l09075"></a><span class="lineno"> 9075</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09076"></a><span class="lineno"> 9076</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09077"></a><span class="lineno"> 9077</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI3 register.</span></div><div class="line"><a name="l09078"></a><span class="lineno"> 9078</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09079"></a><span class="lineno"> 9079</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09080"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aae103697609027349515ef1d9842f160"> 9080</a></span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT15_M       0xE0000000  // Interrupt 15 Priority Mask</span></div><div class="line"><a name="l09081"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7fa72ed11f7dc437e81dd394629fbe14"> 9081</a></span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT14_M       0x00E00000  // Interrupt 14 Priority Mask</span></div><div class="line"><a name="l09082"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3839185444ec447cdd088de2a50caaad"> 9082</a></span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT13_M       0x0000E000  // Interrupt 13 Priority Mask</span></div><div class="line"><a name="l09083"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6189a2281187191a39f01891dd0e8a54"> 9083</a></span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT12_M       0x000000E0  // Interrupt 12 Priority Mask</span></div><div class="line"><a name="l09084"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6950fd8426b90d162f4931937b60ed60"> 9084</a></span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT15_S       29</span></div><div class="line"><a name="l09085"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ace8df69c60aa6634905c2ac7ec6aa6f9"> 9085</a></span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT14_S       21</span></div><div class="line"><a name="l09086"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad163a9c5c190bc39399c8829f7114db1"> 9086</a></span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT13_S       13</span></div><div class="line"><a name="l09087"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aba65741cbc30f8d6bc0be773ece9d3a4"> 9087</a></span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT12_S       5</span></div><div class="line"><a name="l09088"></a><span class="lineno"> 9088</span>&#160;</div><div class="line"><a name="l09089"></a><span class="lineno"> 9089</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09090"></a><span class="lineno"> 9090</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09091"></a><span class="lineno"> 9091</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI4 register.</span></div><div class="line"><a name="l09092"></a><span class="lineno"> 9092</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09093"></a><span class="lineno"> 9093</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09094"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1a822572d7d360d613719f25a5f8edd3"> 9094</a></span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT19_M       0xE0000000  // Interrupt 19 Priority Mask</span></div><div class="line"><a name="l09095"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a996ad14f0bc7fd9453efdcc44e268749"> 9095</a></span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT18_M       0x00E00000  // Interrupt 18 Priority Mask</span></div><div class="line"><a name="l09096"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab59ccf44d5dabecf57e262fc84eeb88b"> 9096</a></span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT17_M       0x0000E000  // Interrupt 17 Priority Mask</span></div><div class="line"><a name="l09097"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac91f9810103fc740647eac9e9c064ea5"> 9097</a></span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT16_M       0x000000E0  // Interrupt 16 Priority Mask</span></div><div class="line"><a name="l09098"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab8693e825b53e319b7b3215bf10de7ec"> 9098</a></span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT19_S       29</span></div><div class="line"><a name="l09099"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa72c2b861b4d8a1dd03f2c9e33b1b119"> 9099</a></span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT18_S       21</span></div><div class="line"><a name="l09100"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af52d01568aad6aab128b957343828e74"> 9100</a></span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT17_S       13</span></div><div class="line"><a name="l09101"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af820c9ffdb950781bcfb79dca3df2430"> 9101</a></span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT16_S       5</span></div><div class="line"><a name="l09102"></a><span class="lineno"> 9102</span>&#160;</div><div class="line"><a name="l09103"></a><span class="lineno"> 9103</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09104"></a><span class="lineno"> 9104</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09105"></a><span class="lineno"> 9105</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI5 register.</span></div><div class="line"><a name="l09106"></a><span class="lineno"> 9106</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09107"></a><span class="lineno"> 9107</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09108"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad5d783e3732a43c9a861602273cee6e5"> 9108</a></span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT23_M       0xE0000000  // Interrupt 23 Priority Mask</span></div><div class="line"><a name="l09109"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6f5161d63a57432c48eee0b92575b5d9"> 9109</a></span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT22_M       0x00E00000  // Interrupt 22 Priority Mask</span></div><div class="line"><a name="l09110"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acf3d85605fd3f6afaaae4c345b53f5df"> 9110</a></span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT21_M       0x0000E000  // Interrupt 21 Priority Mask</span></div><div class="line"><a name="l09111"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a83468a8ffca811993551f43a4c82af0f"> 9111</a></span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT20_M       0x000000E0  // Interrupt 20 Priority Mask</span></div><div class="line"><a name="l09112"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a69a738033b0ffb62b9925c6af6f5d8e0"> 9112</a></span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT23_S       29</span></div><div class="line"><a name="l09113"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3cbb1134fb7df3ad88ed2440344cdd00"> 9113</a></span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT22_S       21</span></div><div class="line"><a name="l09114"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9ca7f3802f9f684987e6b1f6637a4269"> 9114</a></span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT21_S       13</span></div><div class="line"><a name="l09115"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a55aa271d719398a0d42fcff2cf68ceab"> 9115</a></span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT20_S       5</span></div><div class="line"><a name="l09116"></a><span class="lineno"> 9116</span>&#160;</div><div class="line"><a name="l09117"></a><span class="lineno"> 9117</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09118"></a><span class="lineno"> 9118</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09119"></a><span class="lineno"> 9119</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI6 register.</span></div><div class="line"><a name="l09120"></a><span class="lineno"> 9120</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09121"></a><span class="lineno"> 9121</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09122"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1db9bf4834f5e2593a8aca5bb33bc10c"> 9122</a></span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT27_M       0xE0000000  // Interrupt 27 Priority Mask</span></div><div class="line"><a name="l09123"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5bd57e38550f71f725b1e606963e23f7"> 9123</a></span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT26_M       0x00E00000  // Interrupt 26 Priority Mask</span></div><div class="line"><a name="l09124"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2d4c7e5a93a4031fac72ab7844b4671d"> 9124</a></span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT25_M       0x0000E000  // Interrupt 25 Priority Mask</span></div><div class="line"><a name="l09125"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae78a3fe07174d2b86bff495429797e66"> 9125</a></span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT24_M       0x000000E0  // Interrupt 24 Priority Mask</span></div><div class="line"><a name="l09126"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a44b20008d368f9236ac7689e8d3eb5eb"> 9126</a></span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT27_S       29</span></div><div class="line"><a name="l09127"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9db1528737b961a94d841fc26f8bbe9e"> 9127</a></span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT26_S       21</span></div><div class="line"><a name="l09128"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a85b268747cde5af52175bd597b56ad24"> 9128</a></span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT25_S       13</span></div><div class="line"><a name="l09129"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae2dcbdcd865d09d36a25b01ea88d7371"> 9129</a></span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT24_S       5</span></div><div class="line"><a name="l09130"></a><span class="lineno"> 9130</span>&#160;</div><div class="line"><a name="l09131"></a><span class="lineno"> 9131</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09132"></a><span class="lineno"> 9132</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09133"></a><span class="lineno"> 9133</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI7 register.</span></div><div class="line"><a name="l09134"></a><span class="lineno"> 9134</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09135"></a><span class="lineno"> 9135</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09136"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ace80ea8eb44638a7a4a71b82c758785d"> 9136</a></span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT31_M       0xE0000000  // Interrupt 31 Priority Mask</span></div><div class="line"><a name="l09137"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0133a17e8ce8528fdeff34de6d94817f"> 9137</a></span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT30_M       0x00E00000  // Interrupt 30 Priority Mask</span></div><div class="line"><a name="l09138"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7cce2327e61ec1a982f734eec7cfd5d1"> 9138</a></span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT29_M       0x0000E000  // Interrupt 29 Priority Mask</span></div><div class="line"><a name="l09139"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a814ff3a2fce8d685e0139fe0f5562d72"> 9139</a></span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT28_M       0x000000E0  // Interrupt 28 Priority Mask</span></div><div class="line"><a name="l09140"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab3072a07f9934fe505c95a10b8cf2682"> 9140</a></span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT31_S       29</span></div><div class="line"><a name="l09141"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af4f22774f2d187efd3de0ae2365be962"> 9141</a></span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT30_S       21</span></div><div class="line"><a name="l09142"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2a40aaba0fa456ab3192787e66e8a9af"> 9142</a></span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT29_S       13</span></div><div class="line"><a name="l09143"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9809bb67d2e489e11272dffdb4a4e0db"> 9143</a></span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT28_S       5</span></div><div class="line"><a name="l09144"></a><span class="lineno"> 9144</span>&#160;</div><div class="line"><a name="l09145"></a><span class="lineno"> 9145</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09146"></a><span class="lineno"> 9146</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09147"></a><span class="lineno"> 9147</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI8 register.</span></div><div class="line"><a name="l09148"></a><span class="lineno"> 9148</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09149"></a><span class="lineno"> 9149</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09150"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af5b16f46cc8facf3e0818210a2fd54fb"> 9150</a></span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT35_M       0xE0000000  // Interrupt 35 Priority Mask</span></div><div class="line"><a name="l09151"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2c761b32588fc33732dfb0eafbe2d13e"> 9151</a></span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT34_M       0x00E00000  // Interrupt 34 Priority Mask</span></div><div class="line"><a name="l09152"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae2a1527ade77f00ffc9768cc1e07d7bf"> 9152</a></span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT33_M       0x0000E000  // Interrupt 33 Priority Mask</span></div><div class="line"><a name="l09153"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3b8aa42fe4be1f5770a28a1d62cbb9e3"> 9153</a></span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT32_M       0x000000E0  // Interrupt 32 Priority Mask</span></div><div class="line"><a name="l09154"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1605a37283cf69e19eb673caac04924d"> 9154</a></span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT35_S       29</span></div><div class="line"><a name="l09155"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a21aaa94a1e46175bf67af7fa47d78102"> 9155</a></span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT34_S       21</span></div><div class="line"><a name="l09156"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a772612a2cb406c0774cbd00a5b8629d5"> 9156</a></span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT33_S       13</span></div><div class="line"><a name="l09157"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa045100dc06bca9dc5ad8f038018fa8f"> 9157</a></span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT32_S       5</span></div><div class="line"><a name="l09158"></a><span class="lineno"> 9158</span>&#160;</div><div class="line"><a name="l09159"></a><span class="lineno"> 9159</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09160"></a><span class="lineno"> 9160</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09161"></a><span class="lineno"> 9161</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI9 register.</span></div><div class="line"><a name="l09162"></a><span class="lineno"> 9162</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09163"></a><span class="lineno"> 9163</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09164"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adf3bf0895ed6a29e5219f0bdbdaa6495"> 9164</a></span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT39_M       0xE0000000  // Interrupt 39 Priority Mask</span></div><div class="line"><a name="l09165"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a89dff4ccb8cafd047be31e5f423139c5"> 9165</a></span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT38_M       0x00E00000  // Interrupt 38 Priority Mask</span></div><div class="line"><a name="l09166"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a94f64621445f8ccfdbdf4472d766d1de"> 9166</a></span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT37_M       0x0000E000  // Interrupt 37 Priority Mask</span></div><div class="line"><a name="l09167"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a72cfd1581c6d671d91128f1e928a4fdb"> 9167</a></span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT36_M       0x000000E0  // Interrupt 36 Priority Mask</span></div><div class="line"><a name="l09168"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab8fdd1eb98380214abb8385d6c13eb1f"> 9168</a></span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT39_S       29</span></div><div class="line"><a name="l09169"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa41eb929a7096ade583f5c3a9fd155fa"> 9169</a></span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT38_S       21</span></div><div class="line"><a name="l09170"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7cc59a0d4600c4e5a98fc72cb47e90de"> 9170</a></span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT37_S       13</span></div><div class="line"><a name="l09171"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab13e4613bf1aab9547b674ff022bb938"> 9171</a></span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT36_S       5</span></div><div class="line"><a name="l09172"></a><span class="lineno"> 9172</span>&#160;</div><div class="line"><a name="l09173"></a><span class="lineno"> 9173</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09174"></a><span class="lineno"> 9174</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09175"></a><span class="lineno"> 9175</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI10 register.</span></div><div class="line"><a name="l09176"></a><span class="lineno"> 9176</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09177"></a><span class="lineno"> 9177</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09178"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a70279393b256510b8c8beed7d209af64"> 9178</a></span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT43_M      0xE0000000  // Interrupt 43 Priority Mask</span></div><div class="line"><a name="l09179"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afe16f2a9292d83a079b1787aaab7358f"> 9179</a></span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT42_M      0x00E00000  // Interrupt 42 Priority Mask</span></div><div class="line"><a name="l09180"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6abc5f3f43f6bf70721cf9eca3174cf8"> 9180</a></span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT41_M      0x0000E000  // Interrupt 41 Priority Mask</span></div><div class="line"><a name="l09181"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adb04f8d241169ae1bc06eeacaa1617a5"> 9181</a></span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT40_M      0x000000E0  // Interrupt 40 Priority Mask</span></div><div class="line"><a name="l09182"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad24a8949ccaa0a2d23140d63e3ad1148"> 9182</a></span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT43_S      29</span></div><div class="line"><a name="l09183"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8a0494dd5c35c410e5d813435f0073a0"> 9183</a></span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT42_S      21</span></div><div class="line"><a name="l09184"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af036b7a8023692d618ff7fc8c15ff14a"> 9184</a></span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT41_S      13</span></div><div class="line"><a name="l09185"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ade7bdcbd333fe7c440c3322cd2e7ff5f"> 9185</a></span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT40_S      5</span></div><div class="line"><a name="l09186"></a><span class="lineno"> 9186</span>&#160;</div><div class="line"><a name="l09187"></a><span class="lineno"> 9187</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09188"></a><span class="lineno"> 9188</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09189"></a><span class="lineno"> 9189</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI11 register.</span></div><div class="line"><a name="l09190"></a><span class="lineno"> 9190</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09191"></a><span class="lineno"> 9191</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09192"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae45785e78d28753bf9f65831d8a38346"> 9192</a></span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT47_M      0xE0000000  // Interrupt 47 Priority Mask</span></div><div class="line"><a name="l09193"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a757abf8d6ac5805f9b503aff37fc9ce2"> 9193</a></span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT46_M      0x00E00000  // Interrupt 46 Priority Mask</span></div><div class="line"><a name="l09194"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acd3a25bfa4e96c5db8ee3ef5bf1e6604"> 9194</a></span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT45_M      0x0000E000  // Interrupt 45 Priority Mask</span></div><div class="line"><a name="l09195"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a572fe6013742eb251e302d90b8874ce6"> 9195</a></span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT44_M      0x000000E0  // Interrupt 44 Priority Mask</span></div><div class="line"><a name="l09196"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a677b5533e47d124bdd294fa51a61867a"> 9196</a></span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT47_S      29</span></div><div class="line"><a name="l09197"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6542bc63b13395598ccfa57028a062f1"> 9197</a></span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT46_S      21</span></div><div class="line"><a name="l09198"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7956749deb9a33a9d52a8a31e4a8f437"> 9198</a></span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT45_S      13</span></div><div class="line"><a name="l09199"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa714fc7841216322fbf35bca95306a80"> 9199</a></span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT44_S      5</span></div><div class="line"><a name="l09200"></a><span class="lineno"> 9200</span>&#160;</div><div class="line"><a name="l09201"></a><span class="lineno"> 9201</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09202"></a><span class="lineno"> 9202</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09203"></a><span class="lineno"> 9203</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI12 register.</span></div><div class="line"><a name="l09204"></a><span class="lineno"> 9204</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09205"></a><span class="lineno"> 9205</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09206"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2d665574fc39eea957b14ba60d08d708"> 9206</a></span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT51_M      0xE0000000  // Interrupt 51 Priority Mask</span></div><div class="line"><a name="l09207"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa1cb3d3e26ca31dc320b79e13879ebea"> 9207</a></span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT50_M      0x00E00000  // Interrupt 50 Priority Mask</span></div><div class="line"><a name="l09208"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4a1091a2ea72fc1f52218da941e71dac"> 9208</a></span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT49_M      0x0000E000  // Interrupt 49 Priority Mask</span></div><div class="line"><a name="l09209"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a42648801e22173eaf2155f3338d7872c"> 9209</a></span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT48_M      0x000000E0  // Interrupt 48 Priority Mask</span></div><div class="line"><a name="l09210"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a131fb0b29ec2d56d4fd475be6a781ed8"> 9210</a></span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT51_S      29</span></div><div class="line"><a name="l09211"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afac497b3fa3deb06e692b7f9d8f3e366"> 9211</a></span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT50_S      21</span></div><div class="line"><a name="l09212"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a37e28ef071088c11ed1c7c46afaae8f1"> 9212</a></span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT49_S      13</span></div><div class="line"><a name="l09213"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa7e55db2ec6a444caa3ee037c86d023d"> 9213</a></span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT48_S      5</span></div><div class="line"><a name="l09214"></a><span class="lineno"> 9214</span>&#160;</div><div class="line"><a name="l09215"></a><span class="lineno"> 9215</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09216"></a><span class="lineno"> 9216</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09217"></a><span class="lineno"> 9217</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI13 register.</span></div><div class="line"><a name="l09218"></a><span class="lineno"> 9218</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09219"></a><span class="lineno"> 9219</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09220"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a760256d40f32e13ae43a43c2bfec570e"> 9220</a></span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT55_M      0xE0000000  // Interrupt 55 Priority Mask</span></div><div class="line"><a name="l09221"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a320ee17403ece54d2e3f93e2ae81b298"> 9221</a></span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT54_M      0x00E00000  // Interrupt 54 Priority Mask</span></div><div class="line"><a name="l09222"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afc3066813c49009ee4c6cd10d08b208e"> 9222</a></span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT53_M      0x0000E000  // Interrupt 53 Priority Mask</span></div><div class="line"><a name="l09223"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac0e72cd588c4d77cdad091bd0d98995d"> 9223</a></span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT52_M      0x000000E0  // Interrupt 52 Priority Mask</span></div><div class="line"><a name="l09224"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa314d474fd7c7e7eaaf81de1d54f9765"> 9224</a></span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT55_S      29</span></div><div class="line"><a name="l09225"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3feacfe0c9249ea2704419f96cc32ca3"> 9225</a></span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT54_S      21</span></div><div class="line"><a name="l09226"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a890c85219671cba0431c1b69479ed928"> 9226</a></span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT53_S      13</span></div><div class="line"><a name="l09227"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5ac10e2883206a03913f305c35ef616c"> 9227</a></span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT52_S      5</span></div><div class="line"><a name="l09228"></a><span class="lineno"> 9228</span>&#160;</div><div class="line"><a name="l09229"></a><span class="lineno"> 9229</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09230"></a><span class="lineno"> 9230</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09231"></a><span class="lineno"> 9231</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI14 register.</span></div><div class="line"><a name="l09232"></a><span class="lineno"> 9232</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09233"></a><span class="lineno"> 9233</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09234"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acd958d2ba3f69680b61d6eb8764f140d"> 9234</a></span>&#160;<span class="preprocessor">#define NVIC_PRI14_INTD_M       0xE0000000  // Interrupt 59 Priority Mask</span></div><div class="line"><a name="l09235"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3868d9a0066cdc5b8c8c0f073ce7fc3d"> 9235</a></span>&#160;<span class="preprocessor">#define NVIC_PRI14_INTC_M       0x00E00000  // Interrupt 58 Priority Mask</span></div><div class="line"><a name="l09236"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6f0e2e29939130e3e33db03fd7df7240"> 9236</a></span>&#160;<span class="preprocessor">#define NVIC_PRI14_INTB_M       0x0000E000  // Interrupt 57 Priority Mask</span></div><div class="line"><a name="l09237"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afa6c60045975a676e80b8505599d1ebb"> 9237</a></span>&#160;<span class="preprocessor">#define NVIC_PRI14_INTA_M       0x000000E0  // Interrupt 56 Priority Mask</span></div><div class="line"><a name="l09238"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9342d5d926f00f0da63c21016a4c4752"> 9238</a></span>&#160;<span class="preprocessor">#define NVIC_PRI14_INTD_S       29</span></div><div class="line"><a name="l09239"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a59d306f4895b48114bd368f87fb58952"> 9239</a></span>&#160;<span class="preprocessor">#define NVIC_PRI14_INTC_S       21</span></div><div class="line"><a name="l09240"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4f2e780b70e4824afc42d8532dcb4dd6"> 9240</a></span>&#160;<span class="preprocessor">#define NVIC_PRI14_INTB_S       13</span></div><div class="line"><a name="l09241"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad87c66822c6da3dab859ba5b1c37007e"> 9241</a></span>&#160;<span class="preprocessor">#define NVIC_PRI14_INTA_S       5</span></div><div class="line"><a name="l09242"></a><span class="lineno"> 9242</span>&#160;</div><div class="line"><a name="l09243"></a><span class="lineno"> 9243</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09244"></a><span class="lineno"> 9244</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09245"></a><span class="lineno"> 9245</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI15 register.</span></div><div class="line"><a name="l09246"></a><span class="lineno"> 9246</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09247"></a><span class="lineno"> 9247</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09248"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9f5083995382fae62c7c1573e89a461e"> 9248</a></span>&#160;<span class="preprocessor">#define NVIC_PRI15_INTD_M       0xE0000000  // Interrupt 63 Priority Mask</span></div><div class="line"><a name="l09249"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae7980e293ea5232d0a7593e84a15364f"> 9249</a></span>&#160;<span class="preprocessor">#define NVIC_PRI15_INTC_M       0x00E00000  // Interrupt 62 Priority Mask</span></div><div class="line"><a name="l09250"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8f39443478003ebcf637d5efc9e5d771"> 9250</a></span>&#160;<span class="preprocessor">#define NVIC_PRI15_INTB_M       0x0000E000  // Interrupt 61 Priority Mask</span></div><div class="line"><a name="l09251"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a76bb2fb8dcfa3265e8c059bfe9ee4d9c"> 9251</a></span>&#160;<span class="preprocessor">#define NVIC_PRI15_INTA_M       0x000000E0  // Interrupt 60 Priority Mask</span></div><div class="line"><a name="l09252"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af29f9bd18ab88fc1dc97c4abb449b2ee"> 9252</a></span>&#160;<span class="preprocessor">#define NVIC_PRI15_INTD_S       29</span></div><div class="line"><a name="l09253"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afcf5d45f3cb3f6fd5279be62bdab6d2a"> 9253</a></span>&#160;<span class="preprocessor">#define NVIC_PRI15_INTC_S       21</span></div><div class="line"><a name="l09254"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeb6743cd6e5c465a9a2e55b646a353e2"> 9254</a></span>&#160;<span class="preprocessor">#define NVIC_PRI15_INTB_S       13</span></div><div class="line"><a name="l09255"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1066a35c44a223bd768987fc727998a8"> 9255</a></span>&#160;<span class="preprocessor">#define NVIC_PRI15_INTA_S       5</span></div><div class="line"><a name="l09256"></a><span class="lineno"> 9256</span>&#160;</div><div class="line"><a name="l09257"></a><span class="lineno"> 9257</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09258"></a><span class="lineno"> 9258</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09259"></a><span class="lineno"> 9259</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI16 register.</span></div><div class="line"><a name="l09260"></a><span class="lineno"> 9260</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09261"></a><span class="lineno"> 9261</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09262"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad73d7674aff841a8bf53cb216e22370d"> 9262</a></span>&#160;<span class="preprocessor">#define NVIC_PRI16_INTD_M       0xE0000000  // Interrupt 67 Priority Mask</span></div><div class="line"><a name="l09263"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3618a8f9a5952dc0a720fc84ca3c553a"> 9263</a></span>&#160;<span class="preprocessor">#define NVIC_PRI16_INTC_M       0x00E00000  // Interrupt 66 Priority Mask</span></div><div class="line"><a name="l09264"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aee6bc4f792b2e59f724142b183f20e3c"> 9264</a></span>&#160;<span class="preprocessor">#define NVIC_PRI16_INTB_M       0x0000E000  // Interrupt 65 Priority Mask</span></div><div class="line"><a name="l09265"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aec50a66bf7cac70d83edeb7f908e274d"> 9265</a></span>&#160;<span class="preprocessor">#define NVIC_PRI16_INTA_M       0x000000E0  // Interrupt 64 Priority Mask</span></div><div class="line"><a name="l09266"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3b216488569e7962758176ba5088745d"> 9266</a></span>&#160;<span class="preprocessor">#define NVIC_PRI16_INTD_S       29</span></div><div class="line"><a name="l09267"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a34dc31d51d62c102d05a11732d74323d"> 9267</a></span>&#160;<span class="preprocessor">#define NVIC_PRI16_INTC_S       21</span></div><div class="line"><a name="l09268"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae308de8d08e2391b2c80bb98091a1b88"> 9268</a></span>&#160;<span class="preprocessor">#define NVIC_PRI16_INTB_S       13</span></div><div class="line"><a name="l09269"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5361298bee17754c7fd150031430c189"> 9269</a></span>&#160;<span class="preprocessor">#define NVIC_PRI16_INTA_S       5</span></div><div class="line"><a name="l09270"></a><span class="lineno"> 9270</span>&#160;</div><div class="line"><a name="l09271"></a><span class="lineno"> 9271</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09272"></a><span class="lineno"> 9272</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09273"></a><span class="lineno"> 9273</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI17 register.</span></div><div class="line"><a name="l09274"></a><span class="lineno"> 9274</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09275"></a><span class="lineno"> 9275</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09276"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aad30481d22eed3603f6d347acb9734bb"> 9276</a></span>&#160;<span class="preprocessor">#define NVIC_PRI17_INTD_M       0xE0000000  // Interrupt 71 Priority Mask</span></div><div class="line"><a name="l09277"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3f716cbd2262873f049531937a58837e"> 9277</a></span>&#160;<span class="preprocessor">#define NVIC_PRI17_INTC_M       0x00E00000  // Interrupt 70 Priority Mask</span></div><div class="line"><a name="l09278"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1e83d99adb79a574454f78fbbf230af2"> 9278</a></span>&#160;<span class="preprocessor">#define NVIC_PRI17_INTB_M       0x0000E000  // Interrupt 69 Priority Mask</span></div><div class="line"><a name="l09279"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae1f8c76af2e9ef0139b3436ca9e74a90"> 9279</a></span>&#160;<span class="preprocessor">#define NVIC_PRI17_INTA_M       0x000000E0  // Interrupt 68 Priority Mask</span></div><div class="line"><a name="l09280"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4380a8617f4d47cc728c753fd400c2c8"> 9280</a></span>&#160;<span class="preprocessor">#define NVIC_PRI17_INTD_S       29</span></div><div class="line"><a name="l09281"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8671834456dd5d67119ff964ca8c9e4e"> 9281</a></span>&#160;<span class="preprocessor">#define NVIC_PRI17_INTC_S       21</span></div><div class="line"><a name="l09282"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4f4953db1d008d03bdf53f2f360b638c"> 9282</a></span>&#160;<span class="preprocessor">#define NVIC_PRI17_INTB_S       13</span></div><div class="line"><a name="l09283"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4c80b8645c6865c39d71dc732d93c058"> 9283</a></span>&#160;<span class="preprocessor">#define NVIC_PRI17_INTA_S       5</span></div><div class="line"><a name="l09284"></a><span class="lineno"> 9284</span>&#160;</div><div class="line"><a name="l09285"></a><span class="lineno"> 9285</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09286"></a><span class="lineno"> 9286</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09287"></a><span class="lineno"> 9287</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI18 register.</span></div><div class="line"><a name="l09288"></a><span class="lineno"> 9288</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09289"></a><span class="lineno"> 9289</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09290"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9f2015e54a0c47ec076c660eeee4457c"> 9290</a></span>&#160;<span class="preprocessor">#define NVIC_PRI18_INTD_M       0xE0000000  // Interrupt 75 Priority Mask</span></div><div class="line"><a name="l09291"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae03012740554ef7aaf9e0935737db859"> 9291</a></span>&#160;<span class="preprocessor">#define NVIC_PRI18_INTC_M       0x00E00000  // Interrupt 74 Priority Mask</span></div><div class="line"><a name="l09292"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae3647f766009ebdb159c7b40a8c3759a"> 9292</a></span>&#160;<span class="preprocessor">#define NVIC_PRI18_INTB_M       0x0000E000  // Interrupt 73 Priority Mask</span></div><div class="line"><a name="l09293"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8bb748ae3851ff812e16292c47269e30"> 9293</a></span>&#160;<span class="preprocessor">#define NVIC_PRI18_INTA_M       0x000000E0  // Interrupt 72 Priority Mask</span></div><div class="line"><a name="l09294"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adffd77bb5537ab80674322c797ec56f2"> 9294</a></span>&#160;<span class="preprocessor">#define NVIC_PRI18_INTD_S       29</span></div><div class="line"><a name="l09295"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a667b206fa9e4de47173dd385ed4a3a3d"> 9295</a></span>&#160;<span class="preprocessor">#define NVIC_PRI18_INTC_S       21</span></div><div class="line"><a name="l09296"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a98362301f4df0d98d668f4e72009f43b"> 9296</a></span>&#160;<span class="preprocessor">#define NVIC_PRI18_INTB_S       13</span></div><div class="line"><a name="l09297"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5a9b9d6e5f8e6fda8c756ac9554b9935"> 9297</a></span>&#160;<span class="preprocessor">#define NVIC_PRI18_INTA_S       5</span></div><div class="line"><a name="l09298"></a><span class="lineno"> 9298</span>&#160;</div><div class="line"><a name="l09299"></a><span class="lineno"> 9299</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09300"></a><span class="lineno"> 9300</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09301"></a><span class="lineno"> 9301</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI19 register.</span></div><div class="line"><a name="l09302"></a><span class="lineno"> 9302</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09303"></a><span class="lineno"> 9303</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09304"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0b4fc25e1560348ffbff5920b7700fba"> 9304</a></span>&#160;<span class="preprocessor">#define NVIC_PRI19_INTD_M       0xE0000000  // Interrupt 79 Priority Mask</span></div><div class="line"><a name="l09305"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a62f583199d70f96278f5057b09c4fd03"> 9305</a></span>&#160;<span class="preprocessor">#define NVIC_PRI19_INTC_M       0x00E00000  // Interrupt 78 Priority Mask</span></div><div class="line"><a name="l09306"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa44a2a0bc79ffd77341dfce25339bc17"> 9306</a></span>&#160;<span class="preprocessor">#define NVIC_PRI19_INTB_M       0x0000E000  // Interrupt 77 Priority Mask</span></div><div class="line"><a name="l09307"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4e6506a91bd2befb5bc3c1f4d31375e5"> 9307</a></span>&#160;<span class="preprocessor">#define NVIC_PRI19_INTA_M       0x000000E0  // Interrupt 76 Priority Mask</span></div><div class="line"><a name="l09308"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af9055c3758285ddee80d5e3c35ead07e"> 9308</a></span>&#160;<span class="preprocessor">#define NVIC_PRI19_INTD_S       29</span></div><div class="line"><a name="l09309"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a20b5dc2f12cffe189253e13352a335dc"> 9309</a></span>&#160;<span class="preprocessor">#define NVIC_PRI19_INTC_S       21</span></div><div class="line"><a name="l09310"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#add723b330152ac93af213592d63be611"> 9310</a></span>&#160;<span class="preprocessor">#define NVIC_PRI19_INTB_S       13</span></div><div class="line"><a name="l09311"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3bddf46f191f036f1a8972620b36552a"> 9311</a></span>&#160;<span class="preprocessor">#define NVIC_PRI19_INTA_S       5</span></div><div class="line"><a name="l09312"></a><span class="lineno"> 9312</span>&#160;</div><div class="line"><a name="l09313"></a><span class="lineno"> 9313</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09314"></a><span class="lineno"> 9314</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09315"></a><span class="lineno"> 9315</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI20 register.</span></div><div class="line"><a name="l09316"></a><span class="lineno"> 9316</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09317"></a><span class="lineno"> 9317</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09318"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afe80941682582426e4318ce631d0d642"> 9318</a></span>&#160;<span class="preprocessor">#define NVIC_PRI20_INTD_M       0xE0000000  // Interrupt 83 Priority Mask</span></div><div class="line"><a name="l09319"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a61e4adf8583d439f4b76fbee0f96e0c3"> 9319</a></span>&#160;<span class="preprocessor">#define NVIC_PRI20_INTC_M       0x00E00000  // Interrupt 82 Priority Mask</span></div><div class="line"><a name="l09320"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af9ce62a639183cc3c3bce8d751a6b4da"> 9320</a></span>&#160;<span class="preprocessor">#define NVIC_PRI20_INTB_M       0x0000E000  // Interrupt 81 Priority Mask</span></div><div class="line"><a name="l09321"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a561405e49ebea5731d7846b37f978c49"> 9321</a></span>&#160;<span class="preprocessor">#define NVIC_PRI20_INTA_M       0x000000E0  // Interrupt 80 Priority Mask</span></div><div class="line"><a name="l09322"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aed895fdc17a5a1d36721fb29ff178ee1"> 9322</a></span>&#160;<span class="preprocessor">#define NVIC_PRI20_INTD_S       29</span></div><div class="line"><a name="l09323"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a197041980cae4760d18ea4e6832e826d"> 9323</a></span>&#160;<span class="preprocessor">#define NVIC_PRI20_INTC_S       21</span></div><div class="line"><a name="l09324"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8b320760b219f162cc753559ce54e91d"> 9324</a></span>&#160;<span class="preprocessor">#define NVIC_PRI20_INTB_S       13</span></div><div class="line"><a name="l09325"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac2bda09e2356ef2e282440cc109c9f37"> 9325</a></span>&#160;<span class="preprocessor">#define NVIC_PRI20_INTA_S       5</span></div><div class="line"><a name="l09326"></a><span class="lineno"> 9326</span>&#160;</div><div class="line"><a name="l09327"></a><span class="lineno"> 9327</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09328"></a><span class="lineno"> 9328</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09329"></a><span class="lineno"> 9329</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI21 register.</span></div><div class="line"><a name="l09330"></a><span class="lineno"> 9330</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09331"></a><span class="lineno"> 9331</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09332"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a69422fc0369cce473c53666499a87b3c"> 9332</a></span>&#160;<span class="preprocessor">#define NVIC_PRI21_INTD_M       0xE0000000  // Interrupt 87 Priority Mask</span></div><div class="line"><a name="l09333"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7eaa60956efc66ea8d3ee96f866c0735"> 9333</a></span>&#160;<span class="preprocessor">#define NVIC_PRI21_INTC_M       0x00E00000  // Interrupt 86 Priority Mask</span></div><div class="line"><a name="l09334"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a06ac6514e6b1569620e3f632b8c9a48f"> 9334</a></span>&#160;<span class="preprocessor">#define NVIC_PRI21_INTB_M       0x0000E000  // Interrupt 85 Priority Mask</span></div><div class="line"><a name="l09335"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a650ca24d4623b0713ddd53cb18b5c745"> 9335</a></span>&#160;<span class="preprocessor">#define NVIC_PRI21_INTA_M       0x000000E0  // Interrupt 84 Priority Mask</span></div><div class="line"><a name="l09336"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac12ba21235df5c1bfe099e70bb65f99c"> 9336</a></span>&#160;<span class="preprocessor">#define NVIC_PRI21_INTD_S       29</span></div><div class="line"><a name="l09337"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac4b708d38ea65f087ac54fd03a9c3c7f"> 9337</a></span>&#160;<span class="preprocessor">#define NVIC_PRI21_INTC_S       21</span></div><div class="line"><a name="l09338"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a90979b8dea5ae1b799fb5e1b60525a79"> 9338</a></span>&#160;<span class="preprocessor">#define NVIC_PRI21_INTB_S       13</span></div><div class="line"><a name="l09339"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a15ce48be101f1b3b785000e3f380d33d"> 9339</a></span>&#160;<span class="preprocessor">#define NVIC_PRI21_INTA_S       5</span></div><div class="line"><a name="l09340"></a><span class="lineno"> 9340</span>&#160;</div><div class="line"><a name="l09341"></a><span class="lineno"> 9341</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09342"></a><span class="lineno"> 9342</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09343"></a><span class="lineno"> 9343</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI22 register.</span></div><div class="line"><a name="l09344"></a><span class="lineno"> 9344</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09345"></a><span class="lineno"> 9345</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09346"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8dcfae244656c51e024e1f951cb6e962"> 9346</a></span>&#160;<span class="preprocessor">#define NVIC_PRI22_INTD_M       0xE0000000  // Interrupt 91 Priority Mask</span></div><div class="line"><a name="l09347"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a17afc501a9459dfc73def38d67321ed1"> 9347</a></span>&#160;<span class="preprocessor">#define NVIC_PRI22_INTC_M       0x00E00000  // Interrupt 90 Priority Mask</span></div><div class="line"><a name="l09348"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a50cee2d33495a09e4ae9dfdbfe420db7"> 9348</a></span>&#160;<span class="preprocessor">#define NVIC_PRI22_INTB_M       0x0000E000  // Interrupt 89 Priority Mask</span></div><div class="line"><a name="l09349"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad74fdf6dcf8f5c94c96f237093aae641"> 9349</a></span>&#160;<span class="preprocessor">#define NVIC_PRI22_INTA_M       0x000000E0  // Interrupt 88 Priority Mask</span></div><div class="line"><a name="l09350"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a47267213fd62ec6785d1fe46f30bcb2b"> 9350</a></span>&#160;<span class="preprocessor">#define NVIC_PRI22_INTD_S       29</span></div><div class="line"><a name="l09351"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a84cf658eccf7ca02cd25019cbfb47dcf"> 9351</a></span>&#160;<span class="preprocessor">#define NVIC_PRI22_INTC_S       21</span></div><div class="line"><a name="l09352"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a79ab39ec118aefa43509b0178f797d0e"> 9352</a></span>&#160;<span class="preprocessor">#define NVIC_PRI22_INTB_S       13</span></div><div class="line"><a name="l09353"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a07a6cfa7727bc3ca3839559e2c9aafd5"> 9353</a></span>&#160;<span class="preprocessor">#define NVIC_PRI22_INTA_S       5</span></div><div class="line"><a name="l09354"></a><span class="lineno"> 9354</span>&#160;</div><div class="line"><a name="l09355"></a><span class="lineno"> 9355</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09356"></a><span class="lineno"> 9356</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09357"></a><span class="lineno"> 9357</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI23 register.</span></div><div class="line"><a name="l09358"></a><span class="lineno"> 9358</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09359"></a><span class="lineno"> 9359</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09360"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a293f4a8151f2075517bce60f1b85cab8"> 9360</a></span>&#160;<span class="preprocessor">#define NVIC_PRI23_INTD_M       0xE0000000  // Interrupt 95 Priority Mask</span></div><div class="line"><a name="l09361"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a871f6070273a1b0a3b9df2b8f957d0ad"> 9361</a></span>&#160;<span class="preprocessor">#define NVIC_PRI23_INTC_M       0x00E00000  // Interrupt 94 Priority Mask</span></div><div class="line"><a name="l09362"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3eb25e8fae7dd508356406ecd05cc1a3"> 9362</a></span>&#160;<span class="preprocessor">#define NVIC_PRI23_INTB_M       0x0000E000  // Interrupt 93 Priority Mask</span></div><div class="line"><a name="l09363"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a29ffe1ae20f79be6b5d6834ebcf48557"> 9363</a></span>&#160;<span class="preprocessor">#define NVIC_PRI23_INTA_M       0x000000E0  // Interrupt 92 Priority Mask</span></div><div class="line"><a name="l09364"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a95573f2b4c5f39bc7cc602e3fe89294f"> 9364</a></span>&#160;<span class="preprocessor">#define NVIC_PRI23_INTD_S       29</span></div><div class="line"><a name="l09365"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad5ebaf2e119f76c16c2c605926919e0a"> 9365</a></span>&#160;<span class="preprocessor">#define NVIC_PRI23_INTC_S       21</span></div><div class="line"><a name="l09366"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#addcd7e306b732db9aa11f18256d7e56b"> 9366</a></span>&#160;<span class="preprocessor">#define NVIC_PRI23_INTB_S       13</span></div><div class="line"><a name="l09367"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aecb8b425a5458ae6b28c8afa3c56d9ea"> 9367</a></span>&#160;<span class="preprocessor">#define NVIC_PRI23_INTA_S       5</span></div><div class="line"><a name="l09368"></a><span class="lineno"> 9368</span>&#160;</div><div class="line"><a name="l09369"></a><span class="lineno"> 9369</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09370"></a><span class="lineno"> 9370</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09371"></a><span class="lineno"> 9371</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI24 register.</span></div><div class="line"><a name="l09372"></a><span class="lineno"> 9372</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09373"></a><span class="lineno"> 9373</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09374"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab6cb742e84a53ebfc462540ab0236a2e"> 9374</a></span>&#160;<span class="preprocessor">#define NVIC_PRI24_INTD_M       0xE0000000  // Interrupt 99 Priority Mask</span></div><div class="line"><a name="l09375"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6e34f13b4557a9d70a07cac32d2c1cc2"> 9375</a></span>&#160;<span class="preprocessor">#define NVIC_PRI24_INTC_M       0x00E00000  // Interrupt 98 Priority Mask</span></div><div class="line"><a name="l09376"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab0bb6f4a158650c121c6d6ec5bab9fc2"> 9376</a></span>&#160;<span class="preprocessor">#define NVIC_PRI24_INTB_M       0x0000E000  // Interrupt 97 Priority Mask</span></div><div class="line"><a name="l09377"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8d03daf8509c4e323dac4a3f1add518d"> 9377</a></span>&#160;<span class="preprocessor">#define NVIC_PRI24_INTA_M       0x000000E0  // Interrupt 96 Priority Mask</span></div><div class="line"><a name="l09378"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af2980eb71927b5aa83de4431a1a820b3"> 9378</a></span>&#160;<span class="preprocessor">#define NVIC_PRI24_INTD_S       29</span></div><div class="line"><a name="l09379"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afefd61512854248dd65dad34112950ce"> 9379</a></span>&#160;<span class="preprocessor">#define NVIC_PRI24_INTC_S       21</span></div><div class="line"><a name="l09380"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9d2757cec3eebbdd4cf993c5191a6072"> 9380</a></span>&#160;<span class="preprocessor">#define NVIC_PRI24_INTB_S       13</span></div><div class="line"><a name="l09381"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a70d60193a0679885cfb7fb0b8526e3fc"> 9381</a></span>&#160;<span class="preprocessor">#define NVIC_PRI24_INTA_S       5</span></div><div class="line"><a name="l09382"></a><span class="lineno"> 9382</span>&#160;</div><div class="line"><a name="l09383"></a><span class="lineno"> 9383</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09384"></a><span class="lineno"> 9384</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09385"></a><span class="lineno"> 9385</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI25 register.</span></div><div class="line"><a name="l09386"></a><span class="lineno"> 9386</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09387"></a><span class="lineno"> 9387</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09388"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac3beafa3a399966e707bdcbf8b7bad5b"> 9388</a></span>&#160;<span class="preprocessor">#define NVIC_PRI25_INTD_M       0xE0000000  // Interrupt 103 Priority Mask</span></div><div class="line"><a name="l09389"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a055687c370d60d76cd8d7d0a16f9a6ba"> 9389</a></span>&#160;<span class="preprocessor">#define NVIC_PRI25_INTC_M       0x00E00000  // Interrupt 102 Priority Mask</span></div><div class="line"><a name="l09390"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a715e3cbf2de937968eafda1aa939a694"> 9390</a></span>&#160;<span class="preprocessor">#define NVIC_PRI25_INTB_M       0x0000E000  // Interrupt 101 Priority Mask</span></div><div class="line"><a name="l09391"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1335c9c0dee2e0e8e6c5760dd9ff7330"> 9391</a></span>&#160;<span class="preprocessor">#define NVIC_PRI25_INTA_M       0x000000E0  // Interrupt 100 Priority Mask</span></div><div class="line"><a name="l09392"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a13814a085b67a306c013adf9c8be520b"> 9392</a></span>&#160;<span class="preprocessor">#define NVIC_PRI25_INTD_S       29</span></div><div class="line"><a name="l09393"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9d5fa622bd4992b496ad42031a172d97"> 9393</a></span>&#160;<span class="preprocessor">#define NVIC_PRI25_INTC_S       21</span></div><div class="line"><a name="l09394"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aac1668e0ace62884480783394b1144b8"> 9394</a></span>&#160;<span class="preprocessor">#define NVIC_PRI25_INTB_S       13</span></div><div class="line"><a name="l09395"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a17b3c6cdf088b20e747365620f51fd46"> 9395</a></span>&#160;<span class="preprocessor">#define NVIC_PRI25_INTA_S       5</span></div><div class="line"><a name="l09396"></a><span class="lineno"> 9396</span>&#160;</div><div class="line"><a name="l09397"></a><span class="lineno"> 9397</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09398"></a><span class="lineno"> 9398</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09399"></a><span class="lineno"> 9399</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI26 register.</span></div><div class="line"><a name="l09400"></a><span class="lineno"> 9400</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09401"></a><span class="lineno"> 9401</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09402"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad172df584c5cce6cdb93c01cd854dfb1"> 9402</a></span>&#160;<span class="preprocessor">#define NVIC_PRI26_INTD_M       0xE0000000  // Interrupt 107 Priority Mask</span></div><div class="line"><a name="l09403"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af2c7093d6c960c926d7027dd52bc2b94"> 9403</a></span>&#160;<span class="preprocessor">#define NVIC_PRI26_INTC_M       0x00E00000  // Interrupt 106 Priority Mask</span></div><div class="line"><a name="l09404"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a42b71ec6b6b4d10e53ed3d02686b8339"> 9404</a></span>&#160;<span class="preprocessor">#define NVIC_PRI26_INTB_M       0x0000E000  // Interrupt 105 Priority Mask</span></div><div class="line"><a name="l09405"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6eee287ab45d35bd68e6666dff2cb419"> 9405</a></span>&#160;<span class="preprocessor">#define NVIC_PRI26_INTA_M       0x000000E0  // Interrupt 104 Priority Mask</span></div><div class="line"><a name="l09406"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aad15792b6955d48d4d0a0fc96d00a25c"> 9406</a></span>&#160;<span class="preprocessor">#define NVIC_PRI26_INTD_S       29</span></div><div class="line"><a name="l09407"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7069fb9d3e4ceb1944148d931984788b"> 9407</a></span>&#160;<span class="preprocessor">#define NVIC_PRI26_INTC_S       21</span></div><div class="line"><a name="l09408"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6f247d239aa7412feb01411fa80d8ec4"> 9408</a></span>&#160;<span class="preprocessor">#define NVIC_PRI26_INTB_S       13</span></div><div class="line"><a name="l09409"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a425c42e3bdf0d119d217b0cb35f4743f"> 9409</a></span>&#160;<span class="preprocessor">#define NVIC_PRI26_INTA_S       5</span></div><div class="line"><a name="l09410"></a><span class="lineno"> 9410</span>&#160;</div><div class="line"><a name="l09411"></a><span class="lineno"> 9411</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09412"></a><span class="lineno"> 9412</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09413"></a><span class="lineno"> 9413</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI27 register.</span></div><div class="line"><a name="l09414"></a><span class="lineno"> 9414</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09415"></a><span class="lineno"> 9415</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09416"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab52651e9c9639e07c685679628d73c99"> 9416</a></span>&#160;<span class="preprocessor">#define NVIC_PRI27_INTD_M       0xE0000000  // Interrupt 111 Priority Mask</span></div><div class="line"><a name="l09417"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a763116a34742db9c95209edd360d079a"> 9417</a></span>&#160;<span class="preprocessor">#define NVIC_PRI27_INTC_M       0x00E00000  // Interrupt 110 Priority Mask</span></div><div class="line"><a name="l09418"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad99da1cc7872407a4dbaac665c7e96ce"> 9418</a></span>&#160;<span class="preprocessor">#define NVIC_PRI27_INTB_M       0x0000E000  // Interrupt 109 Priority Mask</span></div><div class="line"><a name="l09419"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2bd3f1a31ab3c1677f51e49fd29d1257"> 9419</a></span>&#160;<span class="preprocessor">#define NVIC_PRI27_INTA_M       0x000000E0  // Interrupt 108 Priority Mask</span></div><div class="line"><a name="l09420"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a32517143c2b5a967ee00b461186932e5"> 9420</a></span>&#160;<span class="preprocessor">#define NVIC_PRI27_INTD_S       29</span></div><div class="line"><a name="l09421"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a06b7a0d4d67316bc916fa88fa8d98c78"> 9421</a></span>&#160;<span class="preprocessor">#define NVIC_PRI27_INTC_S       21</span></div><div class="line"><a name="l09422"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac4a72b474acdf414fcaf967d3070ee63"> 9422</a></span>&#160;<span class="preprocessor">#define NVIC_PRI27_INTB_S       13</span></div><div class="line"><a name="l09423"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a61fbfaa93f4847e8d177bb341b81c15f"> 9423</a></span>&#160;<span class="preprocessor">#define NVIC_PRI27_INTA_S       5</span></div><div class="line"><a name="l09424"></a><span class="lineno"> 9424</span>&#160;</div><div class="line"><a name="l09425"></a><span class="lineno"> 9425</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09426"></a><span class="lineno"> 9426</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09427"></a><span class="lineno"> 9427</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI28 register.</span></div><div class="line"><a name="l09428"></a><span class="lineno"> 9428</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09429"></a><span class="lineno"> 9429</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09430"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a58ad09e54652a291704e15f8bd172326"> 9430</a></span>&#160;<span class="preprocessor">#define NVIC_PRI28_INTD_M       0xE0000000  // Interrupt 115 Priority Mask</span></div><div class="line"><a name="l09431"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab248845c02bf9862aef81261d34783ab"> 9431</a></span>&#160;<span class="preprocessor">#define NVIC_PRI28_INTC_M       0x00E00000  // Interrupt 114 Priority Mask</span></div><div class="line"><a name="l09432"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac626aa4f884df4ca42217bac87349b6a"> 9432</a></span>&#160;<span class="preprocessor">#define NVIC_PRI28_INTB_M       0x0000E000  // Interrupt 113 Priority Mask</span></div><div class="line"><a name="l09433"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad4814e6c7450ed5df3a312da20a6d418"> 9433</a></span>&#160;<span class="preprocessor">#define NVIC_PRI28_INTA_M       0x000000E0  // Interrupt 112 Priority Mask</span></div><div class="line"><a name="l09434"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4d9bcbe7bd45b543d224de2044b8a598"> 9434</a></span>&#160;<span class="preprocessor">#define NVIC_PRI28_INTD_S       29</span></div><div class="line"><a name="l09435"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a50b7d4134c02ac6c703bf0d4d30894fe"> 9435</a></span>&#160;<span class="preprocessor">#define NVIC_PRI28_INTC_S       21</span></div><div class="line"><a name="l09436"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a15fccb4250369dbc8d90491c8f3115ea"> 9436</a></span>&#160;<span class="preprocessor">#define NVIC_PRI28_INTB_S       13</span></div><div class="line"><a name="l09437"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a52f1c2861076a470d7fd5cdc5822b0f4"> 9437</a></span>&#160;<span class="preprocessor">#define NVIC_PRI28_INTA_S       5</span></div><div class="line"><a name="l09438"></a><span class="lineno"> 9438</span>&#160;</div><div class="line"><a name="l09439"></a><span class="lineno"> 9439</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09440"></a><span class="lineno"> 9440</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09441"></a><span class="lineno"> 9441</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI29 register.</span></div><div class="line"><a name="l09442"></a><span class="lineno"> 9442</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09443"></a><span class="lineno"> 9443</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09444"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a17d3a26a7ba2befd5c7ce7941ac446da"> 9444</a></span>&#160;<span class="preprocessor">#define NVIC_PRI29_INTD_M       0xE0000000  // Interrupt 119 Priority Mask</span></div><div class="line"><a name="l09445"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9c91df87cc802d6938694e314672eca7"> 9445</a></span>&#160;<span class="preprocessor">#define NVIC_PRI29_INTC_M       0x00E00000  // Interrupt 118 Priority Mask</span></div><div class="line"><a name="l09446"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a95c824f7d911b00eb757a8410249fca6"> 9446</a></span>&#160;<span class="preprocessor">#define NVIC_PRI29_INTB_M       0x0000E000  // Interrupt 117 Priority Mask</span></div><div class="line"><a name="l09447"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a24f2bd97ef95733f69cfba7bb6b68ced"> 9447</a></span>&#160;<span class="preprocessor">#define NVIC_PRI29_INTA_M       0x000000E0  // Interrupt 116 Priority Mask</span></div><div class="line"><a name="l09448"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4ed32fd65c40f8d04db8632a95bbf725"> 9448</a></span>&#160;<span class="preprocessor">#define NVIC_PRI29_INTD_S       29</span></div><div class="line"><a name="l09449"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a218ecf5dfad7d123357fce5d77c7dbbc"> 9449</a></span>&#160;<span class="preprocessor">#define NVIC_PRI29_INTC_S       21</span></div><div class="line"><a name="l09450"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a737d06c82319be200e1fb1d88744851d"> 9450</a></span>&#160;<span class="preprocessor">#define NVIC_PRI29_INTB_S       13</span></div><div class="line"><a name="l09451"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a84caeb92405c2425db9467cd7c797c57"> 9451</a></span>&#160;<span class="preprocessor">#define NVIC_PRI29_INTA_S       5</span></div><div class="line"><a name="l09452"></a><span class="lineno"> 9452</span>&#160;</div><div class="line"><a name="l09453"></a><span class="lineno"> 9453</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09454"></a><span class="lineno"> 9454</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09455"></a><span class="lineno"> 9455</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI30 register.</span></div><div class="line"><a name="l09456"></a><span class="lineno"> 9456</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09457"></a><span class="lineno"> 9457</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09458"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac0e9e5e6f369cd155f2df0a5077f09ff"> 9458</a></span>&#160;<span class="preprocessor">#define NVIC_PRI30_INTD_M       0xE0000000  // Interrupt 123 Priority Mask</span></div><div class="line"><a name="l09459"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abfe627cbd02507ae00521a8bd24e80a1"> 9459</a></span>&#160;<span class="preprocessor">#define NVIC_PRI30_INTC_M       0x00E00000  // Interrupt 122 Priority Mask</span></div><div class="line"><a name="l09460"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0060dc94793a58ed5046c5d01146212a"> 9460</a></span>&#160;<span class="preprocessor">#define NVIC_PRI30_INTB_M       0x0000E000  // Interrupt 121 Priority Mask</span></div><div class="line"><a name="l09461"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae25e9f6aae6943e3ede8aefe23130066"> 9461</a></span>&#160;<span class="preprocessor">#define NVIC_PRI30_INTA_M       0x000000E0  // Interrupt 120 Priority Mask</span></div><div class="line"><a name="l09462"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad3f314f178f8882177d8281889e16a61"> 9462</a></span>&#160;<span class="preprocessor">#define NVIC_PRI30_INTD_S       29</span></div><div class="line"><a name="l09463"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5225950ee5492cef1b5e0e8540a97f3f"> 9463</a></span>&#160;<span class="preprocessor">#define NVIC_PRI30_INTC_S       21</span></div><div class="line"><a name="l09464"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a747c0cfa3812cf241886e9203ce53290"> 9464</a></span>&#160;<span class="preprocessor">#define NVIC_PRI30_INTB_S       13</span></div><div class="line"><a name="l09465"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aee6437cd66f44bb986aaead594eeaa78"> 9465</a></span>&#160;<span class="preprocessor">#define NVIC_PRI30_INTA_S       5</span></div><div class="line"><a name="l09466"></a><span class="lineno"> 9466</span>&#160;</div><div class="line"><a name="l09467"></a><span class="lineno"> 9467</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09468"></a><span class="lineno"> 9468</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09469"></a><span class="lineno"> 9469</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI31 register.</span></div><div class="line"><a name="l09470"></a><span class="lineno"> 9470</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09471"></a><span class="lineno"> 9471</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09472"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aee8450e1514eac367e2aecc617405030"> 9472</a></span>&#160;<span class="preprocessor">#define NVIC_PRI31_INTD_M       0xE0000000  // Interrupt 127 Priority Mask</span></div><div class="line"><a name="l09473"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab258d70a896a2efb59fd149803cee84d"> 9473</a></span>&#160;<span class="preprocessor">#define NVIC_PRI31_INTC_M       0x00E00000  // Interrupt 126 Priority Mask</span></div><div class="line"><a name="l09474"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa6bac2f16599f7dd18535428cb929892"> 9474</a></span>&#160;<span class="preprocessor">#define NVIC_PRI31_INTB_M       0x0000E000  // Interrupt 125 Priority Mask</span></div><div class="line"><a name="l09475"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9ea9de2ee2dc1e6bb34056b2ee2cc067"> 9475</a></span>&#160;<span class="preprocessor">#define NVIC_PRI31_INTA_M       0x000000E0  // Interrupt 124 Priority Mask</span></div><div class="line"><a name="l09476"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac0a659483338b360fdb08707b043f3f7"> 9476</a></span>&#160;<span class="preprocessor">#define NVIC_PRI31_INTD_S       29</span></div><div class="line"><a name="l09477"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeb535c2608e261c9ec8392919765f5a4"> 9477</a></span>&#160;<span class="preprocessor">#define NVIC_PRI31_INTC_S       21</span></div><div class="line"><a name="l09478"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad242625398d62577d69467d078d078b8"> 9478</a></span>&#160;<span class="preprocessor">#define NVIC_PRI31_INTB_S       13</span></div><div class="line"><a name="l09479"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae92711d88c57657a24d678a2c46eb756"> 9479</a></span>&#160;<span class="preprocessor">#define NVIC_PRI31_INTA_S       5</span></div><div class="line"><a name="l09480"></a><span class="lineno"> 9480</span>&#160;</div><div class="line"><a name="l09481"></a><span class="lineno"> 9481</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09482"></a><span class="lineno"> 9482</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09483"></a><span class="lineno"> 9483</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI32 register.</span></div><div class="line"><a name="l09484"></a><span class="lineno"> 9484</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09485"></a><span class="lineno"> 9485</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09486"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac52062e73a6c0178617c295aab9a195b"> 9486</a></span>&#160;<span class="preprocessor">#define NVIC_PRI32_INTD_M       0xE0000000  // Interrupt 131 Priority Mask</span></div><div class="line"><a name="l09487"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a10d1cda3e5d450734e0405f4f3739588"> 9487</a></span>&#160;<span class="preprocessor">#define NVIC_PRI32_INTC_M       0x00E00000  // Interrupt 130 Priority Mask</span></div><div class="line"><a name="l09488"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0b2e75553a6348b7294d083f72ba9194"> 9488</a></span>&#160;<span class="preprocessor">#define NVIC_PRI32_INTB_M       0x0000E000  // Interrupt 129 Priority Mask</span></div><div class="line"><a name="l09489"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a819817c53aab82259481dd86320d7e29"> 9489</a></span>&#160;<span class="preprocessor">#define NVIC_PRI32_INTA_M       0x000000E0  // Interrupt 128 Priority Mask</span></div><div class="line"><a name="l09490"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a62c4a1e0550f173d49ff0828cebb591e"> 9490</a></span>&#160;<span class="preprocessor">#define NVIC_PRI32_INTD_S       29</span></div><div class="line"><a name="l09491"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1ceceec4b809a79d8eb11cb85a9f3d98"> 9491</a></span>&#160;<span class="preprocessor">#define NVIC_PRI32_INTC_S       21</span></div><div class="line"><a name="l09492"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa2f7259c3e7c65a18a30b014cb23abe8"> 9492</a></span>&#160;<span class="preprocessor">#define NVIC_PRI32_INTB_S       13</span></div><div class="line"><a name="l09493"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7b641c317aff344efddd71458d557412"> 9493</a></span>&#160;<span class="preprocessor">#define NVIC_PRI32_INTA_S       5</span></div><div class="line"><a name="l09494"></a><span class="lineno"> 9494</span>&#160;</div><div class="line"><a name="l09495"></a><span class="lineno"> 9495</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09496"></a><span class="lineno"> 9496</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09497"></a><span class="lineno"> 9497</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI33 register.</span></div><div class="line"><a name="l09498"></a><span class="lineno"> 9498</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09499"></a><span class="lineno"> 9499</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09500"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af59154fa920d8c4a3570b9842c6728f9"> 9500</a></span>&#160;<span class="preprocessor">#define NVIC_PRI33_INTD_M       0xE0000000  // Interrupt Priority for Interrupt</span></div><div class="line"><a name="l09501"></a><span class="lineno"> 9501</span>&#160;                                            <span class="comment">// [4n+3]</span></div><div class="line"><a name="l09502"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae910102ce03374121cefda95ff015174"> 9502</a></span>&#160;<span class="preprocessor">#define NVIC_PRI33_INTC_M       0x00E00000  // Interrupt Priority for Interrupt</span></div><div class="line"><a name="l09503"></a><span class="lineno"> 9503</span>&#160;                                            <span class="comment">// [4n+2]</span></div><div class="line"><a name="l09504"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a52d3990927207ba0f5455ba0d8d19895"> 9504</a></span>&#160;<span class="preprocessor">#define NVIC_PRI33_INTB_M       0x0000E000  // Interrupt Priority for Interrupt</span></div><div class="line"><a name="l09505"></a><span class="lineno"> 9505</span>&#160;                                            <span class="comment">// [4n+1]</span></div><div class="line"><a name="l09506"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac6472befbdf7a852de8e2abb6fa36095"> 9506</a></span>&#160;<span class="preprocessor">#define NVIC_PRI33_INTA_M       0x000000E0  // Interrupt Priority for Interrupt</span></div><div class="line"><a name="l09507"></a><span class="lineno"> 9507</span>&#160;                                            <span class="comment">// [4n]</span></div><div class="line"><a name="l09508"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad4a147d7570871af4df39680e6e6e62b"> 9508</a></span>&#160;<span class="preprocessor">#define NVIC_PRI33_INTD_S       29</span></div><div class="line"><a name="l09509"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a24ad29a0bc0468078f4e17f76b834358"> 9509</a></span>&#160;<span class="preprocessor">#define NVIC_PRI33_INTC_S       21</span></div><div class="line"><a name="l09510"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3f2987f28d84662fc9bb789732845174"> 9510</a></span>&#160;<span class="preprocessor">#define NVIC_PRI33_INTB_S       13</span></div><div class="line"><a name="l09511"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9c1942712f3defe72f559e9acc804e69"> 9511</a></span>&#160;<span class="preprocessor">#define NVIC_PRI33_INTA_S       5</span></div><div class="line"><a name="l09512"></a><span class="lineno"> 9512</span>&#160;</div><div class="line"><a name="l09513"></a><span class="lineno"> 9513</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09514"></a><span class="lineno"> 9514</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09515"></a><span class="lineno"> 9515</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI34 register.</span></div><div class="line"><a name="l09516"></a><span class="lineno"> 9516</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09517"></a><span class="lineno"> 9517</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09518"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad1247c0794bb702bfae1f1a703e2c050"> 9518</a></span>&#160;<span class="preprocessor">#define NVIC_PRI34_INTD_M       0xE0000000  // Interrupt Priority for Interrupt</span></div><div class="line"><a name="l09519"></a><span class="lineno"> 9519</span>&#160;                                            <span class="comment">// [4n+3]</span></div><div class="line"><a name="l09520"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7ac30077e29ca80e9733f91481da936c"> 9520</a></span>&#160;<span class="preprocessor">#define NVIC_PRI34_INTC_M       0x00E00000  // Interrupt Priority for Interrupt</span></div><div class="line"><a name="l09521"></a><span class="lineno"> 9521</span>&#160;                                            <span class="comment">// [4n+2]</span></div><div class="line"><a name="l09522"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3b8d1914c2d609c2f9a92f39f6091b98"> 9522</a></span>&#160;<span class="preprocessor">#define NVIC_PRI34_INTB_M       0x0000E000  // Interrupt Priority for Interrupt</span></div><div class="line"><a name="l09523"></a><span class="lineno"> 9523</span>&#160;                                            <span class="comment">// [4n+1]</span></div><div class="line"><a name="l09524"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acac3083f1f2fe17e81b022f7c3d64b88"> 9524</a></span>&#160;<span class="preprocessor">#define NVIC_PRI34_INTA_M       0x000000E0  // Interrupt Priority for Interrupt</span></div><div class="line"><a name="l09525"></a><span class="lineno"> 9525</span>&#160;                                            <span class="comment">// [4n]</span></div><div class="line"><a name="l09526"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a88fce570d1b67226545cb39e57fed77e"> 9526</a></span>&#160;<span class="preprocessor">#define NVIC_PRI34_INTD_S       29</span></div><div class="line"><a name="l09527"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5f003bebe0cc8657e545d31400d52861"> 9527</a></span>&#160;<span class="preprocessor">#define NVIC_PRI34_INTC_S       21</span></div><div class="line"><a name="l09528"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad150410ab455797dff8bcb538bfda6d7"> 9528</a></span>&#160;<span class="preprocessor">#define NVIC_PRI34_INTB_S       13</span></div><div class="line"><a name="l09529"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0058a7b98b03b7dcf5e7c3a65c1423c3"> 9529</a></span>&#160;<span class="preprocessor">#define NVIC_PRI34_INTA_S       5</span></div><div class="line"><a name="l09530"></a><span class="lineno"> 9530</span>&#160;</div><div class="line"><a name="l09531"></a><span class="lineno"> 9531</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09532"></a><span class="lineno"> 9532</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09533"></a><span class="lineno"> 9533</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_CPUID register.</span></div><div class="line"><a name="l09534"></a><span class="lineno"> 9534</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09535"></a><span class="lineno"> 9535</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09536"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae0c9771bddef6b1f591f4067b3d62829"> 9536</a></span>&#160;<span class="preprocessor">#define NVIC_CPUID_IMP_M        0xFF000000  // Implementer Code</span></div><div class="line"><a name="l09537"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a22515969f50e96dd559660bf31092a02"> 9537</a></span>&#160;<span class="preprocessor">#define NVIC_CPUID_IMP_ARM      0x41000000  // ARM</span></div><div class="line"><a name="l09538"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad1f80bf2b9c89d117575d533ff4afd6a"> 9538</a></span>&#160;<span class="preprocessor">#define NVIC_CPUID_VAR_M        0x00F00000  // Variant Number</span></div><div class="line"><a name="l09539"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6cfdbf49b11b0ad7f11673740bc543e2"> 9539</a></span>&#160;<span class="preprocessor">#define NVIC_CPUID_CON_M        0x000F0000  // Constant</span></div><div class="line"><a name="l09540"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5e71d342b341c13ed8a1d24bd8953072"> 9540</a></span>&#160;<span class="preprocessor">#define NVIC_CPUID_PARTNO_M     0x0000FFF0  // Part Number</span></div><div class="line"><a name="l09541"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a450d4a27a3f084d1676e45e6b41dea06"> 9541</a></span>&#160;<span class="preprocessor">#define NVIC_CPUID_PARTNO_CM4   0x0000C240  // Cortex-M4 processor</span></div><div class="line"><a name="l09542"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a324d9920a87f42110622f27719887214"> 9542</a></span>&#160;<span class="preprocessor">#define NVIC_CPUID_REV_M        0x0000000F  // Revision Number</span></div><div class="line"><a name="l09543"></a><span class="lineno"> 9543</span>&#160;</div><div class="line"><a name="l09544"></a><span class="lineno"> 9544</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09545"></a><span class="lineno"> 9545</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09546"></a><span class="lineno"> 9546</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_INT_CTRL register.</span></div><div class="line"><a name="l09547"></a><span class="lineno"> 9547</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09548"></a><span class="lineno"> 9548</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09549"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aea4f67673295ceba8609abe489788bef"> 9549</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_NMI_SET   0x80000000  // NMI Set Pending</span></div><div class="line"><a name="l09550"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adc34fec0a6c793ea5aca1b48068f1c52"> 9550</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_PEND_SV   0x10000000  // PendSV Set Pending</span></div><div class="line"><a name="l09551"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3482a7e3189d5c4d133935045c9a9150"> 9551</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_UNPEND_SV 0x08000000  // PendSV Clear Pending</span></div><div class="line"><a name="l09552"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0c3615140497bf7fd853e4d16be4abe1"> 9552</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_PENDSTSET 0x04000000  // SysTick Set Pending</span></div><div class="line"><a name="l09553"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4a5cc3e098ba46d4ab4715e8be3a6526"> 9553</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_PENDSTCLR 0x02000000  // SysTick Clear Pending</span></div><div class="line"><a name="l09554"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4cafbddb04b7e16060f80034819da1b9"> 9554</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_ISR_PRE   0x00800000  // Debug Interrupt Handling</span></div><div class="line"><a name="l09555"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8d14f6d2606a8f18bc16877b2d82aad5"> 9555</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_ISR_PEND  0x00400000  // Interrupt Pending</span></div><div class="line"><a name="l09556"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9331a9d03b8b4ed598d012162b0286ef"> 9556</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_M 0x000FF000  // Interrupt Pending Vector Number</span></div><div class="line"><a name="l09557"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a796467f7c1843b2557881196027728b8"> 9557</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_NMI \</span></div><div class="line"><a name="l09558"></a><span class="lineno"> 9558</span>&#160;<span class="preprocessor">                                0x00002000  // NMI</span></div><div class="line"><a name="l09559"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abb23557942d879eb1cb0f0fe14905d30"> 9559</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_HARD \</span></div><div class="line"><a name="l09560"></a><span class="lineno"> 9560</span>&#160;<span class="preprocessor">                                0x00003000  // Hard fault</span></div><div class="line"><a name="l09561"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeed718342a1ad1eb712a2756885abf38"> 9561</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_MEM \</span></div><div class="line"><a name="l09562"></a><span class="lineno"> 9562</span>&#160;<span class="preprocessor">                                0x00004000  // Memory management fault</span></div><div class="line"><a name="l09563"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a34fee4d0da8221483d534ae11ba4c1ff"> 9563</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_BUS \</span></div><div class="line"><a name="l09564"></a><span class="lineno"> 9564</span>&#160;<span class="preprocessor">                                0x00005000  // Bus fault</span></div><div class="line"><a name="l09565"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3a38953202fab18e373ae6db2a93e88b"> 9565</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_USG \</span></div><div class="line"><a name="l09566"></a><span class="lineno"> 9566</span>&#160;<span class="preprocessor">                                0x00006000  // Usage fault</span></div><div class="line"><a name="l09567"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad08505932260d8f4ff1b4d59e48815f2"> 9567</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_SVC \</span></div><div class="line"><a name="l09568"></a><span class="lineno"> 9568</span>&#160;<span class="preprocessor">                                0x0000B000  // SVCall</span></div><div class="line"><a name="l09569"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6903a8af99fe1beb48d32f11b1f3a998"> 9569</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_PNDSV \</span></div><div class="line"><a name="l09570"></a><span class="lineno"> 9570</span>&#160;<span class="preprocessor">                                0x0000E000  // PendSV</span></div><div class="line"><a name="l09571"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0b6cccade7b93f34abd4cd0a2d1c7dba"> 9571</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_TICK \</span></div><div class="line"><a name="l09572"></a><span class="lineno"> 9572</span>&#160;<span class="preprocessor">                                0x0000F000  // SysTick</span></div><div class="line"><a name="l09573"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a510e76288d6bc0ed64ad371b82b45090"> 9573</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_RET_BASE  0x00000800  // Return to Base</span></div><div class="line"><a name="l09574"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af52d16e3f7b76c63b488a07d3a13bca8"> 9574</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_ACT_M 0x000000FF  // Interrupt Pending Vector Number</span></div><div class="line"><a name="l09575"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae6719482b0c5085d545ca978558fbee4"> 9575</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_ACT_S 0</span></div><div class="line"><a name="l09576"></a><span class="lineno"> 9576</span>&#160;</div><div class="line"><a name="l09577"></a><span class="lineno"> 9577</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09578"></a><span class="lineno"> 9578</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09579"></a><span class="lineno"> 9579</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_VTABLE register.</span></div><div class="line"><a name="l09580"></a><span class="lineno"> 9580</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09581"></a><span class="lineno"> 9581</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09582"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa78329126a57c3608f2ceef819b88971"> 9582</a></span>&#160;<span class="preprocessor">#define NVIC_VTABLE_BASE        0x20000000  // Vector Table Base</span></div><div class="line"><a name="l09583"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa19b56d6b03656c907687a7aef4e35d1"> 9583</a></span>&#160;<span class="preprocessor">#define NVIC_VTABLE_OFFSET_M    0x1FFFFC00  // Vector Table Offset</span></div><div class="line"><a name="l09584"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abfced2f5369b0f99addb86cc423ec07a"> 9584</a></span>&#160;<span class="preprocessor">#define NVIC_VTABLE_OFFSET_S    10</span></div><div class="line"><a name="l09585"></a><span class="lineno"> 9585</span>&#160;</div><div class="line"><a name="l09586"></a><span class="lineno"> 9586</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09587"></a><span class="lineno"> 9587</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09588"></a><span class="lineno"> 9588</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_APINT register.</span></div><div class="line"><a name="l09589"></a><span class="lineno"> 9589</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09590"></a><span class="lineno"> 9590</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09591"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abdb75ec984c195e6492fbfbd981a301a"> 9591</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_VECTKEY_M    0xFFFF0000  // Register Key</span></div><div class="line"><a name="l09592"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab4aac1a401683ddc647b4bd27d6c1e07"> 9592</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_VECTKEY      0x05FA0000  // Vector key</span></div><div class="line"><a name="l09593"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2fdfa5b74886358f0926bcff4327ebe6"> 9593</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_ENDIANESS    0x00008000  // Data Endianess</span></div><div class="line"><a name="l09594"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4970dfbcacaf8173985203c951f60288"> 9594</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_M   0x00000700  // Interrupt Priority Grouping</span></div><div class="line"><a name="l09595"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4c20cdb00d945cf299cc9b2270375842"> 9595</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_7_1 0x00000000  // Priority group 7.1 split</span></div><div class="line"><a name="l09596"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aba37a765e27b29821a86167fc75c4e22"> 9596</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_6_2 0x00000100  // Priority group 6.2 split</span></div><div class="line"><a name="l09597"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3bb123dc35313f7b853fc4fcdf26146b"> 9597</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_5_3 0x00000200  // Priority group 5.3 split</span></div><div class="line"><a name="l09598"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8c1bfe419a5bebf29ff436a02fb7f569"> 9598</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_4_4 0x00000300  // Priority group 4.4 split</span></div><div class="line"><a name="l09599"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a150e0de63ded93548659cbc0fbbc0ca0"> 9599</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_3_5 0x00000400  // Priority group 3.5 split</span></div><div class="line"><a name="l09600"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acc7c59a828f431bf3d85dc0e9ff1ce76"> 9600</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_2_6 0x00000500  // Priority group 2.6 split</span></div><div class="line"><a name="l09601"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaa94b5815f224b94855ebca859b0de03"> 9601</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_1_7 0x00000600  // Priority group 1.7 split</span></div><div class="line"><a name="l09602"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac116f6b231fe210300c947bb9c271427"> 9602</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_0_8 0x00000700  // Priority group 0.8 split</span></div><div class="line"><a name="l09603"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2622822940e2c6c4783085c6b4717213"> 9603</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_SYSRESETREQ  0x00000004  // System Reset Request</span></div><div class="line"><a name="l09604"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3464fffea8cddea997bdc6429d75bd34"> 9604</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_VECT_CLR_ACT 0x00000002  // Clear Active NMI / Fault</span></div><div class="line"><a name="l09605"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad41044daf3d4f4ea45a223754f309d2c"> 9605</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_VECT_RESET   0x00000001  // System Reset</span></div><div class="line"><a name="l09606"></a><span class="lineno"> 9606</span>&#160;</div><div class="line"><a name="l09607"></a><span class="lineno"> 9607</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09608"></a><span class="lineno"> 9608</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09609"></a><span class="lineno"> 9609</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_SYS_CTRL register.</span></div><div class="line"><a name="l09610"></a><span class="lineno"> 9610</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09611"></a><span class="lineno"> 9611</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09612"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6ca1d1e673029659b8321da49bc8cbe0"> 9612</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_CTRL_SEVONPEND 0x00000010  // Wake Up on Pending</span></div><div class="line"><a name="l09613"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a903c1896b1acfbe0738b762c985dc62a"> 9613</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_CTRL_SLEEPDEEP 0x00000004  // Deep Sleep Enable</span></div><div class="line"><a name="l09614"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac97f97481257b5dd597399fdec81f0e6"> 9614</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_CTRL_SLEEPEXIT 0x00000002  // Sleep on ISR Exit</span></div><div class="line"><a name="l09615"></a><span class="lineno"> 9615</span>&#160;</div><div class="line"><a name="l09616"></a><span class="lineno"> 9616</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09617"></a><span class="lineno"> 9617</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09618"></a><span class="lineno"> 9618</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_CFG_CTRL register.</span></div><div class="line"><a name="l09619"></a><span class="lineno"> 9619</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09620"></a><span class="lineno"> 9620</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09621"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab32e0c534c4481591dda1fb003b6c2f5"> 9621</a></span>&#160;<span class="preprocessor">#define NVIC_CFG_CTRL_STKALIGN  0x00000200  // Stack Alignment on Exception</span></div><div class="line"><a name="l09622"></a><span class="lineno"> 9622</span>&#160;                                            <span class="comment">// Entry</span></div><div class="line"><a name="l09623"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1869b258a1afeac238e17c3798abb67e"> 9623</a></span>&#160;<span class="preprocessor">#define NVIC_CFG_CTRL_BFHFNMIGN 0x00000100  // Ignore Bus Fault in NMI and</span></div><div class="line"><a name="l09624"></a><span class="lineno"> 9624</span>&#160;                                            <span class="comment">// Fault</span></div><div class="line"><a name="l09625"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a14cd61a6aba0b48de09d40c0ca63dbf4"> 9625</a></span>&#160;<span class="preprocessor">#define NVIC_CFG_CTRL_DIV0      0x00000010  // Trap on Divide by 0</span></div><div class="line"><a name="l09626"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a15eb9ed24f96ac326984af2a9edf5109"> 9626</a></span>&#160;<span class="preprocessor">#define NVIC_CFG_CTRL_UNALIGNED 0x00000008  // Trap on Unaligned Access</span></div><div class="line"><a name="l09627"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afdc61ea8d784e01fa067f5506e7b299f"> 9627</a></span>&#160;<span class="preprocessor">#define NVIC_CFG_CTRL_MAIN_PEND 0x00000002  // Allow Main Interrupt Trigger</span></div><div class="line"><a name="l09628"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad24f8a206c8e542a828b0f2fe6926fd7"> 9628</a></span>&#160;<span class="preprocessor">#define NVIC_CFG_CTRL_BASE_THR  0x00000001  // Thread State Control</span></div><div class="line"><a name="l09629"></a><span class="lineno"> 9629</span>&#160;</div><div class="line"><a name="l09630"></a><span class="lineno"> 9630</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09631"></a><span class="lineno"> 9631</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09632"></a><span class="lineno"> 9632</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_SYS_PRI1 register.</span></div><div class="line"><a name="l09633"></a><span class="lineno"> 9633</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09634"></a><span class="lineno"> 9634</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09635"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a25cb1a6734458ae528c18111b6b2b5e8"> 9635</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI1_USAGE_M   0x00E00000  // Usage Fault Priority</span></div><div class="line"><a name="l09636"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae3244e34df6e7bc445697890eb456a28"> 9636</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI1_BUS_M     0x0000E000  // Bus Fault Priority</span></div><div class="line"><a name="l09637"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a331193db19210be1f15ec490e45d97fa"> 9637</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI1_MEM_M     0x000000E0  // Memory Management Fault Priority</span></div><div class="line"><a name="l09638"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa62e23f37d70b4a77b2536e511943b79"> 9638</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI1_USAGE_S   21</span></div><div class="line"><a name="l09639"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af16569882033ff712bca19d859f25631"> 9639</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI1_BUS_S     13</span></div><div class="line"><a name="l09640"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acba61a2b03b4c8f5c0de3b83f87a2a52"> 9640</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI1_MEM_S     5</span></div><div class="line"><a name="l09641"></a><span class="lineno"> 9641</span>&#160;</div><div class="line"><a name="l09642"></a><span class="lineno"> 9642</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09643"></a><span class="lineno"> 9643</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09644"></a><span class="lineno"> 9644</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_SYS_PRI2 register.</span></div><div class="line"><a name="l09645"></a><span class="lineno"> 9645</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09646"></a><span class="lineno"> 9646</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09647"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac701a8694bc2793f6bc5c5ab6a8955c5"> 9647</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI2_SVC_M     0xE0000000  // SVCall Priority</span></div><div class="line"><a name="l09648"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7453edee24350f9ab6f02fe8d3c51164"> 9648</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI2_SVC_S     29</span></div><div class="line"><a name="l09649"></a><span class="lineno"> 9649</span>&#160;</div><div class="line"><a name="l09650"></a><span class="lineno"> 9650</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09651"></a><span class="lineno"> 9651</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09652"></a><span class="lineno"> 9652</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_SYS_PRI3 register.</span></div><div class="line"><a name="l09653"></a><span class="lineno"> 9653</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09654"></a><span class="lineno"> 9654</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09655"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a12b94f108194f3410a4c62920740085a"> 9655</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI3_TICK_M    0xE0000000  // SysTick Exception Priority</span></div><div class="line"><a name="l09656"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa2febc5f704085c707b443817d7b5664"> 9656</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI3_PENDSV_M  0x00E00000  // PendSV Priority</span></div><div class="line"><a name="l09657"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a10c5abff98d73354e897484ec22cc912"> 9657</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI3_DEBUG_M   0x000000E0  // Debug Priority</span></div><div class="line"><a name="l09658"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aae97b0ece905880f0faa4cd03b7e3341"> 9658</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI3_TICK_S    29</span></div><div class="line"><a name="l09659"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1a9068daf1d3e385906ec3619cd2b31c"> 9659</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI3_PENDSV_S  21</span></div><div class="line"><a name="l09660"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afe4a352626d64fe88f3e090d9081b76b"> 9660</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI3_DEBUG_S   5</span></div><div class="line"><a name="l09661"></a><span class="lineno"> 9661</span>&#160;</div><div class="line"><a name="l09662"></a><span class="lineno"> 9662</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09663"></a><span class="lineno"> 9663</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09664"></a><span class="lineno"> 9664</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_SYS_HND_CTRL</span></div><div class="line"><a name="l09665"></a><span class="lineno"> 9665</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l09666"></a><span class="lineno"> 9666</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09667"></a><span class="lineno"> 9667</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09668"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4404ef076d28cc5184330ff925aed0fe"> 9668</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_USAGE 0x00040000  // Usage Fault Enable</span></div><div class="line"><a name="l09669"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab0a76135c843e96d0a0046fc38f4b135"> 9669</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_BUS   0x00020000  // Bus Fault Enable</span></div><div class="line"><a name="l09670"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5a4d437f8a73736037b35f2a26ae31a7"> 9670</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_MEM   0x00010000  // Memory Management Fault Enable</span></div><div class="line"><a name="l09671"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a855b2230fa8f04d9ce7dc314b428a04f"> 9671</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_SVC   0x00008000  // SVC Call Pending</span></div><div class="line"><a name="l09672"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a70ae00083776d090625a8e50be09c36a"> 9672</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_BUSP  0x00004000  // Bus Fault Pending</span></div><div class="line"><a name="l09673"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4cce4e9dbb0f14fdd2df8bff9529849a"> 9673</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_MEMP  0x00002000  // Memory Management Fault Pending</span></div><div class="line"><a name="l09674"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2a841bd5cb026a23bf26e9241f6dc3da"> 9674</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_USAGEP \</span></div><div class="line"><a name="l09675"></a><span class="lineno"> 9675</span>&#160;<span class="preprocessor">                                0x00001000  // Usage Fault Pending</span></div><div class="line"><a name="l09676"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac118b62e5c63234039699e0e3155f265"> 9676</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_TICK  0x00000800  // SysTick Exception Active</span></div><div class="line"><a name="l09677"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a596387ccbab20d308ae147d26d8093a6"> 9677</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_PNDSV 0x00000400  // PendSV Exception Active</span></div><div class="line"><a name="l09678"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a53450265364f43bba5ee7b907fd8c549"> 9678</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_MON   0x00000100  // Debug Monitor Active</span></div><div class="line"><a name="l09679"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af890384f38ec8e1ca520668aae77ec70"> 9679</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_SVCA  0x00000080  // SVC Call Active</span></div><div class="line"><a name="l09680"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1a74c21e2f06ef1151e9b469caee07c5"> 9680</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_USGA  0x00000008  // Usage Fault Active</span></div><div class="line"><a name="l09681"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a22cf67fc4b49be47cf607b193fd30b62"> 9681</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_BUSA  0x00000002  // Bus Fault Active</span></div><div class="line"><a name="l09682"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a386f1b7f7334f3e41dc8092532e25e14"> 9682</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_MEMA  0x00000001  // Memory Management Fault Active</span></div><div class="line"><a name="l09683"></a><span class="lineno"> 9683</span>&#160;</div><div class="line"><a name="l09684"></a><span class="lineno"> 9684</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09685"></a><span class="lineno"> 9685</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09686"></a><span class="lineno"> 9686</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_FAULT_STAT</span></div><div class="line"><a name="l09687"></a><span class="lineno"> 9687</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l09688"></a><span class="lineno"> 9688</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09689"></a><span class="lineno"> 9689</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09690"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa22ab061fbf699bd28c7e9bc62dc4ac7"> 9690</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_DIV0    0x02000000  // Divide-by-Zero Usage Fault</span></div><div class="line"><a name="l09691"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa4c7cfdd3b16dc0b506121751ff97d30"> 9691</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_UNALIGN 0x01000000  // Unaligned Access Usage Fault</span></div><div class="line"><a name="l09692"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abbf5766e83674f476edb443ebd7ead33"> 9692</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_NOCP    0x00080000  // No Coprocessor Usage Fault</span></div><div class="line"><a name="l09693"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a22250747c5a5766d86385ce1676c1285"> 9693</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_INVPC   0x00040000  // Invalid PC Load Usage Fault</span></div><div class="line"><a name="l09694"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a94a63c0f3bd13d023d6ef7a89cabcb27"> 9694</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_INVSTAT 0x00020000  // Invalid State Usage Fault</span></div><div class="line"><a name="l09695"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a405094e78348e4b7ec88a99b3bc19f55"> 9695</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_UNDEF   0x00010000  // Undefined Instruction Usage</span></div><div class="line"><a name="l09696"></a><span class="lineno"> 9696</span>&#160;                                            <span class="comment">// Fault</span></div><div class="line"><a name="l09697"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1302553e475e14b3d48603c6d7292e4c"> 9697</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_BFARV   0x00008000  // Bus Fault Address Register Valid</span></div><div class="line"><a name="l09698"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9171af393743dffc5c622e691506a74a"> 9698</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_BLSPERR 0x00002000  // Bus Fault on Floating-Point Lazy</span></div><div class="line"><a name="l09699"></a><span class="lineno"> 9699</span>&#160;                                            <span class="comment">// State Preservation</span></div><div class="line"><a name="l09700"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad7eb021aeb80d73d66ce10327359c9f5"> 9700</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_BSTKE   0x00001000  // Stack Bus Fault</span></div><div class="line"><a name="l09701"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afce4986b60f095e667333c2361187758"> 9701</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_BUSTKE  0x00000800  // Unstack Bus Fault</span></div><div class="line"><a name="l09702"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2b992c7c6bf026b7b2c33e374aaa13c5"> 9702</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_IMPRE   0x00000400  // Imprecise Data Bus Error</span></div><div class="line"><a name="l09703"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8cb0eaf9f2a54f28d53d0515211d7db1"> 9703</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_PRECISE 0x00000200  // Precise Data Bus Error</span></div><div class="line"><a name="l09704"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae446b1a12ea885907d4290302abb5deb"> 9704</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_IBUS    0x00000100  // Instruction Bus Error</span></div><div class="line"><a name="l09705"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a60ce559247c2c9409627ef57356f47a6"> 9705</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_MMARV   0x00000080  // Memory Management Fault Address</span></div><div class="line"><a name="l09706"></a><span class="lineno"> 9706</span>&#160;                                            <span class="comment">// Register Valid</span></div><div class="line"><a name="l09707"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4bbd8750b9f55d962657122d716aa5ee"> 9707</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_MLSPERR 0x00000020  // Memory Management Fault on</span></div><div class="line"><a name="l09708"></a><span class="lineno"> 9708</span>&#160;                                            <span class="comment">// Floating-Point Lazy State</span></div><div class="line"><a name="l09709"></a><span class="lineno"> 9709</span>&#160;                                            <span class="comment">// Preservation</span></div><div class="line"><a name="l09710"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa844c4a34883625c80d65901739fb60e"> 9710</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_MSTKE   0x00000010  // Stack Access Violation</span></div><div class="line"><a name="l09711"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a926440c3d39165000195fe4695009858"> 9711</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_MUSTKE  0x00000008  // Unstack Access Violation</span></div><div class="line"><a name="l09712"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aee961d01ba76845940ede97f6f898fa0"> 9712</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_DERR    0x00000002  // Data Access Violation</span></div><div class="line"><a name="l09713"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a791396e2c842ac801e9f1acd257180a1"> 9713</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_IERR    0x00000001  // Instruction Access Violation</span></div><div class="line"><a name="l09714"></a><span class="lineno"> 9714</span>&#160;</div><div class="line"><a name="l09715"></a><span class="lineno"> 9715</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09716"></a><span class="lineno"> 9716</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09717"></a><span class="lineno"> 9717</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_HFAULT_STAT</span></div><div class="line"><a name="l09718"></a><span class="lineno"> 9718</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l09719"></a><span class="lineno"> 9719</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09720"></a><span class="lineno"> 9720</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09721"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab879f6b7a23fb6bfb4938b559c531f7a"> 9721</a></span>&#160;<span class="preprocessor">#define NVIC_HFAULT_STAT_DBG    0x80000000  // Debug Event</span></div><div class="line"><a name="l09722"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abf961de1b9d7adaa9b966e27c56f9efd"> 9722</a></span>&#160;<span class="preprocessor">#define NVIC_HFAULT_STAT_FORCED 0x40000000  // Forced Hard Fault</span></div><div class="line"><a name="l09723"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac576e2793abfb109bab98609e9491aa1"> 9723</a></span>&#160;<span class="preprocessor">#define NVIC_HFAULT_STAT_VECT   0x00000002  // Vector Table Read Fault</span></div><div class="line"><a name="l09724"></a><span class="lineno"> 9724</span>&#160;</div><div class="line"><a name="l09725"></a><span class="lineno"> 9725</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09726"></a><span class="lineno"> 9726</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09727"></a><span class="lineno"> 9727</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DEBUG_STAT</span></div><div class="line"><a name="l09728"></a><span class="lineno"> 9728</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l09729"></a><span class="lineno"> 9729</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09730"></a><span class="lineno"> 9730</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09731"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a93f826da80120f07618b34762ee8452a"> 9731</a></span>&#160;<span class="preprocessor">#define NVIC_DEBUG_STAT_EXTRNL  0x00000010  // EDBGRQ asserted</span></div><div class="line"><a name="l09732"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa5d6dcab00e6eb72b3a68ee4f9f39daa"> 9732</a></span>&#160;<span class="preprocessor">#define NVIC_DEBUG_STAT_VCATCH  0x00000008  // Vector catch</span></div><div class="line"><a name="l09733"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a84886df51405342eece21a0478838433"> 9733</a></span>&#160;<span class="preprocessor">#define NVIC_DEBUG_STAT_DWTTRAP 0x00000004  // DWT match</span></div><div class="line"><a name="l09734"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a10ef7f7448aece944078a34fa20100e5"> 9734</a></span>&#160;<span class="preprocessor">#define NVIC_DEBUG_STAT_BKPT    0x00000002  // Breakpoint instruction</span></div><div class="line"><a name="l09735"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7d8c3f15889213a0a8a667f22a35b37f"> 9735</a></span>&#160;<span class="preprocessor">#define NVIC_DEBUG_STAT_HALTED  0x00000001  // Halt request</span></div><div class="line"><a name="l09736"></a><span class="lineno"> 9736</span>&#160;</div><div class="line"><a name="l09737"></a><span class="lineno"> 9737</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09738"></a><span class="lineno"> 9738</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09739"></a><span class="lineno"> 9739</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MM_ADDR register.</span></div><div class="line"><a name="l09740"></a><span class="lineno"> 9740</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09741"></a><span class="lineno"> 9741</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09742"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ace7f1ad63582bbc8a8cda16fcfe474bd"> 9742</a></span>&#160;<span class="preprocessor">#define NVIC_MM_ADDR_M          0xFFFFFFFF  // Fault Address</span></div><div class="line"><a name="l09743"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae97e506a4c3a000404eba591e912292c"> 9743</a></span>&#160;<span class="preprocessor">#define NVIC_MM_ADDR_S          0</span></div><div class="line"><a name="l09744"></a><span class="lineno"> 9744</span>&#160;</div><div class="line"><a name="l09745"></a><span class="lineno"> 9745</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09746"></a><span class="lineno"> 9746</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09747"></a><span class="lineno"> 9747</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_FAULT_ADDR</span></div><div class="line"><a name="l09748"></a><span class="lineno"> 9748</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l09749"></a><span class="lineno"> 9749</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09750"></a><span class="lineno"> 9750</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09751"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa7c2eb94b64c455ed85e02b8e2bb0f3c"> 9751</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_ADDR_M       0xFFFFFFFF  // Fault Address</span></div><div class="line"><a name="l09752"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac5a55dd1c82edcc1dd01451b6d31fa8a"> 9752</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_ADDR_S       0</span></div><div class="line"><a name="l09753"></a><span class="lineno"> 9753</span>&#160;</div><div class="line"><a name="l09754"></a><span class="lineno"> 9754</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09755"></a><span class="lineno"> 9755</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09756"></a><span class="lineno"> 9756</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_CPAC register.</span></div><div class="line"><a name="l09757"></a><span class="lineno"> 9757</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09758"></a><span class="lineno"> 9758</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09759"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abcd859ac2e86cad778142f8db59b21f9"> 9759</a></span>&#160;<span class="preprocessor">#define NVIC_CPAC_CP11_M        0x00C00000  // CP11 Coprocessor Access</span></div><div class="line"><a name="l09760"></a><span class="lineno"> 9760</span>&#160;                                            <span class="comment">// Privilege</span></div><div class="line"><a name="l09761"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae4337a78fc974a7a92a8a435eb9c9c61"> 9761</a></span>&#160;<span class="preprocessor">#define NVIC_CPAC_CP11_DIS      0x00000000  // Access Denied</span></div><div class="line"><a name="l09762"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaef0dc52f85af57ad41f70df62e5fddd"> 9762</a></span>&#160;<span class="preprocessor">#define NVIC_CPAC_CP11_PRIV     0x00400000  // Privileged Access Only</span></div><div class="line"><a name="l09763"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af2889558ecc5566536815849f4a8ca5c"> 9763</a></span>&#160;<span class="preprocessor">#define NVIC_CPAC_CP11_FULL     0x00C00000  // Full Access</span></div><div class="line"><a name="l09764"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad267418db5f42f903af5229f876f909d"> 9764</a></span>&#160;<span class="preprocessor">#define NVIC_CPAC_CP10_M        0x00300000  // CP10 Coprocessor Access</span></div><div class="line"><a name="l09765"></a><span class="lineno"> 9765</span>&#160;                                            <span class="comment">// Privilege</span></div><div class="line"><a name="l09766"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1844f032e95131316be8ed9b56c789c9"> 9766</a></span>&#160;<span class="preprocessor">#define NVIC_CPAC_CP10_DIS      0x00000000  // Access Denied</span></div><div class="line"><a name="l09767"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6c74863c6eb734e5f6bd0e07e62ecea4"> 9767</a></span>&#160;<span class="preprocessor">#define NVIC_CPAC_CP10_PRIV     0x00100000  // Privileged Access Only</span></div><div class="line"><a name="l09768"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae3a78e8b4d48e95b17d78c9206c63d3b"> 9768</a></span>&#160;<span class="preprocessor">#define NVIC_CPAC_CP10_FULL     0x00300000  // Full Access</span></div><div class="line"><a name="l09769"></a><span class="lineno"> 9769</span>&#160;</div><div class="line"><a name="l09770"></a><span class="lineno"> 9770</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09771"></a><span class="lineno"> 9771</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09772"></a><span class="lineno"> 9772</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_TYPE register.</span></div><div class="line"><a name="l09773"></a><span class="lineno"> 9773</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09774"></a><span class="lineno"> 9774</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09775"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3506773e833b91ca7bba7042fa0dfe5c"> 9775</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_TYPE_IREGION_M 0x00FF0000  // Number of I Regions</span></div><div class="line"><a name="l09776"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#adf9d1b6341d4d1328a37c0cdc78d160a"> 9776</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_TYPE_DREGION_M 0x0000FF00  // Number of D Regions</span></div><div class="line"><a name="l09777"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a215bab0fc7546677996e7eca654b0658"> 9777</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_TYPE_SEPARATE  0x00000001  // Separate or Unified MPU</span></div><div class="line"><a name="l09778"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8ca9c39453044485c47d0d78d9c9e3bf"> 9778</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_TYPE_IREGION_S 16</span></div><div class="line"><a name="l09779"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a68af7d0238520f4f2fe971bdc91e566b"> 9779</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_TYPE_DREGION_S 8</span></div><div class="line"><a name="l09780"></a><span class="lineno"> 9780</span>&#160;</div><div class="line"><a name="l09781"></a><span class="lineno"> 9781</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09782"></a><span class="lineno"> 9782</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09783"></a><span class="lineno"> 9783</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_CTRL register.</span></div><div class="line"><a name="l09784"></a><span class="lineno"> 9784</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09785"></a><span class="lineno"> 9785</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09786"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a69c4490fe60370a7c4a906e4f35817d0"> 9786</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_CTRL_PRIVDEFEN 0x00000004  // MPU Default Region</span></div><div class="line"><a name="l09787"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad0422fa5861700d445353afbecb5d66c"> 9787</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_CTRL_HFNMIENA  0x00000002  // MPU Enabled During Faults</span></div><div class="line"><a name="l09788"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a22b49b0b74754a9bc96ac110f95b2f45"> 9788</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_CTRL_ENABLE    0x00000001  // MPU Enable</span></div><div class="line"><a name="l09789"></a><span class="lineno"> 9789</span>&#160;</div><div class="line"><a name="l09790"></a><span class="lineno"> 9790</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09791"></a><span class="lineno"> 9791</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09792"></a><span class="lineno"> 9792</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_NUMBER</span></div><div class="line"><a name="l09793"></a><span class="lineno"> 9793</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l09794"></a><span class="lineno"> 9794</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09795"></a><span class="lineno"> 9795</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09796"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab6d4c98fb1bd153bda12fb3f0333c62d"> 9796</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_NUMBER_M       0x00000007  // MPU Region to Access</span></div><div class="line"><a name="l09797"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9943ff28a94bb332cabb47e01a79fa7f"> 9797</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_NUMBER_S       0</span></div><div class="line"><a name="l09798"></a><span class="lineno"> 9798</span>&#160;</div><div class="line"><a name="l09799"></a><span class="lineno"> 9799</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09800"></a><span class="lineno"> 9800</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09801"></a><span class="lineno"> 9801</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_BASE register.</span></div><div class="line"><a name="l09802"></a><span class="lineno"> 9802</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09803"></a><span class="lineno"> 9803</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09804"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4b81d3f15160fc142808d9d136e1abe2"> 9804</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE_ADDR_M    0xFFFFFFE0  // Base Address Mask</span></div><div class="line"><a name="l09805"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac465a5bbc07ac6618a9d20ca0fa92bb4"> 9805</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE_VALID     0x00000010  // Region Number Valid</span></div><div class="line"><a name="l09806"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a184fe684102662ed4e2260e8d888a0b4"> 9806</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE_REGION_M  0x00000007  // Region Number</span></div><div class="line"><a name="l09807"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0dcdc96094e8a171955012d1955504ac"> 9807</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE_ADDR_S    5</span></div><div class="line"><a name="l09808"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a698b0ae428668888743a4ffbdc952734"> 9808</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE_REGION_S  0</span></div><div class="line"><a name="l09809"></a><span class="lineno"> 9809</span>&#160;</div><div class="line"><a name="l09810"></a><span class="lineno"> 9810</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09811"></a><span class="lineno"> 9811</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09812"></a><span class="lineno"> 9812</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_ATTR register.</span></div><div class="line"><a name="l09813"></a><span class="lineno"> 9813</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09814"></a><span class="lineno"> 9814</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09815"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1b95c1b96b0d17b981770cdbc0d06184"> 9815</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_XN        0x10000000  // Instruction Access Disable</span></div><div class="line"><a name="l09816"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae4b7e5f635c8026914ba1acde3427683"> 9816</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_AP_M      0x07000000  // Access Privilege</span></div><div class="line"><a name="l09817"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8fd5ec44512b3ccad91f78ce3b522bc9"> 9817</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_TEX_M     0x00380000  // Type Extension Mask</span></div><div class="line"><a name="l09818"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a51299e27596a801bd96d2696b50caf10"> 9818</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SHAREABLE 0x00040000  // Shareable</span></div><div class="line"><a name="l09819"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a538036f9c4394e8538313e68dd00fffd"> 9819</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_CACHEABLE 0x00020000  // Cacheable</span></div><div class="line"><a name="l09820"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1310e6fcd8ad9dc6de1841c30890b3d2"> 9820</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_BUFFRABLE 0x00010000  // Bufferable</span></div><div class="line"><a name="l09821"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a60eb747a8cc6f2539018e0340e09ae5a"> 9821</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SRD_M     0x0000FF00  // Subregion Disable Bits</span></div><div class="line"><a name="l09822"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3b344bf97566e487ec79dd8215df3c09"> 9822</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_M    0x0000003E  // Region Size Mask</span></div><div class="line"><a name="l09823"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeda7a9221dedae07f1b41a94e5db8d76"> 9823</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR_ENABLE    0x00000001  // Region Enable</span></div><div class="line"><a name="l09824"></a><span class="lineno"> 9824</span>&#160;</div><div class="line"><a name="l09825"></a><span class="lineno"> 9825</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09826"></a><span class="lineno"> 9826</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09827"></a><span class="lineno"> 9827</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_BASE1 register.</span></div><div class="line"><a name="l09828"></a><span class="lineno"> 9828</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09829"></a><span class="lineno"> 9829</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09830"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a43ced3932ffacf784f33a93f182cbebb"> 9830</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE1_ADDR_M   0xFFFFFFE0  // Base Address Mask</span></div><div class="line"><a name="l09831"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7870cb658ddb29b5e01ca687d8893686"> 9831</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE1_VALID    0x00000010  // Region Number Valid</span></div><div class="line"><a name="l09832"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad42af1f25f8d453901e99857f7ab6a08"> 9832</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE1_REGION_M 0x00000007  // Region Number</span></div><div class="line"><a name="l09833"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7cd4fc23ab27e4b10faa9e50c3d802dc"> 9833</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE1_ADDR_S   5</span></div><div class="line"><a name="l09834"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaa03f8fc013706335151f87d3a0ac134"> 9834</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE1_REGION_S 0</span></div><div class="line"><a name="l09835"></a><span class="lineno"> 9835</span>&#160;</div><div class="line"><a name="l09836"></a><span class="lineno"> 9836</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09837"></a><span class="lineno"> 9837</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09838"></a><span class="lineno"> 9838</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_ATTR1 register.</span></div><div class="line"><a name="l09839"></a><span class="lineno"> 9839</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09840"></a><span class="lineno"> 9840</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09841"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a29f4683cb9fcd3f5a46f683a71dcba02"> 9841</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_XN       0x10000000  // Instruction Access Disable</span></div><div class="line"><a name="l09842"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7072e28c19fa336d1bb17132d0bff7c7"> 9842</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_AP_M     0x07000000  // Access Privilege</span></div><div class="line"><a name="l09843"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7b72e2b908fe0960c68a280ebbdffd32"> 9843</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_TEX_M    0x00380000  // Type Extension Mask</span></div><div class="line"><a name="l09844"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac68287e2d6d09c5b5d62da878fd83206"> 9844</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_SHAREABLE \</span></div><div class="line"><a name="l09845"></a><span class="lineno"> 9845</span>&#160;<span class="preprocessor">                                0x00040000  // Shareable</span></div><div class="line"><a name="l09846"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaa8f4f96178cf44e634e6326f3dad741"> 9846</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_CACHEABLE \</span></div><div class="line"><a name="l09847"></a><span class="lineno"> 9847</span>&#160;<span class="preprocessor">                                0x00020000  // Cacheable</span></div><div class="line"><a name="l09848"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4e3f30d0b230690339035526ff704e85"> 9848</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_BUFFRABLE \</span></div><div class="line"><a name="l09849"></a><span class="lineno"> 9849</span>&#160;<span class="preprocessor">                                0x00010000  // Bufferable</span></div><div class="line"><a name="l09850"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a04dcd94c3b5631a44851a0f6e65002a7"> 9850</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_SRD_M    0x0000FF00  // Subregion Disable Bits</span></div><div class="line"><a name="l09851"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7ff870ff37dd559668f383a1ce53adc8"> 9851</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_SIZE_M   0x0000003E  // Region Size Mask</span></div><div class="line"><a name="l09852"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a65c0f6fd50f8ee9106e758d8d0b86595"> 9852</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1_ENABLE   0x00000001  // Region Enable</span></div><div class="line"><a name="l09853"></a><span class="lineno"> 9853</span>&#160;</div><div class="line"><a name="l09854"></a><span class="lineno"> 9854</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09855"></a><span class="lineno"> 9855</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09856"></a><span class="lineno"> 9856</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_BASE2 register.</span></div><div class="line"><a name="l09857"></a><span class="lineno"> 9857</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09858"></a><span class="lineno"> 9858</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09859"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acba95fe8d6bf82f39b99e017246b3dae"> 9859</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE2_ADDR_M   0xFFFFFFE0  // Base Address Mask</span></div><div class="line"><a name="l09860"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6d134baacbb39af311a88881d3a2cd72"> 9860</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE2_VALID    0x00000010  // Region Number Valid</span></div><div class="line"><a name="l09861"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a601c0cca0f8c7747e377a9dd6893375b"> 9861</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE2_REGION_M 0x00000007  // Region Number</span></div><div class="line"><a name="l09862"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a33f894b48f48e7c30ee31362bc12d8c9"> 9862</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE2_ADDR_S   5</span></div><div class="line"><a name="l09863"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af63a4f0aeaa6ad1e3e6a1c1152a26830"> 9863</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE2_REGION_S 0</span></div><div class="line"><a name="l09864"></a><span class="lineno"> 9864</span>&#160;</div><div class="line"><a name="l09865"></a><span class="lineno"> 9865</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09866"></a><span class="lineno"> 9866</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09867"></a><span class="lineno"> 9867</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_ATTR2 register.</span></div><div class="line"><a name="l09868"></a><span class="lineno"> 9868</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09869"></a><span class="lineno"> 9869</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09870"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abf2734d028511db91b139f31c0ac1cc9"> 9870</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_XN       0x10000000  // Instruction Access Disable</span></div><div class="line"><a name="l09871"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1ec5b4ab16369d31796f8858ac51df50"> 9871</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_AP_M     0x07000000  // Access Privilege</span></div><div class="line"><a name="l09872"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6d8a4af2b9d958c6048278fc65635fdf"> 9872</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_TEX_M    0x00380000  // Type Extension Mask</span></div><div class="line"><a name="l09873"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3f1fca4b87fd28eca5bb218486f7c20c"> 9873</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_SHAREABLE \</span></div><div class="line"><a name="l09874"></a><span class="lineno"> 9874</span>&#160;<span class="preprocessor">                                0x00040000  // Shareable</span></div><div class="line"><a name="l09875"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#accde39d4df78eee215ecfd31f0915a06"> 9875</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_CACHEABLE \</span></div><div class="line"><a name="l09876"></a><span class="lineno"> 9876</span>&#160;<span class="preprocessor">                                0x00020000  // Cacheable</span></div><div class="line"><a name="l09877"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aaf3b2b436f156db870193537cb156d56"> 9877</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_BUFFRABLE \</span></div><div class="line"><a name="l09878"></a><span class="lineno"> 9878</span>&#160;<span class="preprocessor">                                0x00010000  // Bufferable</span></div><div class="line"><a name="l09879"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#abc84361c51526b645302b0e614b8748c"> 9879</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_SRD_M    0x0000FF00  // Subregion Disable Bits</span></div><div class="line"><a name="l09880"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a35186d475ec634fbe6d0bd67840ea160"> 9880</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_SIZE_M   0x0000003E  // Region Size Mask</span></div><div class="line"><a name="l09881"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae70e63e1db7e033e431a636d46017e96"> 9881</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2_ENABLE   0x00000001  // Region Enable</span></div><div class="line"><a name="l09882"></a><span class="lineno"> 9882</span>&#160;</div><div class="line"><a name="l09883"></a><span class="lineno"> 9883</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09884"></a><span class="lineno"> 9884</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09885"></a><span class="lineno"> 9885</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_BASE3 register.</span></div><div class="line"><a name="l09886"></a><span class="lineno"> 9886</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09887"></a><span class="lineno"> 9887</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09888"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af89d2223118d0fac6ab77fd2968ed85f"> 9888</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE3_ADDR_M   0xFFFFFFE0  // Base Address Mask</span></div><div class="line"><a name="l09889"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aee49720701deacb73074fed3fea588d0"> 9889</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE3_VALID    0x00000010  // Region Number Valid</span></div><div class="line"><a name="l09890"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0be17d582c6a10af0041de9a7f5d84e6"> 9890</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE3_REGION_M 0x00000007  // Region Number</span></div><div class="line"><a name="l09891"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a9834708490d4c969d64fdbd093176cff"> 9891</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE3_ADDR_S   5</span></div><div class="line"><a name="l09892"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4b50590d57175359a1f166d194d0707e"> 9892</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE3_REGION_S 0</span></div><div class="line"><a name="l09893"></a><span class="lineno"> 9893</span>&#160;</div><div class="line"><a name="l09894"></a><span class="lineno"> 9894</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09895"></a><span class="lineno"> 9895</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09896"></a><span class="lineno"> 9896</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MPU_ATTR3 register.</span></div><div class="line"><a name="l09897"></a><span class="lineno"> 9897</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09898"></a><span class="lineno"> 9898</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09899"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a3c8ae1006388b81876570e5019fb53c7"> 9899</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_XN       0x10000000  // Instruction Access Disable</span></div><div class="line"><a name="l09900"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af9a5c0c48528b56dd8137eb1b86c7aee"> 9900</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_AP_M     0x07000000  // Access Privilege</span></div><div class="line"><a name="l09901"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7ab0a8f9676ecdab81ec7e6de45d91ed"> 9901</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_TEX_M    0x00380000  // Type Extension Mask</span></div><div class="line"><a name="l09902"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aef284e63d8717b1e4529328c1b83f1b6"> 9902</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_SHAREABLE \</span></div><div class="line"><a name="l09903"></a><span class="lineno"> 9903</span>&#160;<span class="preprocessor">                                0x00040000  // Shareable</span></div><div class="line"><a name="l09904"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeac9a463c85364f08f35e588dc827d6f"> 9904</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_CACHEABLE \</span></div><div class="line"><a name="l09905"></a><span class="lineno"> 9905</span>&#160;<span class="preprocessor">                                0x00020000  // Cacheable</span></div><div class="line"><a name="l09906"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aae9cd68499c3e3a36a35868caa1ff057"> 9906</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_BUFFRABLE \</span></div><div class="line"><a name="l09907"></a><span class="lineno"> 9907</span>&#160;<span class="preprocessor">                                0x00010000  // Bufferable</span></div><div class="line"><a name="l09908"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a23f7a294f288d903d288b135906e9359"> 9908</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_SRD_M    0x0000FF00  // Subregion Disable Bits</span></div><div class="line"><a name="l09909"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad233d82f2708cacbbb9795c61b1fc8e8"> 9909</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_SIZE_M   0x0000003E  // Region Size Mask</span></div><div class="line"><a name="l09910"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac242ad42416493eee2441185fef6f47c"> 9910</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3_ENABLE   0x00000001  // Region Enable</span></div><div class="line"><a name="l09911"></a><span class="lineno"> 9911</span>&#160;</div><div class="line"><a name="l09912"></a><span class="lineno"> 9912</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09913"></a><span class="lineno"> 9913</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09914"></a><span class="lineno"> 9914</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DBG_CTRL register.</span></div><div class="line"><a name="l09915"></a><span class="lineno"> 9915</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09916"></a><span class="lineno"> 9916</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09917"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a68296dafc8d10affd3c6e588f696f86d"> 9917</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_DBGKEY_M  0xFFFF0000  // Debug key mask</span></div><div class="line"><a name="l09918"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1d7d1d1d3bb2ada932675be4ccf9e962"> 9918</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_DBGKEY    0xA05F0000  // Debug key</span></div><div class="line"><a name="l09919"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a04815c31005662fe2819c1f6a8ba27d1"> 9919</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_S_RESET_ST \</span></div><div class="line"><a name="l09920"></a><span class="lineno"> 9920</span>&#160;<span class="preprocessor">                                0x02000000  // Core has reset since last read</span></div><div class="line"><a name="l09921"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a43f6f9a141f548044d9181ea4c47314f"> 9921</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_S_RETIRE_ST \</span></div><div class="line"><a name="l09922"></a><span class="lineno"> 9922</span>&#160;<span class="preprocessor">                                0x01000000  // Core has executed insruction</span></div><div class="line"><a name="l09923"></a><span class="lineno"> 9923</span>&#160;                                            <span class="comment">// since last read</span></div><div class="line"><a name="l09924"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2f1360c10985414a24a3e46e219fbb03"> 9924</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_S_LOCKUP  0x00080000  // Core is locked up</span></div><div class="line"><a name="l09925"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a48bbe3c2c1fff2c341f8ee3e9c154f53"> 9925</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_S_SLEEP   0x00040000  // Core is sleeping</span></div><div class="line"><a name="l09926"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab819524d6bd02293be7c2bb5b959727a"> 9926</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_S_HALT    0x00020000  // Core status on halt</span></div><div class="line"><a name="l09927"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a27ad53b5a892fc48fd54b7a8663fdd10"> 9927</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_S_REGRDY  0x00010000  // Register read/write available</span></div><div class="line"><a name="l09928"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa669ecb0aac456286ac2c8389cd0fb78"> 9928</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_C_SNAPSTALL \</span></div><div class="line"><a name="l09929"></a><span class="lineno"> 9929</span>&#160;<span class="preprocessor">                                0x00000020  // Breaks a stalled load/store</span></div><div class="line"><a name="l09930"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af0f524f902e00e2eec94eb7340d1a075"> 9930</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_C_MASKINT 0x00000008  // Mask interrupts when stepping</span></div><div class="line"><a name="l09931"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae2a2710a24817515263cdc4c5646cc78"> 9931</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_C_STEP    0x00000004  // Step the core</span></div><div class="line"><a name="l09932"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae7323bdeddc13f4147467395181c61f0"> 9932</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_C_HALT    0x00000002  // Halt the core</span></div><div class="line"><a name="l09933"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1af3af0f4a87ee8e825af7db2ad4f5c7"> 9933</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_C_DEBUGEN 0x00000001  // Enable debug</span></div><div class="line"><a name="l09934"></a><span class="lineno"> 9934</span>&#160;</div><div class="line"><a name="l09935"></a><span class="lineno"> 9935</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09936"></a><span class="lineno"> 9936</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09937"></a><span class="lineno"> 9937</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DBG_XFER register.</span></div><div class="line"><a name="l09938"></a><span class="lineno"> 9938</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09939"></a><span class="lineno"> 9939</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09940"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4363f1b140a394d4546d87362b35184a"> 9940</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_WNR   0x00010000  // Write or not read</span></div><div class="line"><a name="l09941"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a25010782401aab47a2474c99f2ea8673"> 9941</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_SEL_M 0x0000001F  // Register</span></div><div class="line"><a name="l09942"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ab9e8cd85a9488bc73409d050b9d3a648"> 9942</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R0    0x00000000  // Register R0</span></div><div class="line"><a name="l09943"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8026cfbb9852c4cb7da0124aa85df72d"> 9943</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R1    0x00000001  // Register R1</span></div><div class="line"><a name="l09944"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af06d0ea539ab300ffa668a4fd172309e"> 9944</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R2    0x00000002  // Register R2</span></div><div class="line"><a name="l09945"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad38998f1fea0b8d62e626c4caf1a5fab"> 9945</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R3    0x00000003  // Register R3</span></div><div class="line"><a name="l09946"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa80f0a13fcb7960f061754eaf0dfd0f8"> 9946</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R4    0x00000004  // Register R4</span></div><div class="line"><a name="l09947"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a17e0e693d8086e0e6c4f570f0dc5c113"> 9947</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R5    0x00000005  // Register R5</span></div><div class="line"><a name="l09948"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6ee33902166d49c898ec83bf81336163"> 9948</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R6    0x00000006  // Register R6</span></div><div class="line"><a name="l09949"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0f0032145d66b2ed4d804db4c01db6d3"> 9949</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R7    0x00000007  // Register R7</span></div><div class="line"><a name="l09950"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5e396ebcbd71892549bce816caf87c19"> 9950</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R8    0x00000008  // Register R8</span></div><div class="line"><a name="l09951"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae9cca789967314c66aef84e7a0e70dbe"> 9951</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R9    0x00000009  // Register R9</span></div><div class="line"><a name="l09952"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa34dba18d01d2f93c0cafeaf09b0ee2e"> 9952</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R10   0x0000000A  // Register R10</span></div><div class="line"><a name="l09953"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aa4c9f09dd8ffaf69be69e04ec46c320c"> 9953</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R11   0x0000000B  // Register R11</span></div><div class="line"><a name="l09954"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af9553a2acf5a29d7afb8ff1aac08bc9c"> 9954</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R12   0x0000000C  // Register R12</span></div><div class="line"><a name="l09955"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeb358bbb64f7f9748996d1338a35ebdc"> 9955</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R13   0x0000000D  // Register R13</span></div><div class="line"><a name="l09956"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#aeb4a50fc2afe7a778bac0b9b8c9b5477"> 9956</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R14   0x0000000E  // Register R14</span></div><div class="line"><a name="l09957"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a27d827589e847679e6826a0d94e0db04"> 9957</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R15   0x0000000F  // Register R15</span></div><div class="line"><a name="l09958"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a168f663bfbdea55098aa87b939c58efa"> 9958</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_FLAGS 0x00000010  // xPSR/Flags register</span></div><div class="line"><a name="l09959"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad727a0344f2d55b102e6b9b38da91f50"> 9959</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_MSP   0x00000011  // Main SP</span></div><div class="line"><a name="l09960"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac5755dacfce4b36503224958efdcb962"> 9960</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_PSP   0x00000012  // Process SP</span></div><div class="line"><a name="l09961"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac9609aae9e21381fc11b2724a45ef795"> 9961</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_DSP   0x00000013  // Deep SP</span></div><div class="line"><a name="l09962"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ae7ebfc31bb5afd5421d860dd154bb564"> 9962</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_CFBP  0x00000014  // Control/Fault/BasePri/PriMask</span></div><div class="line"><a name="l09963"></a><span class="lineno"> 9963</span>&#160;</div><div class="line"><a name="l09964"></a><span class="lineno"> 9964</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09965"></a><span class="lineno"> 9965</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09966"></a><span class="lineno"> 9966</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DBG_DATA register.</span></div><div class="line"><a name="l09967"></a><span class="lineno"> 9967</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09968"></a><span class="lineno"> 9968</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09969"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a6e4738712ea442101639a01d747ea507"> 9969</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_DATA_M         0xFFFFFFFF  // Data temporary cache</span></div><div class="line"><a name="l09970"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a279868e1852f9eb9495a2f77069e8476"> 9970</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_DATA_S         0</span></div><div class="line"><a name="l09971"></a><span class="lineno"> 9971</span>&#160;</div><div class="line"><a name="l09972"></a><span class="lineno"> 9972</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09973"></a><span class="lineno"> 9973</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09974"></a><span class="lineno"> 9974</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DBG_INT register.</span></div><div class="line"><a name="l09975"></a><span class="lineno"> 9975</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09976"></a><span class="lineno"> 9976</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09977"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a0ca3971456db78338e5ec4a016fb3d7d"> 9977</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_HARDERR    0x00000400  // Debug trap on hard fault</span></div><div class="line"><a name="l09978"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#af8cae2b8bd8ecf494e5936a0d5282882"> 9978</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_INTERR     0x00000200  // Debug trap on interrupt errors</span></div><div class="line"><a name="l09979"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad356c275a10a10f48addefd3deedb467"> 9979</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_BUSERR     0x00000100  // Debug trap on bus error</span></div><div class="line"><a name="l09980"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1f5482a1c39293c456220007e2f84548"> 9980</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_STATERR    0x00000080  // Debug trap on usage fault state</span></div><div class="line"><a name="l09981"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2ca97da8b4964ec35f159f0796e3a42c"> 9981</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_CHKERR     0x00000040  // Debug trap on usage fault check</span></div><div class="line"><a name="l09982"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a67a25fad3318cec5e95698759837d0a8"> 9982</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_NOCPERR    0x00000020  // Debug trap on coprocessor error</span></div><div class="line"><a name="l09983"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a762f7d796550d52054f6527de2e57c01"> 9983</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_MMERR      0x00000010  // Debug trap on mem manage fault</span></div><div class="line"><a name="l09984"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8ded69b901d927ff3dac8863a190fe21"> 9984</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_RESET      0x00000008  // Core reset status</span></div><div class="line"><a name="l09985"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2a9437627040bc316ee111994c766de7"> 9985</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_RSTPENDCLR 0x00000004  // Clear pending core reset</span></div><div class="line"><a name="l09986"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a28c92f14c9d7ec05fc41a8e86538bc81"> 9986</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_RSTPENDING 0x00000002  // Core reset is pending</span></div><div class="line"><a name="l09987"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a15e3344e9fa3a95506c85220e961553a"> 9987</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_RSTVCATCH  0x00000001  // Reset vector catch</span></div><div class="line"><a name="l09988"></a><span class="lineno"> 9988</span>&#160;</div><div class="line"><a name="l09989"></a><span class="lineno"> 9989</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09990"></a><span class="lineno"> 9990</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09991"></a><span class="lineno"> 9991</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_SW_TRIG register.</span></div><div class="line"><a name="l09992"></a><span class="lineno"> 9992</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09993"></a><span class="lineno"> 9993</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09994"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a70d5b6689b24a1fa39bb2e42423f4976"> 9994</a></span>&#160;<span class="preprocessor">#define NVIC_SW_TRIG_INTID_M    0x000000FF  // Interrupt ID</span></div><div class="line"><a name="l09995"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5f102ef013275994a118fc7f99dd9637"> 9995</a></span>&#160;<span class="preprocessor">#define NVIC_SW_TRIG_INTID_S    0</span></div><div class="line"><a name="l09996"></a><span class="lineno"> 9996</span>&#160;</div><div class="line"><a name="l09997"></a><span class="lineno"> 9997</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l09998"></a><span class="lineno"> 9998</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l09999"></a><span class="lineno"> 9999</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_FPCC register.</span></div><div class="line"><a name="l10000"></a><span class="lineno">10000</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10001"></a><span class="lineno">10001</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10002"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a831d8a5dde4fa7fb3b3b7a7d7b324fad">10002</a></span>&#160;<span class="preprocessor">#define NVIC_FPCC_ASPEN         0x80000000  // Automatic State Preservation</span></div><div class="line"><a name="l10003"></a><span class="lineno">10003</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l10004"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ad8cb3d19d0e95f658a16b06185b55340">10004</a></span>&#160;<span class="preprocessor">#define NVIC_FPCC_LSPEN         0x40000000  // Lazy State Preservation Enable</span></div><div class="line"><a name="l10005"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a447b88dde60e27814f1fc0168be16428">10005</a></span>&#160;<span class="preprocessor">#define NVIC_FPCC_MONRDY        0x00000100  // Monitor Ready</span></div><div class="line"><a name="l10006"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a5cb2405ba90aee8ea5a07f7822c2714d">10006</a></span>&#160;<span class="preprocessor">#define NVIC_FPCC_BFRDY         0x00000040  // Bus Fault Ready</span></div><div class="line"><a name="l10007"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a634ee7a2fe8f458a11a57cdbe8824ccf">10007</a></span>&#160;<span class="preprocessor">#define NVIC_FPCC_MMRDY         0x00000020  // Memory Management Fault Ready</span></div><div class="line"><a name="l10008"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8eeeea1e591058d72e4d07580f9baf42">10008</a></span>&#160;<span class="preprocessor">#define NVIC_FPCC_HFRDY         0x00000010  // Hard Fault Ready</span></div><div class="line"><a name="l10009"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7176f0448ba0ba556f72954086c99692">10009</a></span>&#160;<span class="preprocessor">#define NVIC_FPCC_THREAD        0x00000008  // Thread Mode</span></div><div class="line"><a name="l10010"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a8e7123d79721492797e66f713909e937">10010</a></span>&#160;<span class="preprocessor">#define NVIC_FPCC_USER          0x00000002  // User Privilege Level</span></div><div class="line"><a name="l10011"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afefaf92d05cedfe66610d57c4b650ba8">10011</a></span>&#160;<span class="preprocessor">#define NVIC_FPCC_LSPACT        0x00000001  // Lazy State Preservation Active</span></div><div class="line"><a name="l10012"></a><span class="lineno">10012</span>&#160;</div><div class="line"><a name="l10013"></a><span class="lineno">10013</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10014"></a><span class="lineno">10014</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10015"></a><span class="lineno">10015</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_FPCA register.</span></div><div class="line"><a name="l10016"></a><span class="lineno">10016</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10017"></a><span class="lineno">10017</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10018"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1c6b72a60006f56b3cd95cbb34e4a4e2">10018</a></span>&#160;<span class="preprocessor">#define NVIC_FPCA_ADDRESS_M     0xFFFFFFF8  // Address</span></div><div class="line"><a name="l10019"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#acfe4bca29fc6a9ad514f2cd75f7bf09a">10019</a></span>&#160;<span class="preprocessor">#define NVIC_FPCA_ADDRESS_S     3</span></div><div class="line"><a name="l10020"></a><span class="lineno">10020</span>&#160;</div><div class="line"><a name="l10021"></a><span class="lineno">10021</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10022"></a><span class="lineno">10022</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10023"></a><span class="lineno">10023</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_FPDSC register.</span></div><div class="line"><a name="l10024"></a><span class="lineno">10024</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10025"></a><span class="lineno">10025</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10026"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a7dce814dc2f7197b2d03d48bf5799e86">10026</a></span>&#160;<span class="preprocessor">#define NVIC_FPDSC_AHP          0x04000000  // AHP Bit Default</span></div><div class="line"><a name="l10027"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a659660ab1554f1a2921033fb6cb2a660">10027</a></span>&#160;<span class="preprocessor">#define NVIC_FPDSC_DN           0x02000000  // DN Bit Default</span></div><div class="line"><a name="l10028"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#afde0188e0885a5f4d62ea5ed0e79a2b8">10028</a></span>&#160;<span class="preprocessor">#define NVIC_FPDSC_FZ           0x01000000  // FZ Bit Default</span></div><div class="line"><a name="l10029"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#ac79308335aa4534c6309c2cb22cf29cc">10029</a></span>&#160;<span class="preprocessor">#define NVIC_FPDSC_RMODE_M      0x00C00000  // RMODE Bit Default</span></div><div class="line"><a name="l10030"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a1034c37388f775ae4957e4898c5bb368">10030</a></span>&#160;<span class="preprocessor">#define NVIC_FPDSC_RMODE_RN     0x00000000  // Round to Nearest (RN) mode</span></div><div class="line"><a name="l10031"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a06a9e046759815abfee6411e911b6058">10031</a></span>&#160;<span class="preprocessor">#define NVIC_FPDSC_RMODE_RP     0x00400000  // Round towards Plus Infinity (RP)</span></div><div class="line"><a name="l10032"></a><span class="lineno">10032</span>&#160;                                            <span class="comment">// mode</span></div><div class="line"><a name="l10033"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a4d88e29efa21697f69c424d8e1ef7d9d">10033</a></span>&#160;<span class="preprocessor">#define NVIC_FPDSC_RMODE_RM     0x00800000  // Round towards Minus Infinity</span></div><div class="line"><a name="l10034"></a><span class="lineno">10034</span>&#160;                                            <span class="comment">// (RM) mode</span></div><div class="line"><a name="l10035"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a2dd9839afba8e666045bc7d27bb9274f">10035</a></span>&#160;<span class="preprocessor">#define NVIC_FPDSC_RMODE_RZ     0x00C00000  // Round towards Zero (RZ) mode</span></div><div class="line"><a name="l10036"></a><span class="lineno">10036</span>&#160;</div><div class="line"><a name="l10037"></a><span class="lineno">10037</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10038"></a><span class="lineno">10038</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10039"></a><span class="lineno">10039</span>&#160;<span class="comment">// The following definitions are deprecated.</span></div><div class="line"><a name="l10040"></a><span class="lineno">10040</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10041"></a><span class="lineno">10041</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10042"></a><span class="lineno">10042</span>&#160;<span class="preprocessor">#ifndef DEPRECATED</span></div><div class="line"><a name="l10043"></a><span class="lineno">10043</span>&#160;</div><div class="line"><a name="l10044"></a><span class="lineno">10044</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10045"></a><span class="lineno">10045</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10046"></a><span class="lineno">10046</span>&#160;<span class="comment">// Deprecated defines for the EEPROM register offsets.</span></div><div class="line"><a name="l10047"></a><span class="lineno">10047</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10048"></a><span class="lineno">10048</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10049"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a662b56d7cf377300442bc040894a42e7">10049</a></span>&#160;<span class="preprocessor">#define EEPROM_EEPROMPP_R       (*((volatile unsigned long *)0x400AFFC0))</span></div><div class="line"><a name="l10050"></a><span class="lineno">10050</span>&#160;</div><div class="line"><a name="l10051"></a><span class="lineno">10051</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10052"></a><span class="lineno">10052</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10053"></a><span class="lineno">10053</span>&#160;<span class="comment">// Deprecated defines for the bit fields in the EEPROM_EEPROMPP register.</span></div><div class="line"><a name="l10054"></a><span class="lineno">10054</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l10055"></a><span class="lineno">10055</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l10056"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a90e44232f21e22e78954aec514063ef8">10056</a></span>&#160;<span class="preprocessor">#define EEPROM_EEPROMPP_SIZE_M  0x0000001F  // EEPROM Size</span></div><div class="line"><a name="l10057"></a><span class="lineno"><a class="line" href="cortex-m4-def_8h.html#a27558546cf2edf248efbc994d4b5be26">10057</a></span>&#160;<span class="preprocessor">#define EEPROM_EEPROMPP_SIZE_S  0</span></div><div class="line"><a name="l10058"></a><span class="lineno">10058</span>&#160;</div><div class="line"><a name="l10059"></a><span class="lineno">10059</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l10060"></a><span class="lineno">10060</span>&#160;</div><div class="line"><a name="l10061"></a><span class="lineno">10061</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l10062"></a><span class="lineno">10062</span>&#160;}</div><div class="line"><a name="l10063"></a><span class="lineno">10063</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l10064"></a><span class="lineno">10064</span>&#160;</div><div class="line"><a name="l10065"></a><span class="lineno">10065</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STELLARIS_CORTEX_M4_DEF_H */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:03 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
