//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32267302
// Cuda compilation tools, release 12.0, V12.0.140
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	kernel_lilypad_pow
.extern .func  (.param .b64 func_retval0) malloc
(
	.param .b64 malloc_param_0
)
;
.extern .func free
(
	.param .b64 free_param_0
)
;
.const .align 8 .b8 CUDA_KECCAK_CONSTS[192] = {1, 0, 0, 0, 0, 0, 0, 0, 130, 128, 0, 0, 0, 0, 0, 0, 138, 128, 0, 0, 0, 0, 0, 128, 0, 128, 0, 128, 0, 0, 0, 128, 139, 128, 0, 0, 0, 0, 0, 0, 1, 0, 0, 128, 0, 0, 0, 0, 129, 128, 0, 128, 0, 0, 0, 128, 9, 128, 0, 0, 0, 0, 0, 128, 138, 0, 0, 0, 0, 0, 0, 0, 136, 0, 0, 0, 0, 0, 0, 0, 9, 128, 0, 128, 0, 0, 0, 0, 10, 0, 0, 128, 0, 0, 0, 0, 139, 128, 0, 128, 0, 0, 0, 0, 139, 0, 0, 0, 0, 0, 0, 128, 137, 128, 0, 0, 0, 0, 0, 128, 3, 128, 0, 0, 0, 0, 0, 128, 2, 128, 0, 0, 0, 0, 0, 128, 128, 0, 0, 0, 0, 0, 0, 128, 10, 128, 0, 0, 0, 0, 0, 0, 10, 0, 0, 128, 0, 0, 0, 128, 129, 128, 0, 128, 0, 0, 0, 128, 128, 128, 0, 0, 0, 0, 0, 128, 1, 0, 0, 128, 0, 0, 0, 0, 8, 128, 0, 128, 0, 0, 0, 128};

.visible .entry kernel_lilypad_pow(
	.param .u64 kernel_lilypad_pow_param_0,
	.param .u64 kernel_lilypad_pow_param_1,
	.param .u64 kernel_lilypad_pow_param_2,
	.param .u32 kernel_lilypad_pow_param_3,
	.param .u64 kernel_lilypad_pow_param_4,
	.param .u64 kernel_lilypad_pow_param_5,
	.param .u64 kernel_lilypad_pow_param_6
)
{
	.local .align 16 .b8 	__local_depot0[528];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<66>;
	.reg .b16 	%rs<129>;
	.reg .b32 	%r<770>;
	.reg .b64 	%rd<1890>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd497, [kernel_lilypad_pow_param_0];
	ld.param.u64 	%rd498, [kernel_lilypad_pow_param_1];
	ld.param.u64 	%rd499, [kernel_lilypad_pow_param_2];
	ld.param.u32 	%r43, [kernel_lilypad_pow_param_3];
	ld.param.u64 	%rd500, [kernel_lilypad_pow_param_4];
	ld.param.u64 	%rd501, [kernel_lilypad_pow_param_5];
	ld.param.u64 	%rd502, [kernel_lilypad_pow_param_6];
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd2, %SPL, 64;
	add.u64 	%rd3, %SPL, 96;
	mov.u32 	%r44, %ntid.x;
	mov.u32 	%r45, %ctaid.x;
	mov.u32 	%r46, %tid.x;
	mad.lo.s32 	%r1, %r45, %r44, %r46;
	setp.ge.u32 	%p1, %r1, %r43;
	@%p1 bra 	$L__BB0_98;

	cvta.to.global.u64 	%rd4, %rd498;
	cvta.to.global.u64 	%rd5, %rd497;
	cvta.to.global.u64 	%rd6, %rd499;
	cvta.to.global.u64 	%rd7, %rd502;
	cvta.to.global.u64 	%rd8, %rd501;
	cvta.to.global.u64 	%rd9, %rd500;
	mov.u64 	%rd1721, 0;
	mov.u32 	%r755, 0;

$L__BB0_2:
	add.s64 	%rd507, %rd5, %rd1721;
	ld.global.u8 	%rs65, [%rd507];
	add.s64 	%rd508, %rd1, %rd1721;
	st.local.u8 	[%rd508], %rs65;
	add.s64 	%rd1721, %rd1721, 1;
	add.s32 	%r755, %r755, 1;
	setp.lt.u32 	%p2, %r755, 32;
	@%p2 bra 	$L__BB0_2;

	mov.u64 	%rd510, 32;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd510;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64 	%rd12, [retval0+0];
	} // callseq 0
	ld.global.u32 	%rd511, [%rd4];
	mov.u64 	%rd1722, 0;
	cvt.u64.u32 	%rd512, %r1;
	add.s64 	%rd513, %rd511, %rd512;
	cvt.u32.u64 	%r48, %rd513;
	st.u32 	[%rd12], %r48;
	shr.u64 	%rd514, %rd513, 32;
	ld.global.u32 	%rd515, [%rd4+4];
	add.s64 	%rd516, %rd514, %rd515;
	cvt.u32.u64 	%r49, %rd516;
	st.u32 	[%rd12+4], %r49;
	shr.u64 	%rd517, %rd516, 32;
	ld.global.u32 	%rd518, [%rd4+8];
	add.s64 	%rd519, %rd517, %rd518;
	cvt.u32.u64 	%r50, %rd519;
	st.u32 	[%rd12+8], %r50;
	shr.u64 	%rd520, %rd519, 32;
	ld.global.u32 	%rd521, [%rd4+12];
	add.s64 	%rd522, %rd520, %rd521;
	cvt.u32.u64 	%r51, %rd522;
	st.u32 	[%rd12+12], %r51;
	shr.u64 	%rd523, %rd522, 32;
	ld.global.u32 	%rd524, [%rd4+16];
	add.s64 	%rd525, %rd523, %rd524;
	cvt.u32.u64 	%r52, %rd525;
	st.u32 	[%rd12+16], %r52;
	shr.u64 	%rd526, %rd525, 32;
	ld.global.u32 	%rd527, [%rd4+20];
	add.s64 	%rd528, %rd526, %rd527;
	cvt.u32.u64 	%r53, %rd528;
	st.u32 	[%rd12+20], %r53;
	shr.u64 	%rd529, %rd528, 32;
	ld.global.u32 	%rd530, [%rd4+24];
	add.s64 	%rd531, %rd529, %rd530;
	cvt.u32.u64 	%r54, %rd531;
	st.u32 	[%rd12+24], %r54;
	shr.u64 	%rd532, %rd531, 32;
	cvt.u32.u64 	%r55, %rd532;
	ld.global.u32 	%r56, [%rd4+28];
	add.s32 	%r57, %r56, %r55;
	shr.u32 	%r58, %r57, 24;
	st.u8 	[%rd12], %r58;
	st.u8 	[%rd12+31], %rd513;
	shr.u32 	%r59, %r48, 8;
	shr.u32 	%r60, %r57, 16;
	st.u8 	[%rd12+1], %r60;
	st.u8 	[%rd12+30], %r59;
	shr.u32 	%r61, %r48, 16;
	shr.u32 	%r62, %r57, 8;
	st.u8 	[%rd12+2], %r62;
	st.u8 	[%rd12+29], %r61;
	shr.u32 	%r63, %r48, 24;
	st.u8 	[%rd12+3], %r57;
	st.u8 	[%rd12+28], %r63;
	shr.u32 	%r64, %r54, 24;
	st.u8 	[%rd12+4], %r64;
	st.u8 	[%rd12+27], %rd516;
	shr.u32 	%r65, %r49, 8;
	shr.u32 	%r66, %r54, 16;
	st.u8 	[%rd12+5], %r66;
	st.u8 	[%rd12+26], %r65;
	shr.u32 	%r67, %r49, 16;
	shr.u32 	%r68, %r54, 8;
	st.u8 	[%rd12+6], %r68;
	st.u8 	[%rd12+25], %r67;
	shr.u32 	%r69, %r49, 24;
	st.u8 	[%rd12+7], %rd531;
	st.u8 	[%rd12+24], %r69;
	shr.u32 	%r70, %r53, 24;
	st.u8 	[%rd12+8], %r70;
	st.u8 	[%rd12+23], %rd519;
	shr.u32 	%r71, %r50, 8;
	shr.u32 	%r72, %r53, 16;
	st.u8 	[%rd12+9], %r72;
	st.u8 	[%rd12+22], %r71;
	shr.u32 	%r73, %r50, 16;
	shr.u32 	%r74, %r53, 8;
	st.u8 	[%rd12+10], %r74;
	st.u8 	[%rd12+21], %r73;
	shr.u32 	%r75, %r50, 24;
	st.u8 	[%rd12+11], %rd528;
	st.u8 	[%rd12+20], %r75;
	shr.u32 	%r76, %r52, 24;
	st.u8 	[%rd12+12], %r76;
	st.u8 	[%rd12+19], %rd522;
	shr.u32 	%r77, %r51, 8;
	shr.u32 	%r78, %r52, 16;
	st.u8 	[%rd12+13], %r78;
	st.u8 	[%rd12+18], %r77;
	shr.u32 	%r79, %r51, 16;
	shr.u32 	%r80, %r52, 8;
	st.u8 	[%rd12+14], %r80;
	st.u8 	[%rd12+17], %r79;
	shr.u32 	%r81, %r51, 24;
	st.u8 	[%rd12+15], %rd525;
	st.u8 	[%rd12+16], %r81;

$L__BB0_4:
	add.s64 	%rd533, %rd12, %rd1722;
	ld.u8 	%rs66, [%rd533];
	add.s64 	%rd534, %rd1, %rd1722;
	st.local.u8 	[%rd534+32], %rs66;
	add.s64 	%rd1722, %rd1722, 1;
	setp.lt.u64 	%p3, %rd1722, 32;
	@%p3 bra 	$L__BB0_4;

	mov.u64 	%rd1723, 0;

$L__BB0_6:
	add.s64 	%rd1723, %rd1723, 1;
	add.s64 	%rd536, %rd3, %rd1723;
	mov.u16 	%rs67, 0;
	st.local.u8 	[%rd536], %rs67;
	setp.lt.u64 	%p4, %rd1723, 423;
	@%p4 bra 	$L__BB0_6;

	mov.u64 	%rd1787, 0;
	st.local.u8 	[%rd3], %rs67;
	mov.u32 	%r82, 256;
	st.local.u32 	[%rd3+4], %r82;
	mov.u64 	%rd539, 1088;
	st.local.u64 	[%rd3+8], %rd539;
	mov.u64 	%rd540, 136;
	st.local.u64 	[%rd3+16], %rd540;
	mov.u64 	%rd541, 17;
	st.local.u64 	[%rd3+24], %rd541;
	st.local.u64 	[%rd3+424], %rd1787;
	mov.u64 	%rd1786, %rd1787;

$L__BB0_8:
	ld.local.u64 	%rd1758, [%rd3+16];
	mov.u64 	%rd542, 64;
	sub.s64 	%rd543, %rd542, %rd1758;
	setp.gt.s64 	%p5, %rd1787, %rd543;
	setp.ne.s64 	%p6, %rd1786, 0;
	or.pred  	%p7, %p6, %p5;
	@%p7 bra 	$L__BB0_16;
	bra.uni 	$L__BB0_9;

$L__BB0_16:
	sub.s64 	%rd701, %rd1758, %rd1786;
	sub.s64 	%rd703, %rd542, %rd1787;
	min.s64 	%rd109, %rd701, %rd703;
	setp.eq.s64 	%p12, %rd109, 0;
	@%p12 bra 	$L__BB0_20;

	mov.u64 	%rd1757, 0;

$L__BB0_18:
	add.s64 	%rd705, %rd1787, %rd1757;
	add.s64 	%rd706, %rd1, %rd705;
	ld.local.u8 	%rs69, [%rd706];
	add.s64 	%rd707, %rd1786, %rd1757;
	add.s64 	%rd708, %rd3, %rd707;
	st.local.u8 	[%rd708+232], %rs69;
	add.s64 	%rd1757, %rd1757, 1;
	setp.lt.u64 	%p13, %rd1757, %rd109;
	@%p13 bra 	$L__BB0_18;

	ld.local.u64 	%rd1758, [%rd3+16];

$L__BB0_20:
	add.s64 	%rd1787, %rd109, %rd1787;
	add.s64 	%rd1786, %rd109, %rd1786;
	setp.ne.s64 	%p14, %rd1786, %rd1758;
	@%p14 bra 	$L__BB0_27;

	ld.local.u64 	%rd709, [%rd3+24];
	setp.eq.s64 	%p15, %rd709, 0;
	@%p15 bra 	$L__BB0_24;

	mov.u64 	%rd1759, 0;
	mov.u64 	%rd1760, %rd1759;

$L__BB0_23:
	add.s64 	%rd712, %rd3, %rd1760;
	ld.local.u64 	%rd713, [%rd712+32];
	ld.local.u8 	%rd714, [%rd712+232];
	ld.local.u8 	%rd715, [%rd712+233];
	bfi.b64 	%rd716, %rd715, %rd714, 8, 8;
	ld.local.u8 	%rd717, [%rd712+234];
	ld.local.u8 	%rd718, [%rd712+235];
	bfi.b64 	%rd719, %rd718, %rd717, 8, 8;
	bfi.b64 	%rd720, %rd719, %rd716, 16, 16;
	ld.local.u8 	%rd721, [%rd712+236];
	ld.local.u8 	%rd722, [%rd712+237];
	bfi.b64 	%rd723, %rd722, %rd721, 8, 8;
	ld.local.u8 	%rd724, [%rd712+238];
	ld.local.u8 	%rd725, [%rd712+239];
	bfi.b64 	%rd726, %rd725, %rd724, 8, 8;
	bfi.b64 	%rd727, %rd726, %rd723, 16, 16;
	bfi.b64 	%rd728, %rd727, %rd720, 32, 32;
	xor.b64  	%rd729, %rd713, %rd728;
	st.local.u64 	[%rd712+32], %rd729;
	add.s64 	%rd1760, %rd1760, 8;
	ld.local.u64 	%rd730, [%rd3+24];
	add.s64 	%rd1759, %rd1759, 1;
	setp.lt.u64 	%p16, %rd1759, %rd730;
	@%p16 bra 	$L__BB0_23;

$L__BB0_24:
	ld.local.u64 	%rd1785, [%rd3+32];
	ld.local.u64 	%rd1784, [%rd3+72];
	ld.local.u64 	%rd1783, [%rd3+112];
	ld.local.u64 	%rd1782, [%rd3+152];
	ld.local.u64 	%rd1781, [%rd3+192];
	ld.local.u64 	%rd1780, [%rd3+40];
	ld.local.u64 	%rd1779, [%rd3+80];
	ld.local.u64 	%rd1778, [%rd3+120];
	ld.local.u64 	%rd1777, [%rd3+160];
	ld.local.u64 	%rd1776, [%rd3+200];
	ld.local.u64 	%rd1775, [%rd3+48];
	ld.local.u64 	%rd1774, [%rd3+88];
	ld.local.u64 	%rd1773, [%rd3+128];
	ld.local.u64 	%rd1772, [%rd3+168];
	ld.local.u64 	%rd1771, [%rd3+208];
	ld.local.u64 	%rd1770, [%rd3+56];
	ld.local.u64 	%rd1769, [%rd3+96];
	ld.local.u64 	%rd1768, [%rd3+136];
	ld.local.u64 	%rd1767, [%rd3+176];
	ld.local.u64 	%rd1766, [%rd3+216];
	ld.local.u64 	%rd1765, [%rd3+64];
	ld.local.u64 	%rd1764, [%rd3+104];
	ld.local.u64 	%rd1763, [%rd3+144];
	ld.local.u64 	%rd1762, [%rd3+184];
	ld.local.u64 	%rd1761, [%rd3+224];
	mov.u32 	%r757, 0;

$L__BB0_25:
	xor.b64  	%rd731, %rd1784, %rd1785;
	xor.b64  	%rd732, %rd731, %rd1783;
	xor.b64  	%rd733, %rd732, %rd1782;
	xor.b64  	%rd734, %rd733, %rd1781;
	xor.b64  	%rd735, %rd1779, %rd1780;
	xor.b64  	%rd736, %rd735, %rd1778;
	xor.b64  	%rd737, %rd736, %rd1777;
	xor.b64  	%rd738, %rd737, %rd1776;
	xor.b64  	%rd739, %rd1774, %rd1775;
	xor.b64  	%rd740, %rd739, %rd1773;
	xor.b64  	%rd741, %rd740, %rd1772;
	xor.b64  	%rd742, %rd741, %rd1771;
	xor.b64  	%rd743, %rd1769, %rd1770;
	xor.b64  	%rd744, %rd743, %rd1768;
	xor.b64  	%rd745, %rd744, %rd1767;
	xor.b64  	%rd746, %rd745, %rd1766;
	xor.b64  	%rd747, %rd1764, %rd1765;
	xor.b64  	%rd748, %rd747, %rd1763;
	xor.b64  	%rd749, %rd748, %rd1762;
	xor.b64  	%rd750, %rd749, %rd1761;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r201}, %rd738;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r202,%dummy}, %rd738;
	}
	shf.l.wrap.b32 	%r203, %r202, %r201, 1;
	shf.l.wrap.b32 	%r204, %r201, %r202, 1;
	mov.b64 	%rd751, {%r204, %r203};
	xor.b64  	%rd752, %rd750, %rd751;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r205}, %rd742;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r206,%dummy}, %rd742;
	}
	shf.l.wrap.b32 	%r207, %r206, %r205, 1;
	shf.l.wrap.b32 	%r208, %r205, %r206, 1;
	mov.b64 	%rd753, {%r208, %r207};
	xor.b64  	%rd754, %rd753, %rd734;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r209}, %rd746;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r210,%dummy}, %rd746;
	}
	shf.l.wrap.b32 	%r211, %r210, %r209, 1;
	shf.l.wrap.b32 	%r212, %r209, %r210, 1;
	mov.b64 	%rd755, {%r212, %r211};
	xor.b64  	%rd756, %rd755, %rd738;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r213}, %rd750;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r214,%dummy}, %rd750;
	}
	shf.l.wrap.b32 	%r215, %r214, %r213, 1;
	shf.l.wrap.b32 	%r216, %r213, %r214, 1;
	mov.b64 	%rd757, {%r216, %r215};
	xor.b64  	%rd758, %rd757, %rd742;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r217}, %rd734;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r218,%dummy}, %rd734;
	}
	shf.l.wrap.b32 	%r219, %r218, %r217, 1;
	shf.l.wrap.b32 	%r220, %r217, %r218, 1;
	mov.b64 	%rd759, {%r220, %r219};
	xor.b64  	%rd760, %rd746, %rd759;
	xor.b64  	%rd761, %rd752, %rd1785;
	xor.b64  	%rd762, %rd1784, %rd752;
	xor.b64  	%rd763, %rd1783, %rd752;
	xor.b64  	%rd764, %rd1782, %rd752;
	xor.b64  	%rd765, %rd1781, %rd752;
	xor.b64  	%rd766, %rd1780, %rd754;
	xor.b64  	%rd767, %rd1779, %rd754;
	xor.b64  	%rd768, %rd1778, %rd754;
	xor.b64  	%rd769, %rd1777, %rd754;
	xor.b64  	%rd770, %rd1776, %rd754;
	xor.b64  	%rd771, %rd1775, %rd756;
	xor.b64  	%rd772, %rd1774, %rd756;
	xor.b64  	%rd773, %rd1773, %rd756;
	xor.b64  	%rd774, %rd1772, %rd756;
	xor.b64  	%rd775, %rd1771, %rd756;
	xor.b64  	%rd776, %rd1770, %rd758;
	xor.b64  	%rd777, %rd1769, %rd758;
	xor.b64  	%rd778, %rd1768, %rd758;
	xor.b64  	%rd779, %rd1767, %rd758;
	xor.b64  	%rd780, %rd1766, %rd758;
	xor.b64  	%rd781, %rd1765, %rd760;
	xor.b64  	%rd782, %rd1764, %rd760;
	xor.b64  	%rd783, %rd1763, %rd760;
	xor.b64  	%rd784, %rd1762, %rd760;
	xor.b64  	%rd785, %rd1761, %rd760;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r221}, %rd766;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r222,%dummy}, %rd766;
	}
	shf.l.wrap.b32 	%r223, %r222, %r221, 1;
	shf.l.wrap.b32 	%r224, %r221, %r222, 1;
	mov.b64 	%rd786, {%r224, %r223};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r225,%dummy}, %rd767;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r226}, %rd767;
	}
	shf.r.wrap.b32 	%r227, %r226, %r225, 20;
	shf.r.wrap.b32 	%r228, %r225, %r226, 20;
	mov.b64 	%rd787, {%r228, %r227};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r229}, %rd782;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r230,%dummy}, %rd782;
	}
	shf.l.wrap.b32 	%r231, %r230, %r229, 20;
	shf.l.wrap.b32 	%r232, %r229, %r230, 20;
	mov.b64 	%rd788, {%r232, %r231};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r233,%dummy}, %rd775;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r234}, %rd775;
	}
	shf.r.wrap.b32 	%r235, %r234, %r233, 3;
	shf.r.wrap.b32 	%r236, %r233, %r234, 3;
	mov.b64 	%rd789, {%r236, %r235};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r237,%dummy}, %rd783;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r238}, %rd783;
	}
	shf.r.wrap.b32 	%r239, %r238, %r237, 25;
	shf.r.wrap.b32 	%r240, %r237, %r238, 25;
	mov.b64 	%rd790, {%r240, %r239};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r241}, %rd765;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r242,%dummy}, %rd765;
	}
	shf.l.wrap.b32 	%r243, %r242, %r241, 18;
	shf.l.wrap.b32 	%r244, %r241, %r242, 18;
	mov.b64 	%rd791, {%r244, %r243};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r245,%dummy}, %rd771;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r246}, %rd771;
	}
	shf.r.wrap.b32 	%r247, %r246, %r245, 2;
	shf.r.wrap.b32 	%r248, %r245, %r246, 2;
	mov.b64 	%rd792, {%r248, %r247};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r249,%dummy}, %rd773;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r250}, %rd773;
	}
	shf.r.wrap.b32 	%r251, %r250, %r249, 21;
	shf.r.wrap.b32 	%r252, %r249, %r250, 21;
	mov.b64 	%rd793, {%r252, %r251};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r253}, %rd778;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r254,%dummy}, %rd778;
	}
	shf.l.wrap.b32 	%r255, %r254, %r253, 25;
	shf.l.wrap.b32 	%r256, %r253, %r254, 25;
	mov.b64 	%rd794, {%r256, %r255};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r257}, %rd784;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r258,%dummy}, %rd784;
	}
	shf.l.wrap.b32 	%r259, %r258, %r257, 8;
	shf.l.wrap.b32 	%r260, %r257, %r258, 8;
	mov.b64 	%rd795, {%r260, %r259};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r261,%dummy}, %rd780;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r262}, %rd780;
	}
	shf.r.wrap.b32 	%r263, %r262, %r261, 8;
	shf.r.wrap.b32 	%r264, %r261, %r262, 8;
	mov.b64 	%rd796, {%r264, %r263};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r265,%dummy}, %rd764;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r266}, %rd764;
	}
	shf.r.wrap.b32 	%r267, %r266, %r265, 23;
	shf.r.wrap.b32 	%r268, %r265, %r266, 23;
	mov.b64 	%rd797, {%r268, %r267};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r269}, %rd781;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r270,%dummy}, %rd781;
	}
	shf.l.wrap.b32 	%r271, %r270, %r269, 27;
	shf.l.wrap.b32 	%r272, %r269, %r270, 27;
	mov.b64 	%rd798, {%r272, %r271};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r273}, %rd785;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r274,%dummy}, %rd785;
	}
	shf.l.wrap.b32 	%r275, %r274, %r273, 14;
	shf.l.wrap.b32 	%r276, %r273, %r274, 14;
	mov.b64 	%rd799, {%r276, %r275};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r277}, %rd770;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r278,%dummy}, %rd770;
	}
	shf.l.wrap.b32 	%r279, %r278, %r277, 2;
	shf.l.wrap.b32 	%r280, %r277, %r278, 2;
	mov.b64 	%rd800, {%r280, %r279};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r281,%dummy}, %rd777;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r282}, %rd777;
	}
	shf.r.wrap.b32 	%r283, %r282, %r281, 9;
	shf.r.wrap.b32 	%r284, %r281, %r282, 9;
	mov.b64 	%rd801, {%r284, %r283};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r285,%dummy}, %rd769;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r286}, %rd769;
	}
	shf.r.wrap.b32 	%r287, %r286, %r285, 19;
	shf.r.wrap.b32 	%r288, %r285, %r286, 19;
	mov.b64 	%rd802, {%r288, %r287};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r289,%dummy}, %rd762;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r290}, %rd762;
	}
	shf.r.wrap.b32 	%r291, %r290, %r289, 28;
	shf.r.wrap.b32 	%r292, %r289, %r290, 28;
	mov.b64 	%rd803, {%r292, %r291};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r293}, %rd776;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r294,%dummy}, %rd776;
	}
	shf.l.wrap.b32 	%r295, %r294, %r293, 28;
	shf.l.wrap.b32 	%r296, %r293, %r294, 28;
	mov.b64 	%rd804, {%r296, %r295};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r297}, %rd779;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r298,%dummy}, %rd779;
	}
	shf.l.wrap.b32 	%r299, %r298, %r297, 21;
	shf.l.wrap.b32 	%r300, %r297, %r298, 21;
	mov.b64 	%rd805, {%r300, %r299};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r301}, %rd774;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r302,%dummy}, %rd774;
	}
	shf.l.wrap.b32 	%r303, %r302, %r301, 15;
	shf.l.wrap.b32 	%r304, %r301, %r302, 15;
	mov.b64 	%rd806, {%r304, %r303};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r305}, %rd768;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r306,%dummy}, %rd768;
	}
	shf.l.wrap.b32 	%r307, %r306, %r305, 10;
	shf.l.wrap.b32 	%r308, %r305, %r306, 10;
	mov.b64 	%rd807, {%r308, %r307};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r309}, %rd772;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r310,%dummy}, %rd772;
	}
	shf.l.wrap.b32 	%r311, %r310, %r309, 6;
	shf.l.wrap.b32 	%r312, %r309, %r310, 6;
	mov.b64 	%rd808, {%r312, %r311};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r313}, %rd763;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r314,%dummy}, %rd763;
	}
	shf.l.wrap.b32 	%r315, %r314, %r313, 3;
	shf.l.wrap.b32 	%r316, %r313, %r314, 3;
	mov.b64 	%rd809, {%r316, %r315};
	not.b64 	%rd810, %rd787;
	and.b64  	%rd811, %rd793, %rd810;
	xor.b64  	%rd812, %rd811, %rd761;
	not.b64 	%rd813, %rd793;
	and.b64  	%rd814, %rd805, %rd813;
	xor.b64  	%rd1780, %rd814, %rd787;
	not.b64 	%rd815, %rd805;
	and.b64  	%rd816, %rd799, %rd815;
	xor.b64  	%rd1775, %rd793, %rd816;
	not.b64 	%rd817, %rd799;
	and.b64  	%rd818, %rd761, %rd817;
	xor.b64  	%rd1770, %rd805, %rd818;
	not.b64 	%rd819, %rd761;
	and.b64  	%rd820, %rd787, %rd819;
	xor.b64  	%rd1765, %rd799, %rd820;
	not.b64 	%rd821, %rd788;
	and.b64  	%rd822, %rd809, %rd821;
	xor.b64  	%rd1784, %rd822, %rd804;
	not.b64 	%rd823, %rd809;
	and.b64  	%rd824, %rd802, %rd823;
	xor.b64  	%rd1779, %rd824, %rd788;
	not.b64 	%rd825, %rd802;
	and.b64  	%rd826, %rd789, %rd825;
	xor.b64  	%rd1774, %rd809, %rd826;
	not.b64 	%rd827, %rd789;
	and.b64  	%rd828, %rd804, %rd827;
	xor.b64  	%rd1769, %rd802, %rd828;
	not.b64 	%rd829, %rd804;
	and.b64  	%rd830, %rd788, %rd829;
	xor.b64  	%rd1764, %rd789, %rd830;
	not.b64 	%rd831, %rd808;
	and.b64  	%rd832, %rd794, %rd831;
	xor.b64  	%rd1783, %rd832, %rd786;
	not.b64 	%rd833, %rd794;
	and.b64  	%rd834, %rd795, %rd833;
	xor.b64  	%rd1778, %rd834, %rd808;
	not.b64 	%rd835, %rd795;
	and.b64  	%rd836, %rd791, %rd835;
	xor.b64  	%rd1773, %rd794, %rd836;
	not.b64 	%rd837, %rd791;
	and.b64  	%rd838, %rd786, %rd837;
	xor.b64  	%rd1768, %rd795, %rd838;
	not.b64 	%rd839, %rd786;
	and.b64  	%rd840, %rd808, %rd839;
	xor.b64  	%rd1763, %rd791, %rd840;
	not.b64 	%rd841, %rd803;
	and.b64  	%rd842, %rd807, %rd841;
	xor.b64  	%rd1782, %rd842, %rd798;
	not.b64 	%rd843, %rd807;
	and.b64  	%rd844, %rd806, %rd843;
	xor.b64  	%rd1777, %rd844, %rd803;
	not.b64 	%rd845, %rd806;
	and.b64  	%rd846, %rd796, %rd845;
	xor.b64  	%rd1772, %rd807, %rd846;
	not.b64 	%rd847, %rd796;
	and.b64  	%rd848, %rd798, %rd847;
	xor.b64  	%rd1767, %rd806, %rd848;
	not.b64 	%rd849, %rd798;
	and.b64  	%rd850, %rd803, %rd849;
	xor.b64  	%rd1762, %rd796, %rd850;
	not.b64 	%rd851, %rd801;
	and.b64  	%rd852, %rd790, %rd851;
	xor.b64  	%rd1781, %rd852, %rd792;
	not.b64 	%rd853, %rd790;
	and.b64  	%rd854, %rd797, %rd853;
	xor.b64  	%rd1776, %rd854, %rd801;
	not.b64 	%rd855, %rd797;
	and.b64  	%rd856, %rd800, %rd855;
	xor.b64  	%rd1771, %rd790, %rd856;
	not.b64 	%rd857, %rd800;
	and.b64  	%rd858, %rd792, %rd857;
	xor.b64  	%rd1766, %rd797, %rd858;
	not.b64 	%rd859, %rd792;
	and.b64  	%rd860, %rd801, %rd859;
	xor.b64  	%rd1761, %rd800, %rd860;
	mul.wide.s32 	%rd861, %r757, 8;
	mov.u64 	%rd862, CUDA_KECCAK_CONSTS;
	add.s64 	%rd863, %rd862, %rd861;
	ld.const.u64 	%rd864, [%rd863];
	xor.b64  	%rd1785, %rd812, %rd864;
	add.s32 	%r757, %r757, 1;
	setp.ne.s32 	%p17, %r757, 24;
	@%p17 bra 	$L__BB0_25;

	mov.u64 	%rd1786, 0;
	st.local.u64 	[%rd3+32], %rd1785;
	st.local.u64 	[%rd3+72], %rd1784;
	st.local.u64 	[%rd3+112], %rd1783;
	st.local.u64 	[%rd3+152], %rd1782;
	st.local.u64 	[%rd3+192], %rd1781;
	st.local.u64 	[%rd3+40], %rd1780;
	st.local.u64 	[%rd3+80], %rd1779;
	st.local.u64 	[%rd3+120], %rd1778;
	st.local.u64 	[%rd3+160], %rd1777;
	st.local.u64 	[%rd3+200], %rd1776;
	st.local.u64 	[%rd3+48], %rd1775;
	st.local.u64 	[%rd3+88], %rd1774;
	st.local.u64 	[%rd3+128], %rd1773;
	st.local.u64 	[%rd3+168], %rd1772;
	st.local.u64 	[%rd3+208], %rd1771;
	st.local.u64 	[%rd3+56], %rd1770;
	st.local.u64 	[%rd3+96], %rd1769;
	st.local.u64 	[%rd3+136], %rd1768;
	st.local.u64 	[%rd3+176], %rd1767;
	st.local.u64 	[%rd3+216], %rd1766;
	st.local.u64 	[%rd3+64], %rd1765;
	st.local.u64 	[%rd3+104], %rd1764;
	st.local.u64 	[%rd3+144], %rd1763;
	st.local.u64 	[%rd3+184], %rd1762;
	st.local.u64 	[%rd3+224], %rd1761;
	bra.uni 	$L__BB0_27;

$L__BB0_9:
	ld.local.u64 	%rd1726, [%rd3+24];

$L__BB0_10:
	setp.eq.s64 	%p8, %rd1726, 0;
	mov.u64 	%rd1726, 0;
	@%p8 bra 	$L__BB0_13;

	add.s64 	%rd1728, %rd1, %rd1787;
	mov.u64 	%rd1730, 0;
	mov.u64 	%rd1729, %rd3;

$L__BB0_12:
	ld.local.u64 	%rd546, [%rd1729+32];
	ld.local.u8 	%rd547, [%rd1728];
	ld.local.u8 	%rd548, [%rd1728+1];
	bfi.b64 	%rd549, %rd548, %rd547, 8, 8;
	ld.local.u8 	%rd550, [%rd1728+2];
	ld.local.u8 	%rd551, [%rd1728+3];
	bfi.b64 	%rd552, %rd551, %rd550, 8, 8;
	bfi.b64 	%rd553, %rd552, %rd549, 16, 16;
	ld.local.u8 	%rd554, [%rd1728+4];
	ld.local.u8 	%rd555, [%rd1728+5];
	bfi.b64 	%rd556, %rd555, %rd554, 8, 8;
	ld.local.u8 	%rd557, [%rd1728+6];
	ld.local.u8 	%rd558, [%rd1728+7];
	bfi.b64 	%rd559, %rd558, %rd557, 8, 8;
	bfi.b64 	%rd560, %rd559, %rd556, 16, 16;
	bfi.b64 	%rd561, %rd560, %rd553, 32, 32;
	xor.b64  	%rd562, %rd546, %rd561;
	st.local.u64 	[%rd1729+32], %rd562;
	add.s64 	%rd1729, %rd1729, 8;
	add.s64 	%rd1728, %rd1728, 8;
	ld.local.u64 	%rd1726, [%rd3+24];
	add.s64 	%rd1730, %rd1730, 1;
	setp.lt.u64 	%p9, %rd1730, %rd1726;
	@%p9 bra 	$L__BB0_12;

$L__BB0_13:
	ld.local.u64 	%rd1756, [%rd3+32];
	ld.local.u64 	%rd1755, [%rd3+72];
	ld.local.u64 	%rd1754, [%rd3+112];
	ld.local.u64 	%rd1753, [%rd3+152];
	ld.local.u64 	%rd1752, [%rd3+192];
	ld.local.u64 	%rd1751, [%rd3+40];
	ld.local.u64 	%rd1750, [%rd3+80];
	ld.local.u64 	%rd1749, [%rd3+120];
	ld.local.u64 	%rd1748, [%rd3+160];
	ld.local.u64 	%rd1747, [%rd3+200];
	ld.local.u64 	%rd1746, [%rd3+48];
	ld.local.u64 	%rd1745, [%rd3+88];
	ld.local.u64 	%rd1744, [%rd3+128];
	ld.local.u64 	%rd1743, [%rd3+168];
	ld.local.u64 	%rd1742, [%rd3+208];
	ld.local.u64 	%rd1741, [%rd3+56];
	ld.local.u64 	%rd1740, [%rd3+96];
	ld.local.u64 	%rd1739, [%rd3+136];
	ld.local.u64 	%rd1738, [%rd3+176];
	ld.local.u64 	%rd1737, [%rd3+216];
	ld.local.u64 	%rd1736, [%rd3+64];
	ld.local.u64 	%rd1735, [%rd3+104];
	ld.local.u64 	%rd1734, [%rd3+144];
	ld.local.u64 	%rd1733, [%rd3+184];
	ld.local.u64 	%rd1732, [%rd3+224];
	mov.u32 	%r756, 0;

$L__BB0_14:
	xor.b64  	%rd563, %rd1755, %rd1756;
	xor.b64  	%rd564, %rd563, %rd1754;
	xor.b64  	%rd565, %rd564, %rd1753;
	xor.b64  	%rd566, %rd565, %rd1752;
	xor.b64  	%rd567, %rd1750, %rd1751;
	xor.b64  	%rd568, %rd567, %rd1749;
	xor.b64  	%rd569, %rd568, %rd1748;
	xor.b64  	%rd570, %rd569, %rd1747;
	xor.b64  	%rd571, %rd1745, %rd1746;
	xor.b64  	%rd572, %rd571, %rd1744;
	xor.b64  	%rd573, %rd572, %rd1743;
	xor.b64  	%rd574, %rd573, %rd1742;
	xor.b64  	%rd575, %rd1740, %rd1741;
	xor.b64  	%rd576, %rd575, %rd1739;
	xor.b64  	%rd577, %rd576, %rd1738;
	xor.b64  	%rd578, %rd577, %rd1737;
	xor.b64  	%rd579, %rd1735, %rd1736;
	xor.b64  	%rd580, %rd579, %rd1734;
	xor.b64  	%rd581, %rd580, %rd1733;
	xor.b64  	%rd582, %rd581, %rd1732;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r84}, %rd570;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r85,%dummy}, %rd570;
	}
	shf.l.wrap.b32 	%r86, %r85, %r84, 1;
	shf.l.wrap.b32 	%r87, %r84, %r85, 1;
	mov.b64 	%rd583, {%r87, %r86};
	xor.b64  	%rd584, %rd582, %rd583;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r88}, %rd574;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r89,%dummy}, %rd574;
	}
	shf.l.wrap.b32 	%r90, %r89, %r88, 1;
	shf.l.wrap.b32 	%r91, %r88, %r89, 1;
	mov.b64 	%rd585, {%r91, %r90};
	xor.b64  	%rd586, %rd585, %rd566;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r92}, %rd578;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r93,%dummy}, %rd578;
	}
	shf.l.wrap.b32 	%r94, %r93, %r92, 1;
	shf.l.wrap.b32 	%r95, %r92, %r93, 1;
	mov.b64 	%rd587, {%r95, %r94};
	xor.b64  	%rd588, %rd587, %rd570;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r96}, %rd582;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r97,%dummy}, %rd582;
	}
	shf.l.wrap.b32 	%r98, %r97, %r96, 1;
	shf.l.wrap.b32 	%r99, %r96, %r97, 1;
	mov.b64 	%rd589, {%r99, %r98};
	xor.b64  	%rd590, %rd589, %rd574;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r100}, %rd566;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r101,%dummy}, %rd566;
	}
	shf.l.wrap.b32 	%r102, %r101, %r100, 1;
	shf.l.wrap.b32 	%r103, %r100, %r101, 1;
	mov.b64 	%rd591, {%r103, %r102};
	xor.b64  	%rd592, %rd578, %rd591;
	xor.b64  	%rd593, %rd584, %rd1756;
	xor.b64  	%rd594, %rd1755, %rd584;
	xor.b64  	%rd595, %rd1754, %rd584;
	xor.b64  	%rd596, %rd1753, %rd584;
	xor.b64  	%rd597, %rd1752, %rd584;
	xor.b64  	%rd598, %rd1751, %rd586;
	xor.b64  	%rd599, %rd1750, %rd586;
	xor.b64  	%rd600, %rd1749, %rd586;
	xor.b64  	%rd601, %rd1748, %rd586;
	xor.b64  	%rd602, %rd1747, %rd586;
	xor.b64  	%rd603, %rd1746, %rd588;
	xor.b64  	%rd604, %rd1745, %rd588;
	xor.b64  	%rd605, %rd1744, %rd588;
	xor.b64  	%rd606, %rd1743, %rd588;
	xor.b64  	%rd607, %rd1742, %rd588;
	xor.b64  	%rd608, %rd1741, %rd590;
	xor.b64  	%rd609, %rd1740, %rd590;
	xor.b64  	%rd610, %rd1739, %rd590;
	xor.b64  	%rd611, %rd1738, %rd590;
	xor.b64  	%rd612, %rd1737, %rd590;
	xor.b64  	%rd613, %rd1736, %rd592;
	xor.b64  	%rd614, %rd1735, %rd592;
	xor.b64  	%rd615, %rd1734, %rd592;
	xor.b64  	%rd616, %rd1733, %rd592;
	xor.b64  	%rd617, %rd1732, %rd592;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r104}, %rd598;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r105,%dummy}, %rd598;
	}
	shf.l.wrap.b32 	%r106, %r105, %r104, 1;
	shf.l.wrap.b32 	%r107, %r104, %r105, 1;
	mov.b64 	%rd618, {%r107, %r106};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r108,%dummy}, %rd599;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r109}, %rd599;
	}
	shf.r.wrap.b32 	%r110, %r109, %r108, 20;
	shf.r.wrap.b32 	%r111, %r108, %r109, 20;
	mov.b64 	%rd619, {%r111, %r110};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r112}, %rd614;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r113,%dummy}, %rd614;
	}
	shf.l.wrap.b32 	%r114, %r113, %r112, 20;
	shf.l.wrap.b32 	%r115, %r112, %r113, 20;
	mov.b64 	%rd620, {%r115, %r114};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r116,%dummy}, %rd607;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r117}, %rd607;
	}
	shf.r.wrap.b32 	%r118, %r117, %r116, 3;
	shf.r.wrap.b32 	%r119, %r116, %r117, 3;
	mov.b64 	%rd621, {%r119, %r118};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r120,%dummy}, %rd615;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r121}, %rd615;
	}
	shf.r.wrap.b32 	%r122, %r121, %r120, 25;
	shf.r.wrap.b32 	%r123, %r120, %r121, 25;
	mov.b64 	%rd622, {%r123, %r122};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r124}, %rd597;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r125,%dummy}, %rd597;
	}
	shf.l.wrap.b32 	%r126, %r125, %r124, 18;
	shf.l.wrap.b32 	%r127, %r124, %r125, 18;
	mov.b64 	%rd623, {%r127, %r126};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r128,%dummy}, %rd603;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r129}, %rd603;
	}
	shf.r.wrap.b32 	%r130, %r129, %r128, 2;
	shf.r.wrap.b32 	%r131, %r128, %r129, 2;
	mov.b64 	%rd624, {%r131, %r130};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r132,%dummy}, %rd605;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r133}, %rd605;
	}
	shf.r.wrap.b32 	%r134, %r133, %r132, 21;
	shf.r.wrap.b32 	%r135, %r132, %r133, 21;
	mov.b64 	%rd625, {%r135, %r134};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r136}, %rd610;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r137,%dummy}, %rd610;
	}
	shf.l.wrap.b32 	%r138, %r137, %r136, 25;
	shf.l.wrap.b32 	%r139, %r136, %r137, 25;
	mov.b64 	%rd626, {%r139, %r138};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r140}, %rd616;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r141,%dummy}, %rd616;
	}
	shf.l.wrap.b32 	%r142, %r141, %r140, 8;
	shf.l.wrap.b32 	%r143, %r140, %r141, 8;
	mov.b64 	%rd627, {%r143, %r142};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r144,%dummy}, %rd612;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r145}, %rd612;
	}
	shf.r.wrap.b32 	%r146, %r145, %r144, 8;
	shf.r.wrap.b32 	%r147, %r144, %r145, 8;
	mov.b64 	%rd628, {%r147, %r146};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r148,%dummy}, %rd596;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r149}, %rd596;
	}
	shf.r.wrap.b32 	%r150, %r149, %r148, 23;
	shf.r.wrap.b32 	%r151, %r148, %r149, 23;
	mov.b64 	%rd629, {%r151, %r150};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r152}, %rd613;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r153,%dummy}, %rd613;
	}
	shf.l.wrap.b32 	%r154, %r153, %r152, 27;
	shf.l.wrap.b32 	%r155, %r152, %r153, 27;
	mov.b64 	%rd630, {%r155, %r154};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r156}, %rd617;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r157,%dummy}, %rd617;
	}
	shf.l.wrap.b32 	%r158, %r157, %r156, 14;
	shf.l.wrap.b32 	%r159, %r156, %r157, 14;
	mov.b64 	%rd631, {%r159, %r158};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r160}, %rd602;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r161,%dummy}, %rd602;
	}
	shf.l.wrap.b32 	%r162, %r161, %r160, 2;
	shf.l.wrap.b32 	%r163, %r160, %r161, 2;
	mov.b64 	%rd632, {%r163, %r162};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r164,%dummy}, %rd609;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r165}, %rd609;
	}
	shf.r.wrap.b32 	%r166, %r165, %r164, 9;
	shf.r.wrap.b32 	%r167, %r164, %r165, 9;
	mov.b64 	%rd633, {%r167, %r166};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r168,%dummy}, %rd601;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r169}, %rd601;
	}
	shf.r.wrap.b32 	%r170, %r169, %r168, 19;
	shf.r.wrap.b32 	%r171, %r168, %r169, 19;
	mov.b64 	%rd634, {%r171, %r170};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r172,%dummy}, %rd594;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r173}, %rd594;
	}
	shf.r.wrap.b32 	%r174, %r173, %r172, 28;
	shf.r.wrap.b32 	%r175, %r172, %r173, 28;
	mov.b64 	%rd635, {%r175, %r174};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r176}, %rd608;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r177,%dummy}, %rd608;
	}
	shf.l.wrap.b32 	%r178, %r177, %r176, 28;
	shf.l.wrap.b32 	%r179, %r176, %r177, 28;
	mov.b64 	%rd636, {%r179, %r178};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r180}, %rd611;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r181,%dummy}, %rd611;
	}
	shf.l.wrap.b32 	%r182, %r181, %r180, 21;
	shf.l.wrap.b32 	%r183, %r180, %r181, 21;
	mov.b64 	%rd637, {%r183, %r182};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r184}, %rd606;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r185,%dummy}, %rd606;
	}
	shf.l.wrap.b32 	%r186, %r185, %r184, 15;
	shf.l.wrap.b32 	%r187, %r184, %r185, 15;
	mov.b64 	%rd638, {%r187, %r186};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r188}, %rd600;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r189,%dummy}, %rd600;
	}
	shf.l.wrap.b32 	%r190, %r189, %r188, 10;
	shf.l.wrap.b32 	%r191, %r188, %r189, 10;
	mov.b64 	%rd639, {%r191, %r190};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r192}, %rd604;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r193,%dummy}, %rd604;
	}
	shf.l.wrap.b32 	%r194, %r193, %r192, 6;
	shf.l.wrap.b32 	%r195, %r192, %r193, 6;
	mov.b64 	%rd640, {%r195, %r194};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r196}, %rd595;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r197,%dummy}, %rd595;
	}
	shf.l.wrap.b32 	%r198, %r197, %r196, 3;
	shf.l.wrap.b32 	%r199, %r196, %r197, 3;
	mov.b64 	%rd641, {%r199, %r198};
	not.b64 	%rd642, %rd619;
	and.b64  	%rd643, %rd625, %rd642;
	xor.b64  	%rd644, %rd643, %rd593;
	not.b64 	%rd645, %rd625;
	and.b64  	%rd646, %rd637, %rd645;
	xor.b64  	%rd1751, %rd646, %rd619;
	not.b64 	%rd647, %rd637;
	and.b64  	%rd648, %rd631, %rd647;
	xor.b64  	%rd1746, %rd625, %rd648;
	not.b64 	%rd649, %rd631;
	and.b64  	%rd650, %rd593, %rd649;
	xor.b64  	%rd1741, %rd637, %rd650;
	not.b64 	%rd651, %rd593;
	and.b64  	%rd652, %rd619, %rd651;
	xor.b64  	%rd1736, %rd631, %rd652;
	not.b64 	%rd653, %rd620;
	and.b64  	%rd654, %rd641, %rd653;
	xor.b64  	%rd1755, %rd654, %rd636;
	not.b64 	%rd655, %rd641;
	and.b64  	%rd656, %rd634, %rd655;
	xor.b64  	%rd1750, %rd656, %rd620;
	not.b64 	%rd657, %rd634;
	and.b64  	%rd658, %rd621, %rd657;
	xor.b64  	%rd1745, %rd641, %rd658;
	not.b64 	%rd659, %rd621;
	and.b64  	%rd660, %rd636, %rd659;
	xor.b64  	%rd1740, %rd634, %rd660;
	not.b64 	%rd661, %rd636;
	and.b64  	%rd662, %rd620, %rd661;
	xor.b64  	%rd1735, %rd621, %rd662;
	not.b64 	%rd663, %rd640;
	and.b64  	%rd664, %rd626, %rd663;
	xor.b64  	%rd1754, %rd664, %rd618;
	not.b64 	%rd665, %rd626;
	and.b64  	%rd666, %rd627, %rd665;
	xor.b64  	%rd1749, %rd666, %rd640;
	not.b64 	%rd667, %rd627;
	and.b64  	%rd668, %rd623, %rd667;
	xor.b64  	%rd1744, %rd626, %rd668;
	not.b64 	%rd669, %rd623;
	and.b64  	%rd670, %rd618, %rd669;
	xor.b64  	%rd1739, %rd627, %rd670;
	not.b64 	%rd671, %rd618;
	and.b64  	%rd672, %rd640, %rd671;
	xor.b64  	%rd1734, %rd623, %rd672;
	not.b64 	%rd673, %rd635;
	and.b64  	%rd674, %rd639, %rd673;
	xor.b64  	%rd1753, %rd674, %rd630;
	not.b64 	%rd675, %rd639;
	and.b64  	%rd676, %rd638, %rd675;
	xor.b64  	%rd1748, %rd676, %rd635;
	not.b64 	%rd677, %rd638;
	and.b64  	%rd678, %rd628, %rd677;
	xor.b64  	%rd1743, %rd639, %rd678;
	not.b64 	%rd679, %rd628;
	and.b64  	%rd680, %rd630, %rd679;
	xor.b64  	%rd1738, %rd638, %rd680;
	not.b64 	%rd681, %rd630;
	and.b64  	%rd682, %rd635, %rd681;
	xor.b64  	%rd1733, %rd628, %rd682;
	not.b64 	%rd683, %rd633;
	and.b64  	%rd684, %rd622, %rd683;
	xor.b64  	%rd1752, %rd684, %rd624;
	not.b64 	%rd685, %rd622;
	and.b64  	%rd686, %rd629, %rd685;
	xor.b64  	%rd1747, %rd686, %rd633;
	not.b64 	%rd687, %rd629;
	and.b64  	%rd688, %rd632, %rd687;
	xor.b64  	%rd1742, %rd622, %rd688;
	not.b64 	%rd689, %rd632;
	and.b64  	%rd690, %rd624, %rd689;
	xor.b64  	%rd1737, %rd629, %rd690;
	not.b64 	%rd691, %rd624;
	and.b64  	%rd692, %rd633, %rd691;
	xor.b64  	%rd1732, %rd632, %rd692;
	mul.wide.s32 	%rd693, %r756, 8;
	mov.u64 	%rd694, CUDA_KECCAK_CONSTS;
	add.s64 	%rd695, %rd694, %rd693;
	ld.const.u64 	%rd696, [%rd695];
	xor.b64  	%rd1756, %rd644, %rd696;
	add.s32 	%r756, %r756, 1;
	setp.ne.s32 	%p10, %r756, 24;
	@%p10 bra 	$L__BB0_14;

	mov.u64 	%rd1786, 0;
	st.local.u64 	[%rd3+32], %rd1756;
	st.local.u64 	[%rd3+72], %rd1755;
	st.local.u64 	[%rd3+112], %rd1754;
	st.local.u64 	[%rd3+152], %rd1753;
	st.local.u64 	[%rd3+192], %rd1752;
	st.local.u64 	[%rd3+40], %rd1751;
	st.local.u64 	[%rd3+80], %rd1750;
	st.local.u64 	[%rd3+120], %rd1749;
	st.local.u64 	[%rd3+160], %rd1748;
	st.local.u64 	[%rd3+200], %rd1747;
	st.local.u64 	[%rd3+48], %rd1746;
	st.local.u64 	[%rd3+88], %rd1745;
	st.local.u64 	[%rd3+128], %rd1744;
	st.local.u64 	[%rd3+168], %rd1743;
	st.local.u64 	[%rd3+208], %rd1742;
	st.local.u64 	[%rd3+56], %rd1741;
	st.local.u64 	[%rd3+96], %rd1740;
	st.local.u64 	[%rd3+136], %rd1739;
	st.local.u64 	[%rd3+176], %rd1738;
	st.local.u64 	[%rd3+216], %rd1737;
	mov.u64 	%rd698, 64;
	st.local.u64 	[%rd3+64], %rd1736;
	st.local.u64 	[%rd3+104], %rd1735;
	st.local.u64 	[%rd3+144], %rd1734;
	st.local.u64 	[%rd3+184], %rd1733;
	st.local.u64 	[%rd3+224], %rd1732;
	ld.local.u64 	%rd699, [%rd3+16];
	add.s64 	%rd1787, %rd699, %rd1787;
	sub.s64 	%rd700, %rd698, %rd699;
	setp.gt.s64 	%p11, %rd1787, %rd700;
	@%p11 bra 	$L__BB0_27;
	bra.uni 	$L__BB0_10;

$L__BB0_27:
	setp.lt.u64 	%p18, %rd1787, 64;
	@%p18 bra 	$L__BB0_8;

	shl.b64 	%rd1788, %rd1786, 3;
	st.local.u64 	[%rd3+424], %rd1788;
	ld.local.u8 	%rs70, [%rd3];
	setp.eq.s16 	%p19, %rs70, 0;
	@%p19 bra 	$L__BB0_30;

	and.b64  	%rd866, %rd1786, 2305843009213693951;
	add.s64 	%rd867, %rd3, %rd866;
	mov.u16 	%rs71, 2;
	st.local.u8 	[%rd867+232], %rs71;
	ld.local.u64 	%rd868, [%rd3+424];
	add.s64 	%rd1788, %rd868, 2;
	st.local.u64 	[%rd3+424], %rd1788;

$L__BB0_30:
	cvt.u32.u64 	%r317, %rd1788;
	and.b32  	%r318, %r317, 7;
	shr.u64 	%rd869, %rd1788, 3;
	add.s64 	%rd870, %rd3, %rd869;
	mov.u16 	%rs72, 1;
	shl.b16 	%rs73, %rs72, %r318;
	ld.local.u8 	%rs74, [%rd870+232];
	or.b16  	%rs75, %rs74, %rs73;
	st.local.u8 	[%rd870+232], %rs75;
	ld.local.u64 	%rd871, [%rd3+424];
	add.s64 	%rd1817, %rd871, 1;
	st.local.u64 	[%rd3+424], %rd1817;
	ld.local.u64 	%rd872, [%rd3+8];
	setp.ne.s64 	%p20, %rd1817, %rd872;
	@%p20 bra 	$L__BB0_37;

	ld.local.u64 	%rd873, [%rd3+24];
	setp.eq.s64 	%p21, %rd873, 0;
	@%p21 bra 	$L__BB0_34;

	mov.u64 	%rd1789, 0;
	mov.u64 	%rd1790, %rd1789;

$L__BB0_33:
	add.s64 	%rd876, %rd3, %rd1790;
	ld.local.u64 	%rd877, [%rd876+32];
	ld.local.u8 	%rd878, [%rd876+232];
	ld.local.u8 	%rd879, [%rd876+233];
	bfi.b64 	%rd880, %rd879, %rd878, 8, 8;
	ld.local.u8 	%rd881, [%rd876+234];
	ld.local.u8 	%rd882, [%rd876+235];
	bfi.b64 	%rd883, %rd882, %rd881, 8, 8;
	bfi.b64 	%rd884, %rd883, %rd880, 16, 16;
	ld.local.u8 	%rd885, [%rd876+236];
	ld.local.u8 	%rd886, [%rd876+237];
	bfi.b64 	%rd887, %rd886, %rd885, 8, 8;
	ld.local.u8 	%rd888, [%rd876+238];
	ld.local.u8 	%rd889, [%rd876+239];
	bfi.b64 	%rd890, %rd889, %rd888, 8, 8;
	bfi.b64 	%rd891, %rd890, %rd887, 16, 16;
	bfi.b64 	%rd892, %rd891, %rd884, 32, 32;
	xor.b64  	%rd893, %rd877, %rd892;
	st.local.u64 	[%rd876+32], %rd893;
	add.s64 	%rd1790, %rd1790, 8;
	ld.local.u64 	%rd894, [%rd3+24];
	add.s64 	%rd1789, %rd1789, 1;
	setp.lt.u64 	%p22, %rd1789, %rd894;
	@%p22 bra 	$L__BB0_33;

$L__BB0_34:
	ld.local.u64 	%rd1816, [%rd3+32];
	ld.local.u64 	%rd1815, [%rd3+72];
	ld.local.u64 	%rd1814, [%rd3+112];
	ld.local.u64 	%rd1813, [%rd3+152];
	ld.local.u64 	%rd1812, [%rd3+192];
	ld.local.u64 	%rd1811, [%rd3+40];
	ld.local.u64 	%rd1810, [%rd3+80];
	ld.local.u64 	%rd1809, [%rd3+120];
	ld.local.u64 	%rd1808, [%rd3+160];
	ld.local.u64 	%rd1807, [%rd3+200];
	ld.local.u64 	%rd1806, [%rd3+48];
	ld.local.u64 	%rd1805, [%rd3+88];
	ld.local.u64 	%rd1804, [%rd3+128];
	ld.local.u64 	%rd1803, [%rd3+168];
	ld.local.u64 	%rd1802, [%rd3+208];
	ld.local.u64 	%rd1801, [%rd3+56];
	ld.local.u64 	%rd1800, [%rd3+96];
	ld.local.u64 	%rd1799, [%rd3+136];
	ld.local.u64 	%rd1798, [%rd3+176];
	ld.local.u64 	%rd1797, [%rd3+216];
	ld.local.u64 	%rd1796, [%rd3+64];
	ld.local.u64 	%rd1795, [%rd3+104];
	ld.local.u64 	%rd1794, [%rd3+144];
	ld.local.u64 	%rd1793, [%rd3+184];
	ld.local.u64 	%rd1792, [%rd3+224];
	mov.u32 	%r758, 0;
	mov.u64 	%rd1791, CUDA_KECCAK_CONSTS;

$L__BB0_35:
	xor.b64  	%rd896, %rd1815, %rd1816;
	xor.b64  	%rd897, %rd896, %rd1814;
	xor.b64  	%rd898, %rd897, %rd1813;
	xor.b64  	%rd899, %rd898, %rd1812;
	xor.b64  	%rd900, %rd1810, %rd1811;
	xor.b64  	%rd901, %rd900, %rd1809;
	xor.b64  	%rd902, %rd901, %rd1808;
	xor.b64  	%rd903, %rd902, %rd1807;
	xor.b64  	%rd904, %rd1805, %rd1806;
	xor.b64  	%rd905, %rd904, %rd1804;
	xor.b64  	%rd906, %rd905, %rd1803;
	xor.b64  	%rd907, %rd906, %rd1802;
	xor.b64  	%rd908, %rd1800, %rd1801;
	xor.b64  	%rd909, %rd908, %rd1799;
	xor.b64  	%rd910, %rd909, %rd1798;
	xor.b64  	%rd911, %rd910, %rd1797;
	xor.b64  	%rd912, %rd1795, %rd1796;
	xor.b64  	%rd913, %rd912, %rd1794;
	xor.b64  	%rd914, %rd913, %rd1793;
	xor.b64  	%rd915, %rd914, %rd1792;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r320}, %rd903;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r321,%dummy}, %rd903;
	}
	shf.l.wrap.b32 	%r322, %r321, %r320, 1;
	shf.l.wrap.b32 	%r323, %r320, %r321, 1;
	mov.b64 	%rd916, {%r323, %r322};
	xor.b64  	%rd917, %rd915, %rd916;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r324}, %rd907;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r325,%dummy}, %rd907;
	}
	shf.l.wrap.b32 	%r326, %r325, %r324, 1;
	shf.l.wrap.b32 	%r327, %r324, %r325, 1;
	mov.b64 	%rd918, {%r327, %r326};
	xor.b64  	%rd919, %rd918, %rd899;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r328}, %rd911;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r329,%dummy}, %rd911;
	}
	shf.l.wrap.b32 	%r330, %r329, %r328, 1;
	shf.l.wrap.b32 	%r331, %r328, %r329, 1;
	mov.b64 	%rd920, {%r331, %r330};
	xor.b64  	%rd921, %rd920, %rd903;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r332}, %rd915;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r333,%dummy}, %rd915;
	}
	shf.l.wrap.b32 	%r334, %r333, %r332, 1;
	shf.l.wrap.b32 	%r335, %r332, %r333, 1;
	mov.b64 	%rd922, {%r335, %r334};
	xor.b64  	%rd923, %rd922, %rd907;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r336}, %rd899;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r337,%dummy}, %rd899;
	}
	shf.l.wrap.b32 	%r338, %r337, %r336, 1;
	shf.l.wrap.b32 	%r339, %r336, %r337, 1;
	mov.b64 	%rd924, {%r339, %r338};
	xor.b64  	%rd925, %rd911, %rd924;
	xor.b64  	%rd926, %rd917, %rd1816;
	xor.b64  	%rd927, %rd1815, %rd917;
	xor.b64  	%rd928, %rd1814, %rd917;
	xor.b64  	%rd929, %rd1813, %rd917;
	xor.b64  	%rd930, %rd1812, %rd917;
	xor.b64  	%rd931, %rd1811, %rd919;
	xor.b64  	%rd932, %rd1810, %rd919;
	xor.b64  	%rd933, %rd1809, %rd919;
	xor.b64  	%rd934, %rd1808, %rd919;
	xor.b64  	%rd935, %rd1807, %rd919;
	xor.b64  	%rd936, %rd1806, %rd921;
	xor.b64  	%rd937, %rd1805, %rd921;
	xor.b64  	%rd938, %rd1804, %rd921;
	xor.b64  	%rd939, %rd1803, %rd921;
	xor.b64  	%rd940, %rd1802, %rd921;
	xor.b64  	%rd941, %rd1801, %rd923;
	xor.b64  	%rd942, %rd1800, %rd923;
	xor.b64  	%rd943, %rd1799, %rd923;
	xor.b64  	%rd944, %rd1798, %rd923;
	xor.b64  	%rd945, %rd1797, %rd923;
	xor.b64  	%rd946, %rd1796, %rd925;
	xor.b64  	%rd947, %rd1795, %rd925;
	xor.b64  	%rd948, %rd1794, %rd925;
	xor.b64  	%rd949, %rd1793, %rd925;
	xor.b64  	%rd950, %rd1792, %rd925;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r340}, %rd931;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r341,%dummy}, %rd931;
	}
	shf.l.wrap.b32 	%r342, %r341, %r340, 1;
	shf.l.wrap.b32 	%r343, %r340, %r341, 1;
	mov.b64 	%rd951, {%r343, %r342};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r344,%dummy}, %rd932;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r345}, %rd932;
	}
	shf.r.wrap.b32 	%r346, %r345, %r344, 20;
	shf.r.wrap.b32 	%r347, %r344, %r345, 20;
	mov.b64 	%rd952, {%r347, %r346};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r348}, %rd947;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r349,%dummy}, %rd947;
	}
	shf.l.wrap.b32 	%r350, %r349, %r348, 20;
	shf.l.wrap.b32 	%r351, %r348, %r349, 20;
	mov.b64 	%rd953, {%r351, %r350};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r352,%dummy}, %rd940;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r353}, %rd940;
	}
	shf.r.wrap.b32 	%r354, %r353, %r352, 3;
	shf.r.wrap.b32 	%r355, %r352, %r353, 3;
	mov.b64 	%rd954, {%r355, %r354};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r356,%dummy}, %rd948;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r357}, %rd948;
	}
	shf.r.wrap.b32 	%r358, %r357, %r356, 25;
	shf.r.wrap.b32 	%r359, %r356, %r357, 25;
	mov.b64 	%rd955, {%r359, %r358};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r360}, %rd930;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r361,%dummy}, %rd930;
	}
	shf.l.wrap.b32 	%r362, %r361, %r360, 18;
	shf.l.wrap.b32 	%r363, %r360, %r361, 18;
	mov.b64 	%rd956, {%r363, %r362};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r364,%dummy}, %rd936;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r365}, %rd936;
	}
	shf.r.wrap.b32 	%r366, %r365, %r364, 2;
	shf.r.wrap.b32 	%r367, %r364, %r365, 2;
	mov.b64 	%rd957, {%r367, %r366};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r368,%dummy}, %rd938;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r369}, %rd938;
	}
	shf.r.wrap.b32 	%r370, %r369, %r368, 21;
	shf.r.wrap.b32 	%r371, %r368, %r369, 21;
	mov.b64 	%rd958, {%r371, %r370};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r372}, %rd943;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r373,%dummy}, %rd943;
	}
	shf.l.wrap.b32 	%r374, %r373, %r372, 25;
	shf.l.wrap.b32 	%r375, %r372, %r373, 25;
	mov.b64 	%rd959, {%r375, %r374};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r376}, %rd949;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r377,%dummy}, %rd949;
	}
	shf.l.wrap.b32 	%r378, %r377, %r376, 8;
	shf.l.wrap.b32 	%r379, %r376, %r377, 8;
	mov.b64 	%rd960, {%r379, %r378};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r380,%dummy}, %rd945;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r381}, %rd945;
	}
	shf.r.wrap.b32 	%r382, %r381, %r380, 8;
	shf.r.wrap.b32 	%r383, %r380, %r381, 8;
	mov.b64 	%rd961, {%r383, %r382};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r384,%dummy}, %rd929;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r385}, %rd929;
	}
	shf.r.wrap.b32 	%r386, %r385, %r384, 23;
	shf.r.wrap.b32 	%r387, %r384, %r385, 23;
	mov.b64 	%rd962, {%r387, %r386};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r388}, %rd946;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r389,%dummy}, %rd946;
	}
	shf.l.wrap.b32 	%r390, %r389, %r388, 27;
	shf.l.wrap.b32 	%r391, %r388, %r389, 27;
	mov.b64 	%rd963, {%r391, %r390};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r392}, %rd950;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r393,%dummy}, %rd950;
	}
	shf.l.wrap.b32 	%r394, %r393, %r392, 14;
	shf.l.wrap.b32 	%r395, %r392, %r393, 14;
	mov.b64 	%rd964, {%r395, %r394};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r396}, %rd935;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r397,%dummy}, %rd935;
	}
	shf.l.wrap.b32 	%r398, %r397, %r396, 2;
	shf.l.wrap.b32 	%r399, %r396, %r397, 2;
	mov.b64 	%rd965, {%r399, %r398};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r400,%dummy}, %rd942;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r401}, %rd942;
	}
	shf.r.wrap.b32 	%r402, %r401, %r400, 9;
	shf.r.wrap.b32 	%r403, %r400, %r401, 9;
	mov.b64 	%rd966, {%r403, %r402};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r404,%dummy}, %rd934;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r405}, %rd934;
	}
	shf.r.wrap.b32 	%r406, %r405, %r404, 19;
	shf.r.wrap.b32 	%r407, %r404, %r405, 19;
	mov.b64 	%rd967, {%r407, %r406};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r408,%dummy}, %rd927;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r409}, %rd927;
	}
	shf.r.wrap.b32 	%r410, %r409, %r408, 28;
	shf.r.wrap.b32 	%r411, %r408, %r409, 28;
	mov.b64 	%rd968, {%r411, %r410};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r412}, %rd941;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r413,%dummy}, %rd941;
	}
	shf.l.wrap.b32 	%r414, %r413, %r412, 28;
	shf.l.wrap.b32 	%r415, %r412, %r413, 28;
	mov.b64 	%rd969, {%r415, %r414};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r416}, %rd944;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r417,%dummy}, %rd944;
	}
	shf.l.wrap.b32 	%r418, %r417, %r416, 21;
	shf.l.wrap.b32 	%r419, %r416, %r417, 21;
	mov.b64 	%rd970, {%r419, %r418};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r420}, %rd939;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r421,%dummy}, %rd939;
	}
	shf.l.wrap.b32 	%r422, %r421, %r420, 15;
	shf.l.wrap.b32 	%r423, %r420, %r421, 15;
	mov.b64 	%rd971, {%r423, %r422};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r424}, %rd933;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r425,%dummy}, %rd933;
	}
	shf.l.wrap.b32 	%r426, %r425, %r424, 10;
	shf.l.wrap.b32 	%r427, %r424, %r425, 10;
	mov.b64 	%rd972, {%r427, %r426};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r428}, %rd937;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r429,%dummy}, %rd937;
	}
	shf.l.wrap.b32 	%r430, %r429, %r428, 6;
	shf.l.wrap.b32 	%r431, %r428, %r429, 6;
	mov.b64 	%rd973, {%r431, %r430};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r432}, %rd928;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r433,%dummy}, %rd928;
	}
	shf.l.wrap.b32 	%r434, %r433, %r432, 3;
	shf.l.wrap.b32 	%r435, %r432, %r433, 3;
	mov.b64 	%rd974, {%r435, %r434};
	not.b64 	%rd975, %rd952;
	and.b64  	%rd976, %rd958, %rd975;
	xor.b64  	%rd977, %rd976, %rd926;
	not.b64 	%rd978, %rd958;
	and.b64  	%rd979, %rd970, %rd978;
	xor.b64  	%rd1811, %rd979, %rd952;
	not.b64 	%rd980, %rd970;
	and.b64  	%rd981, %rd964, %rd980;
	xor.b64  	%rd1806, %rd958, %rd981;
	not.b64 	%rd982, %rd964;
	and.b64  	%rd983, %rd926, %rd982;
	xor.b64  	%rd1801, %rd970, %rd983;
	not.b64 	%rd984, %rd926;
	and.b64  	%rd985, %rd952, %rd984;
	xor.b64  	%rd1796, %rd964, %rd985;
	not.b64 	%rd986, %rd953;
	and.b64  	%rd987, %rd974, %rd986;
	xor.b64  	%rd1815, %rd987, %rd969;
	not.b64 	%rd988, %rd974;
	and.b64  	%rd989, %rd967, %rd988;
	xor.b64  	%rd1810, %rd989, %rd953;
	not.b64 	%rd990, %rd967;
	and.b64  	%rd991, %rd954, %rd990;
	xor.b64  	%rd1805, %rd974, %rd991;
	not.b64 	%rd992, %rd954;
	and.b64  	%rd993, %rd969, %rd992;
	xor.b64  	%rd1800, %rd967, %rd993;
	not.b64 	%rd994, %rd969;
	and.b64  	%rd995, %rd953, %rd994;
	xor.b64  	%rd1795, %rd954, %rd995;
	not.b64 	%rd996, %rd973;
	and.b64  	%rd997, %rd959, %rd996;
	xor.b64  	%rd1814, %rd997, %rd951;
	not.b64 	%rd998, %rd959;
	and.b64  	%rd999, %rd960, %rd998;
	xor.b64  	%rd1809, %rd999, %rd973;
	not.b64 	%rd1000, %rd960;
	and.b64  	%rd1001, %rd956, %rd1000;
	xor.b64  	%rd1804, %rd959, %rd1001;
	not.b64 	%rd1002, %rd956;
	and.b64  	%rd1003, %rd951, %rd1002;
	xor.b64  	%rd1799, %rd960, %rd1003;
	not.b64 	%rd1004, %rd951;
	and.b64  	%rd1005, %rd973, %rd1004;
	xor.b64  	%rd1794, %rd956, %rd1005;
	not.b64 	%rd1006, %rd968;
	and.b64  	%rd1007, %rd972, %rd1006;
	xor.b64  	%rd1813, %rd1007, %rd963;
	not.b64 	%rd1008, %rd972;
	and.b64  	%rd1009, %rd971, %rd1008;
	xor.b64  	%rd1808, %rd1009, %rd968;
	not.b64 	%rd1010, %rd971;
	and.b64  	%rd1011, %rd961, %rd1010;
	xor.b64  	%rd1803, %rd972, %rd1011;
	not.b64 	%rd1012, %rd961;
	and.b64  	%rd1013, %rd963, %rd1012;
	xor.b64  	%rd1798, %rd971, %rd1013;
	not.b64 	%rd1014, %rd963;
	and.b64  	%rd1015, %rd968, %rd1014;
	xor.b64  	%rd1793, %rd961, %rd1015;
	not.b64 	%rd1016, %rd966;
	and.b64  	%rd1017, %rd955, %rd1016;
	xor.b64  	%rd1812, %rd1017, %rd957;
	not.b64 	%rd1018, %rd955;
	and.b64  	%rd1019, %rd962, %rd1018;
	xor.b64  	%rd1807, %rd1019, %rd966;
	not.b64 	%rd1020, %rd962;
	and.b64  	%rd1021, %rd965, %rd1020;
	xor.b64  	%rd1802, %rd955, %rd1021;
	not.b64 	%rd1022, %rd965;
	and.b64  	%rd1023, %rd957, %rd1022;
	xor.b64  	%rd1797, %rd962, %rd1023;
	not.b64 	%rd1024, %rd957;
	and.b64  	%rd1025, %rd966, %rd1024;
	xor.b64  	%rd1792, %rd965, %rd1025;
	ld.const.u64 	%rd1026, [%rd1791];
	xor.b64  	%rd1816, %rd977, %rd1026;
	add.s64 	%rd1791, %rd1791, 8;
	add.s32 	%r758, %r758, 1;
	setp.ne.s32 	%p23, %r758, 24;
	@%p23 bra 	$L__BB0_35;

	mov.u64 	%rd1817, 0;
	st.local.u64 	[%rd3+32], %rd1816;
	st.local.u64 	[%rd3+72], %rd1815;
	st.local.u64 	[%rd3+112], %rd1814;
	st.local.u64 	[%rd3+152], %rd1813;
	st.local.u64 	[%rd3+192], %rd1812;
	st.local.u64 	[%rd3+40], %rd1811;
	st.local.u64 	[%rd3+80], %rd1810;
	st.local.u64 	[%rd3+120], %rd1809;
	st.local.u64 	[%rd3+160], %rd1808;
	st.local.u64 	[%rd3+200], %rd1807;
	st.local.u64 	[%rd3+48], %rd1806;
	st.local.u64 	[%rd3+88], %rd1805;
	st.local.u64 	[%rd3+128], %rd1804;
	st.local.u64 	[%rd3+168], %rd1803;
	st.local.u64 	[%rd3+208], %rd1802;
	st.local.u64 	[%rd3+56], %rd1801;
	st.local.u64 	[%rd3+96], %rd1800;
	st.local.u64 	[%rd3+136], %rd1799;
	st.local.u64 	[%rd3+176], %rd1798;
	st.local.u64 	[%rd3+216], %rd1797;
	st.local.u64 	[%rd3+64], %rd1796;
	st.local.u64 	[%rd3+104], %rd1795;
	st.local.u64 	[%rd3+144], %rd1794;
	st.local.u64 	[%rd3+184], %rd1793;
	st.local.u64 	[%rd3+224], %rd1792;
	st.local.u64 	[%rd3+424], %rd1817;

$L__BB0_37:
	and.b64  	%rd283, %rd1817, 63;
	shr.u64 	%rd284, %rd1817, 6;
	setp.eq.s64 	%p24, %rd284, 0;
	mov.u64 	%rd1825, 0;
	@%p24 bra 	$L__BB0_44;

	add.s64 	%rd1031, %rd284, -1;
	and.b64  	%rd285, %rd284, 3;
	setp.lt.u64 	%p25, %rd1031, 3;
	mov.u64 	%rd1825, 0;
	mov.u32 	%r760, 0;
	@%p25 bra 	$L__BB0_41;

	sub.s64 	%rd1819, %rd284, %rd285;

$L__BB0_40:
	add.s64 	%rd1033, %rd3, %rd1825;
	ld.local.u64 	%rd1034, [%rd1033+32];
	ld.local.u8 	%rd1035, [%rd1033+232];
	ld.local.u8 	%rd1036, [%rd1033+233];
	bfi.b64 	%rd1037, %rd1036, %rd1035, 8, 8;
	ld.local.u8 	%rd1038, [%rd1033+234];
	ld.local.u8 	%rd1039, [%rd1033+235];
	bfi.b64 	%rd1040, %rd1039, %rd1038, 8, 8;
	bfi.b64 	%rd1041, %rd1040, %rd1037, 16, 16;
	ld.local.u8 	%rd1042, [%rd1033+236];
	ld.local.u8 	%rd1043, [%rd1033+237];
	bfi.b64 	%rd1044, %rd1043, %rd1042, 8, 8;
	ld.local.u8 	%rd1045, [%rd1033+238];
	ld.local.u8 	%rd1046, [%rd1033+239];
	bfi.b64 	%rd1047, %rd1046, %rd1045, 8, 8;
	bfi.b64 	%rd1048, %rd1047, %rd1044, 16, 16;
	bfi.b64 	%rd1049, %rd1048, %rd1041, 32, 32;
	xor.b64  	%rd1050, %rd1034, %rd1049;
	st.local.u64 	[%rd1033+32], %rd1050;
	ld.local.u64 	%rd1051, [%rd1033+40];
	ld.local.u8 	%rd1052, [%rd1033+240];
	ld.local.u8 	%rd1053, [%rd1033+241];
	bfi.b64 	%rd1054, %rd1053, %rd1052, 8, 8;
	ld.local.u8 	%rd1055, [%rd1033+242];
	ld.local.u8 	%rd1056, [%rd1033+243];
	bfi.b64 	%rd1057, %rd1056, %rd1055, 8, 8;
	bfi.b64 	%rd1058, %rd1057, %rd1054, 16, 16;
	ld.local.u8 	%rd1059, [%rd1033+244];
	ld.local.u8 	%rd1060, [%rd1033+245];
	bfi.b64 	%rd1061, %rd1060, %rd1059, 8, 8;
	ld.local.u8 	%rd1062, [%rd1033+246];
	ld.local.u8 	%rd1063, [%rd1033+247];
	bfi.b64 	%rd1064, %rd1063, %rd1062, 8, 8;
	bfi.b64 	%rd1065, %rd1064, %rd1061, 16, 16;
	bfi.b64 	%rd1066, %rd1065, %rd1058, 32, 32;
	xor.b64  	%rd1067, %rd1051, %rd1066;
	st.local.u64 	[%rd1033+40], %rd1067;
	ld.local.u64 	%rd1068, [%rd1033+48];
	ld.local.u8 	%rd1069, [%rd1033+248];
	ld.local.u8 	%rd1070, [%rd1033+249];
	bfi.b64 	%rd1071, %rd1070, %rd1069, 8, 8;
	ld.local.u8 	%rd1072, [%rd1033+250];
	ld.local.u8 	%rd1073, [%rd1033+251];
	bfi.b64 	%rd1074, %rd1073, %rd1072, 8, 8;
	bfi.b64 	%rd1075, %rd1074, %rd1071, 16, 16;
	ld.local.u8 	%rd1076, [%rd1033+252];
	ld.local.u8 	%rd1077, [%rd1033+253];
	bfi.b64 	%rd1078, %rd1077, %rd1076, 8, 8;
	ld.local.u8 	%rd1079, [%rd1033+254];
	ld.local.u8 	%rd1080, [%rd1033+255];
	bfi.b64 	%rd1081, %rd1080, %rd1079, 8, 8;
	bfi.b64 	%rd1082, %rd1081, %rd1078, 16, 16;
	bfi.b64 	%rd1083, %rd1082, %rd1075, 32, 32;
	xor.b64  	%rd1084, %rd1068, %rd1083;
	st.local.u64 	[%rd1033+48], %rd1084;
	ld.local.u64 	%rd1085, [%rd1033+56];
	ld.local.u8 	%rd1086, [%rd1033+256];
	ld.local.u8 	%rd1087, [%rd1033+257];
	bfi.b64 	%rd1088, %rd1087, %rd1086, 8, 8;
	ld.local.u8 	%rd1089, [%rd1033+258];
	ld.local.u8 	%rd1090, [%rd1033+259];
	bfi.b64 	%rd1091, %rd1090, %rd1089, 8, 8;
	bfi.b64 	%rd1092, %rd1091, %rd1088, 16, 16;
	ld.local.u8 	%rd1093, [%rd1033+260];
	ld.local.u8 	%rd1094, [%rd1033+261];
	bfi.b64 	%rd1095, %rd1094, %rd1093, 8, 8;
	ld.local.u8 	%rd1096, [%rd1033+262];
	ld.local.u8 	%rd1097, [%rd1033+263];
	bfi.b64 	%rd1098, %rd1097, %rd1096, 8, 8;
	bfi.b64 	%rd1099, %rd1098, %rd1095, 16, 16;
	bfi.b64 	%rd1100, %rd1099, %rd1092, 32, 32;
	xor.b64  	%rd1101, %rd1085, %rd1100;
	st.local.u64 	[%rd1033+56], %rd1101;
	add.s64 	%rd1825, %rd1825, 32;
	add.s32 	%r760, %r760, 4;
	add.s64 	%rd1819, %rd1819, -4;
	setp.ne.s64 	%p26, %rd1819, 0;
	@%p26 bra 	$L__BB0_40;

$L__BB0_41:
	setp.eq.s64 	%p27, %rd285, 0;
	@%p27 bra 	$L__BB0_44;

	mul.wide.s32 	%rd1102, %r760, 8;
	add.s64 	%rd1103, %rd3, %rd1102;
	add.s64 	%rd1823, %rd1103, 32;
	add.s64 	%rd294, %rd3, 232;
	neg.s64 	%rd1822, %rd285;

$L__BB0_43:
	.pragma "nounroll";
	add.s64 	%rd1104, %rd294, %rd1825;
	ld.local.u64 	%rd1105, [%rd1823];
	ld.local.u8 	%rd1106, [%rd1104];
	ld.local.u8 	%rd1107, [%rd1104+1];
	bfi.b64 	%rd1108, %rd1107, %rd1106, 8, 8;
	ld.local.u8 	%rd1109, [%rd1104+2];
	ld.local.u8 	%rd1110, [%rd1104+3];
	bfi.b64 	%rd1111, %rd1110, %rd1109, 8, 8;
	bfi.b64 	%rd1112, %rd1111, %rd1108, 16, 16;
	ld.local.u8 	%rd1113, [%rd1104+4];
	ld.local.u8 	%rd1114, [%rd1104+5];
	bfi.b64 	%rd1115, %rd1114, %rd1113, 8, 8;
	ld.local.u8 	%rd1116, [%rd1104+6];
	ld.local.u8 	%rd1117, [%rd1104+7];
	bfi.b64 	%rd1118, %rd1117, %rd1116, 8, 8;
	bfi.b64 	%rd1119, %rd1118, %rd1115, 16, 16;
	bfi.b64 	%rd1120, %rd1119, %rd1112, 32, 32;
	xor.b64  	%rd1121, %rd1105, %rd1120;
	st.local.u64 	[%rd1823], %rd1121;
	add.s64 	%rd1825, %rd1825, 8;
	add.s64 	%rd1823, %rd1823, 8;
	add.s64 	%rd1822, %rd1822, 1;
	setp.ne.s64 	%p28, %rd1822, 0;
	@%p28 bra 	$L__BB0_43;

$L__BB0_44:
	setp.eq.s64 	%p29, %rd283, 0;
	@%p29 bra 	$L__BB0_46;

	cvt.u32.u64 	%r438, %rd283;
	mov.u32 	%r439, -1;
	shl.b32 	%r440, %r439, %r438;
	not.b32 	%r441, %r440;
	cvt.s64.s32 	%rd1122, %r441;
	add.s64 	%rd1123, %rd3, %rd1825;
	ld.local.u8 	%rd1124, [%rd1123+232];
	ld.local.u8 	%rd1125, [%rd1123+233];
	bfi.b64 	%rd1126, %rd1125, %rd1124, 8, 8;
	ld.local.u8 	%rd1127, [%rd1123+234];
	ld.local.u8 	%rd1128, [%rd1123+235];
	bfi.b64 	%rd1129, %rd1128, %rd1127, 8, 8;
	bfi.b64 	%rd1130, %rd1129, %rd1126, 16, 16;
	ld.local.u8 	%rd1131, [%rd1123+236];
	ld.local.u8 	%rd1132, [%rd1123+237];
	bfi.b64 	%rd1133, %rd1132, %rd1131, 8, 8;
	ld.local.u8 	%rd1134, [%rd1123+238];
	ld.local.u8 	%rd1135, [%rd1123+239];
	bfi.b64 	%rd1136, %rd1135, %rd1134, 8, 8;
	bfi.b64 	%rd1137, %rd1136, %rd1133, 16, 16;
	bfi.b64 	%rd1138, %rd1137, %rd1130, 32, 32;
	and.b64  	%rd1139, %rd1138, %rd1122;
	shl.b64 	%rd1140, %rd284, 3;
	add.s64 	%rd1141, %rd3, %rd1140;
	ld.local.u64 	%rd1142, [%rd1141+32];
	xor.b64  	%rd1143, %rd1142, %rd1139;
	st.local.u64 	[%rd1141+32], %rd1143;

$L__BB0_46:
	ld.local.u64 	%rd1885, [%rd3+8];
	add.s64 	%rd1144, %rd1885, -1;
	shr.u64 	%rd1145, %rd1144, 3;
	and.b64  	%rd1146, %rd1145, 2305843009213693944;
	add.s64 	%rd1147, %rd3, %rd1146;
	ld.local.u64 	%rd1148, [%rd1147+32];
	xor.b64  	%rd1149, %rd1148, -9223372036854775808;
	st.local.u64 	[%rd1147+32], %rd1149;
	ld.local.u64 	%rd1850, [%rd3+32];
	ld.local.u64 	%rd1849, [%rd3+72];
	ld.local.u64 	%rd1848, [%rd3+112];
	ld.local.u64 	%rd1847, [%rd3+152];
	ld.local.u64 	%rd1846, [%rd3+192];
	ld.local.u64 	%rd1845, [%rd3+40];
	ld.local.u64 	%rd1844, [%rd3+80];
	ld.local.u64 	%rd1843, [%rd3+120];
	ld.local.u64 	%rd1842, [%rd3+160];
	ld.local.u64 	%rd1841, [%rd3+200];
	ld.local.u64 	%rd1840, [%rd3+48];
	ld.local.u64 	%rd1839, [%rd3+88];
	ld.local.u64 	%rd1838, [%rd3+128];
	ld.local.u64 	%rd1837, [%rd3+168];
	ld.local.u64 	%rd1836, [%rd3+208];
	ld.local.u64 	%rd1835, [%rd3+56];
	ld.local.u64 	%rd1834, [%rd3+96];
	ld.local.u64 	%rd1833, [%rd3+136];
	ld.local.u64 	%rd1832, [%rd3+176];
	ld.local.u64 	%rd1831, [%rd3+216];
	ld.local.u64 	%rd1830, [%rd3+64];
	ld.local.u64 	%rd1829, [%rd3+104];
	ld.local.u64 	%rd1828, [%rd3+144];
	ld.local.u64 	%rd1827, [%rd3+184];
	ld.local.u64 	%rd1826, [%rd3+224];
	mov.u32 	%r761, 0;

$L__BB0_47:
	xor.b64  	%rd1150, %rd1849, %rd1850;
	xor.b64  	%rd1151, %rd1150, %rd1848;
	xor.b64  	%rd1152, %rd1151, %rd1847;
	xor.b64  	%rd1153, %rd1152, %rd1846;
	xor.b64  	%rd1154, %rd1844, %rd1845;
	xor.b64  	%rd1155, %rd1154, %rd1843;
	xor.b64  	%rd1156, %rd1155, %rd1842;
	xor.b64  	%rd1157, %rd1156, %rd1841;
	xor.b64  	%rd1158, %rd1839, %rd1840;
	xor.b64  	%rd1159, %rd1158, %rd1838;
	xor.b64  	%rd1160, %rd1159, %rd1837;
	xor.b64  	%rd1161, %rd1160, %rd1836;
	xor.b64  	%rd1162, %rd1834, %rd1835;
	xor.b64  	%rd1163, %rd1162, %rd1833;
	xor.b64  	%rd1164, %rd1163, %rd1832;
	xor.b64  	%rd1165, %rd1164, %rd1831;
	xor.b64  	%rd1166, %rd1829, %rd1830;
	xor.b64  	%rd1167, %rd1166, %rd1828;
	xor.b64  	%rd1168, %rd1167, %rd1827;
	xor.b64  	%rd1169, %rd1168, %rd1826;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r443}, %rd1157;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r444,%dummy}, %rd1157;
	}
	shf.l.wrap.b32 	%r445, %r444, %r443, 1;
	shf.l.wrap.b32 	%r446, %r443, %r444, 1;
	mov.b64 	%rd1170, {%r446, %r445};
	xor.b64  	%rd1171, %rd1169, %rd1170;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r447}, %rd1161;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r448,%dummy}, %rd1161;
	}
	shf.l.wrap.b32 	%r449, %r448, %r447, 1;
	shf.l.wrap.b32 	%r450, %r447, %r448, 1;
	mov.b64 	%rd1172, {%r450, %r449};
	xor.b64  	%rd1173, %rd1172, %rd1153;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r451}, %rd1165;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r452,%dummy}, %rd1165;
	}
	shf.l.wrap.b32 	%r453, %r452, %r451, 1;
	shf.l.wrap.b32 	%r454, %r451, %r452, 1;
	mov.b64 	%rd1174, {%r454, %r453};
	xor.b64  	%rd1175, %rd1174, %rd1157;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r455}, %rd1169;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r456,%dummy}, %rd1169;
	}
	shf.l.wrap.b32 	%r457, %r456, %r455, 1;
	shf.l.wrap.b32 	%r458, %r455, %r456, 1;
	mov.b64 	%rd1176, {%r458, %r457};
	xor.b64  	%rd1177, %rd1176, %rd1161;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r459}, %rd1153;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r460,%dummy}, %rd1153;
	}
	shf.l.wrap.b32 	%r461, %r460, %r459, 1;
	shf.l.wrap.b32 	%r462, %r459, %r460, 1;
	mov.b64 	%rd1178, {%r462, %r461};
	xor.b64  	%rd1179, %rd1165, %rd1178;
	xor.b64  	%rd1180, %rd1171, %rd1850;
	xor.b64  	%rd1181, %rd1849, %rd1171;
	xor.b64  	%rd1182, %rd1848, %rd1171;
	xor.b64  	%rd1183, %rd1847, %rd1171;
	xor.b64  	%rd1184, %rd1846, %rd1171;
	xor.b64  	%rd1185, %rd1845, %rd1173;
	xor.b64  	%rd1186, %rd1844, %rd1173;
	xor.b64  	%rd1187, %rd1843, %rd1173;
	xor.b64  	%rd1188, %rd1842, %rd1173;
	xor.b64  	%rd1189, %rd1841, %rd1173;
	xor.b64  	%rd1190, %rd1840, %rd1175;
	xor.b64  	%rd1191, %rd1839, %rd1175;
	xor.b64  	%rd1192, %rd1838, %rd1175;
	xor.b64  	%rd1193, %rd1837, %rd1175;
	xor.b64  	%rd1194, %rd1836, %rd1175;
	xor.b64  	%rd1195, %rd1835, %rd1177;
	xor.b64  	%rd1196, %rd1834, %rd1177;
	xor.b64  	%rd1197, %rd1833, %rd1177;
	xor.b64  	%rd1198, %rd1832, %rd1177;
	xor.b64  	%rd1199, %rd1831, %rd1177;
	xor.b64  	%rd1200, %rd1830, %rd1179;
	xor.b64  	%rd1201, %rd1829, %rd1179;
	xor.b64  	%rd1202, %rd1828, %rd1179;
	xor.b64  	%rd1203, %rd1827, %rd1179;
	xor.b64  	%rd1204, %rd1826, %rd1179;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r463}, %rd1185;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r464,%dummy}, %rd1185;
	}
	shf.l.wrap.b32 	%r465, %r464, %r463, 1;
	shf.l.wrap.b32 	%r466, %r463, %r464, 1;
	mov.b64 	%rd1205, {%r466, %r465};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r467,%dummy}, %rd1186;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r468}, %rd1186;
	}
	shf.r.wrap.b32 	%r469, %r468, %r467, 20;
	shf.r.wrap.b32 	%r470, %r467, %r468, 20;
	mov.b64 	%rd1206, {%r470, %r469};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r471}, %rd1201;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r472,%dummy}, %rd1201;
	}
	shf.l.wrap.b32 	%r473, %r472, %r471, 20;
	shf.l.wrap.b32 	%r474, %r471, %r472, 20;
	mov.b64 	%rd1207, {%r474, %r473};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r475,%dummy}, %rd1194;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r476}, %rd1194;
	}
	shf.r.wrap.b32 	%r477, %r476, %r475, 3;
	shf.r.wrap.b32 	%r478, %r475, %r476, 3;
	mov.b64 	%rd1208, {%r478, %r477};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r479,%dummy}, %rd1202;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r480}, %rd1202;
	}
	shf.r.wrap.b32 	%r481, %r480, %r479, 25;
	shf.r.wrap.b32 	%r482, %r479, %r480, 25;
	mov.b64 	%rd1209, {%r482, %r481};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r483}, %rd1184;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r484,%dummy}, %rd1184;
	}
	shf.l.wrap.b32 	%r485, %r484, %r483, 18;
	shf.l.wrap.b32 	%r486, %r483, %r484, 18;
	mov.b64 	%rd1210, {%r486, %r485};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r487,%dummy}, %rd1190;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r488}, %rd1190;
	}
	shf.r.wrap.b32 	%r489, %r488, %r487, 2;
	shf.r.wrap.b32 	%r490, %r487, %r488, 2;
	mov.b64 	%rd1211, {%r490, %r489};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r491,%dummy}, %rd1192;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r492}, %rd1192;
	}
	shf.r.wrap.b32 	%r493, %r492, %r491, 21;
	shf.r.wrap.b32 	%r494, %r491, %r492, 21;
	mov.b64 	%rd1212, {%r494, %r493};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r495}, %rd1197;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r496,%dummy}, %rd1197;
	}
	shf.l.wrap.b32 	%r497, %r496, %r495, 25;
	shf.l.wrap.b32 	%r498, %r495, %r496, 25;
	mov.b64 	%rd1213, {%r498, %r497};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r499}, %rd1203;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r500,%dummy}, %rd1203;
	}
	shf.l.wrap.b32 	%r501, %r500, %r499, 8;
	shf.l.wrap.b32 	%r502, %r499, %r500, 8;
	mov.b64 	%rd1214, {%r502, %r501};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r503,%dummy}, %rd1199;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r504}, %rd1199;
	}
	shf.r.wrap.b32 	%r505, %r504, %r503, 8;
	shf.r.wrap.b32 	%r506, %r503, %r504, 8;
	mov.b64 	%rd1215, {%r506, %r505};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r507,%dummy}, %rd1183;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r508}, %rd1183;
	}
	shf.r.wrap.b32 	%r509, %r508, %r507, 23;
	shf.r.wrap.b32 	%r510, %r507, %r508, 23;
	mov.b64 	%rd1216, {%r510, %r509};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r511}, %rd1200;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r512,%dummy}, %rd1200;
	}
	shf.l.wrap.b32 	%r513, %r512, %r511, 27;
	shf.l.wrap.b32 	%r514, %r511, %r512, 27;
	mov.b64 	%rd1217, {%r514, %r513};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r515}, %rd1204;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r516,%dummy}, %rd1204;
	}
	shf.l.wrap.b32 	%r517, %r516, %r515, 14;
	shf.l.wrap.b32 	%r518, %r515, %r516, 14;
	mov.b64 	%rd1218, {%r518, %r517};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r519}, %rd1189;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r520,%dummy}, %rd1189;
	}
	shf.l.wrap.b32 	%r521, %r520, %r519, 2;
	shf.l.wrap.b32 	%r522, %r519, %r520, 2;
	mov.b64 	%rd1219, {%r522, %r521};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r523,%dummy}, %rd1196;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r524}, %rd1196;
	}
	shf.r.wrap.b32 	%r525, %r524, %r523, 9;
	shf.r.wrap.b32 	%r526, %r523, %r524, 9;
	mov.b64 	%rd1220, {%r526, %r525};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r527,%dummy}, %rd1188;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r528}, %rd1188;
	}
	shf.r.wrap.b32 	%r529, %r528, %r527, 19;
	shf.r.wrap.b32 	%r530, %r527, %r528, 19;
	mov.b64 	%rd1221, {%r530, %r529};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r531,%dummy}, %rd1181;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r532}, %rd1181;
	}
	shf.r.wrap.b32 	%r533, %r532, %r531, 28;
	shf.r.wrap.b32 	%r534, %r531, %r532, 28;
	mov.b64 	%rd1222, {%r534, %r533};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r535}, %rd1195;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r536,%dummy}, %rd1195;
	}
	shf.l.wrap.b32 	%r537, %r536, %r535, 28;
	shf.l.wrap.b32 	%r538, %r535, %r536, 28;
	mov.b64 	%rd1223, {%r538, %r537};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r539}, %rd1198;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r540,%dummy}, %rd1198;
	}
	shf.l.wrap.b32 	%r541, %r540, %r539, 21;
	shf.l.wrap.b32 	%r542, %r539, %r540, 21;
	mov.b64 	%rd1224, {%r542, %r541};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r543}, %rd1193;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r544,%dummy}, %rd1193;
	}
	shf.l.wrap.b32 	%r545, %r544, %r543, 15;
	shf.l.wrap.b32 	%r546, %r543, %r544, 15;
	mov.b64 	%rd1225, {%r546, %r545};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r547}, %rd1187;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r548,%dummy}, %rd1187;
	}
	shf.l.wrap.b32 	%r549, %r548, %r547, 10;
	shf.l.wrap.b32 	%r550, %r547, %r548, 10;
	mov.b64 	%rd1226, {%r550, %r549};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r551}, %rd1191;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r552,%dummy}, %rd1191;
	}
	shf.l.wrap.b32 	%r553, %r552, %r551, 6;
	shf.l.wrap.b32 	%r554, %r551, %r552, 6;
	mov.b64 	%rd1227, {%r554, %r553};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r555}, %rd1182;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r556,%dummy}, %rd1182;
	}
	shf.l.wrap.b32 	%r557, %r556, %r555, 3;
	shf.l.wrap.b32 	%r558, %r555, %r556, 3;
	mov.b64 	%rd1228, {%r558, %r557};
	not.b64 	%rd1229, %rd1206;
	and.b64  	%rd1230, %rd1212, %rd1229;
	xor.b64  	%rd1231, %rd1230, %rd1180;
	not.b64 	%rd1232, %rd1212;
	and.b64  	%rd1233, %rd1224, %rd1232;
	xor.b64  	%rd1845, %rd1233, %rd1206;
	not.b64 	%rd1234, %rd1224;
	and.b64  	%rd1235, %rd1218, %rd1234;
	xor.b64  	%rd1840, %rd1212, %rd1235;
	not.b64 	%rd1236, %rd1218;
	and.b64  	%rd1237, %rd1180, %rd1236;
	xor.b64  	%rd1835, %rd1224, %rd1237;
	not.b64 	%rd1238, %rd1180;
	and.b64  	%rd1239, %rd1206, %rd1238;
	xor.b64  	%rd1830, %rd1218, %rd1239;
	not.b64 	%rd1240, %rd1207;
	and.b64  	%rd1241, %rd1228, %rd1240;
	xor.b64  	%rd1849, %rd1241, %rd1223;
	not.b64 	%rd1242, %rd1228;
	and.b64  	%rd1243, %rd1221, %rd1242;
	xor.b64  	%rd1844, %rd1243, %rd1207;
	not.b64 	%rd1244, %rd1221;
	and.b64  	%rd1245, %rd1208, %rd1244;
	xor.b64  	%rd1839, %rd1228, %rd1245;
	not.b64 	%rd1246, %rd1208;
	and.b64  	%rd1247, %rd1223, %rd1246;
	xor.b64  	%rd1834, %rd1221, %rd1247;
	not.b64 	%rd1248, %rd1223;
	and.b64  	%rd1249, %rd1207, %rd1248;
	xor.b64  	%rd1829, %rd1208, %rd1249;
	not.b64 	%rd1250, %rd1227;
	and.b64  	%rd1251, %rd1213, %rd1250;
	xor.b64  	%rd1848, %rd1251, %rd1205;
	not.b64 	%rd1252, %rd1213;
	and.b64  	%rd1253, %rd1214, %rd1252;
	xor.b64  	%rd1843, %rd1253, %rd1227;
	not.b64 	%rd1254, %rd1214;
	and.b64  	%rd1255, %rd1210, %rd1254;
	xor.b64  	%rd1838, %rd1213, %rd1255;
	not.b64 	%rd1256, %rd1210;
	and.b64  	%rd1257, %rd1205, %rd1256;
	xor.b64  	%rd1833, %rd1214, %rd1257;
	not.b64 	%rd1258, %rd1205;
	and.b64  	%rd1259, %rd1227, %rd1258;
	xor.b64  	%rd1828, %rd1210, %rd1259;
	not.b64 	%rd1260, %rd1222;
	and.b64  	%rd1261, %rd1226, %rd1260;
	xor.b64  	%rd1847, %rd1261, %rd1217;
	not.b64 	%rd1262, %rd1226;
	and.b64  	%rd1263, %rd1225, %rd1262;
	xor.b64  	%rd1842, %rd1263, %rd1222;
	not.b64 	%rd1264, %rd1225;
	and.b64  	%rd1265, %rd1215, %rd1264;
	xor.b64  	%rd1837, %rd1226, %rd1265;
	not.b64 	%rd1266, %rd1215;
	and.b64  	%rd1267, %rd1217, %rd1266;
	xor.b64  	%rd1832, %rd1225, %rd1267;
	not.b64 	%rd1268, %rd1217;
	and.b64  	%rd1269, %rd1222, %rd1268;
	xor.b64  	%rd1827, %rd1215, %rd1269;
	not.b64 	%rd1270, %rd1220;
	and.b64  	%rd1271, %rd1209, %rd1270;
	xor.b64  	%rd1846, %rd1271, %rd1211;
	not.b64 	%rd1272, %rd1209;
	and.b64  	%rd1273, %rd1216, %rd1272;
	xor.b64  	%rd1841, %rd1273, %rd1220;
	not.b64 	%rd1274, %rd1216;
	and.b64  	%rd1275, %rd1219, %rd1274;
	xor.b64  	%rd1836, %rd1209, %rd1275;
	not.b64 	%rd1276, %rd1219;
	and.b64  	%rd1277, %rd1211, %rd1276;
	xor.b64  	%rd1831, %rd1216, %rd1277;
	not.b64 	%rd1278, %rd1211;
	and.b64  	%rd1279, %rd1220, %rd1278;
	xor.b64  	%rd1826, %rd1219, %rd1279;
	mul.wide.s32 	%rd1280, %r761, 8;
	mov.u64 	%rd1281, CUDA_KECCAK_CONSTS;
	add.s64 	%rd1282, %rd1281, %rd1280;
	ld.const.u64 	%rd1283, [%rd1282];
	xor.b64  	%rd1850, %rd1231, %rd1283;
	add.s32 	%r761, %r761, 1;
	setp.ne.s32 	%p30, %r761, 24;
	@%p30 bra 	$L__BB0_47;

	st.local.u64 	[%rd3+32], %rd1850;
	st.local.u64 	[%rd3+72], %rd1849;
	st.local.u64 	[%rd3+112], %rd1848;
	st.local.u64 	[%rd3+152], %rd1847;
	st.local.u64 	[%rd3+192], %rd1846;
	st.local.u64 	[%rd3+40], %rd1845;
	st.local.u64 	[%rd3+80], %rd1844;
	st.local.u64 	[%rd3+120], %rd1843;
	st.local.u64 	[%rd3+160], %rd1842;
	st.local.u64 	[%rd3+200], %rd1841;
	st.local.u64 	[%rd3+48], %rd1840;
	st.local.u64 	[%rd3+88], %rd1839;
	st.local.u64 	[%rd3+128], %rd1838;
	st.local.u64 	[%rd3+168], %rd1837;
	st.local.u64 	[%rd3+208], %rd1836;
	st.local.u64 	[%rd3+56], %rd1835;
	st.local.u64 	[%rd3+96], %rd1834;
	st.local.u64 	[%rd3+136], %rd1833;
	st.local.u64 	[%rd3+176], %rd1832;
	st.local.u64 	[%rd3+216], %rd1831;
	st.local.u64 	[%rd3+64], %rd1830;
	st.local.u64 	[%rd3+104], %rd1829;
	st.local.u64 	[%rd3+144], %rd1828;
	st.local.u64 	[%rd3+184], %rd1827;
	st.local.u64 	[%rd3+224], %rd1826;
	shr.u64 	%rd379, %rd1885, 6;
	setp.eq.s64 	%p31, %rd379, 0;
	@%p31 bra 	$L__BB0_56;

	add.s64 	%rd1284, %rd379, -1;
	and.b64  	%rd1852, %rd379, 3;
	setp.lt.u64 	%p32, %rd1284, 3;
	mov.u32 	%r763, 0;
	@%p32 bra 	$L__BB0_52;

	sub.s64 	%rd1851, %rd379, %rd1852;

$L__BB0_51:
	mul.wide.s32 	%rd1285, %r763, 8;
	add.s64 	%rd1286, %rd3, %rd1285;
	ld.local.u8 	%rd1287, [%rd1286+32];
	ld.local.u8 	%rd1288, [%rd1286+33];
	bfi.b64 	%rd1289, %rd1288, %rd1287, 8, 8;
	ld.local.u8 	%rd1290, [%rd1286+34];
	ld.local.u8 	%rd1291, [%rd1286+35];
	bfi.b64 	%rd1292, %rd1291, %rd1290, 8, 8;
	bfi.b64 	%rd1293, %rd1292, %rd1289, 16, 16;
	ld.local.u8 	%rd1294, [%rd1286+36];
	ld.local.u8 	%rd1295, [%rd1286+37];
	bfi.b64 	%rd1296, %rd1295, %rd1294, 8, 8;
	ld.local.u8 	%rd1297, [%rd1286+38];
	ld.local.u8 	%rd1298, [%rd1286+39];
	bfi.b64 	%rd1299, %rd1298, %rd1297, 8, 8;
	bfi.b64 	%rd1300, %rd1299, %rd1296, 16, 16;
	bfi.b64 	%rd1301, %rd1300, %rd1293, 32, 32;
	st.local.u8 	[%rd1286+232], %rd1289;
	shr.u64 	%rd1302, %rd1289, 8;
	st.local.u8 	[%rd1286+233], %rd1302;
	shr.u64 	%rd1303, %rd1293, 24;
	st.local.u8 	[%rd1286+235], %rd1303;
	shr.u64 	%rd1304, %rd1293, 16;
	st.local.u8 	[%rd1286+234], %rd1304;
	shr.u64 	%rd1305, %rd1301, 56;
	st.local.u8 	[%rd1286+239], %rd1305;
	shr.u64 	%rd1306, %rd1301, 48;
	st.local.u8 	[%rd1286+238], %rd1306;
	shr.u64 	%rd1307, %rd1301, 40;
	st.local.u8 	[%rd1286+237], %rd1307;
	shr.u64 	%rd1308, %rd1301, 32;
	st.local.u8 	[%rd1286+236], %rd1308;
	ld.local.u8 	%rd1309, [%rd1286+40];
	ld.local.u8 	%rd1310, [%rd1286+41];
	bfi.b64 	%rd1311, %rd1310, %rd1309, 8, 8;
	ld.local.u8 	%rd1312, [%rd1286+42];
	ld.local.u8 	%rd1313, [%rd1286+43];
	bfi.b64 	%rd1314, %rd1313, %rd1312, 8, 8;
	bfi.b64 	%rd1315, %rd1314, %rd1311, 16, 16;
	ld.local.u8 	%rd1316, [%rd1286+44];
	ld.local.u8 	%rd1317, [%rd1286+45];
	bfi.b64 	%rd1318, %rd1317, %rd1316, 8, 8;
	ld.local.u8 	%rd1319, [%rd1286+46];
	ld.local.u8 	%rd1320, [%rd1286+47];
	bfi.b64 	%rd1321, %rd1320, %rd1319, 8, 8;
	bfi.b64 	%rd1322, %rd1321, %rd1318, 16, 16;
	bfi.b64 	%rd1323, %rd1322, %rd1315, 32, 32;
	st.local.u8 	[%rd1286+240], %rd1311;
	shr.u64 	%rd1324, %rd1311, 8;
	st.local.u8 	[%rd1286+241], %rd1324;
	shr.u64 	%rd1325, %rd1315, 24;
	st.local.u8 	[%rd1286+243], %rd1325;
	shr.u64 	%rd1326, %rd1315, 16;
	st.local.u8 	[%rd1286+242], %rd1326;
	shr.u64 	%rd1327, %rd1323, 56;
	st.local.u8 	[%rd1286+247], %rd1327;
	shr.u64 	%rd1328, %rd1323, 48;
	st.local.u8 	[%rd1286+246], %rd1328;
	shr.u64 	%rd1329, %rd1323, 40;
	st.local.u8 	[%rd1286+245], %rd1329;
	shr.u64 	%rd1330, %rd1323, 32;
	st.local.u8 	[%rd1286+244], %rd1330;
	ld.local.u8 	%rd1331, [%rd1286+48];
	ld.local.u8 	%rd1332, [%rd1286+49];
	bfi.b64 	%rd1333, %rd1332, %rd1331, 8, 8;
	ld.local.u8 	%rd1334, [%rd1286+50];
	ld.local.u8 	%rd1335, [%rd1286+51];
	bfi.b64 	%rd1336, %rd1335, %rd1334, 8, 8;
	bfi.b64 	%rd1337, %rd1336, %rd1333, 16, 16;
	ld.local.u8 	%rd1338, [%rd1286+52];
	ld.local.u8 	%rd1339, [%rd1286+53];
	bfi.b64 	%rd1340, %rd1339, %rd1338, 8, 8;
	ld.local.u8 	%rd1341, [%rd1286+54];
	ld.local.u8 	%rd1342, [%rd1286+55];
	bfi.b64 	%rd1343, %rd1342, %rd1341, 8, 8;
	bfi.b64 	%rd1344, %rd1343, %rd1340, 16, 16;
	bfi.b64 	%rd1345, %rd1344, %rd1337, 32, 32;
	st.local.u8 	[%rd1286+248], %rd1333;
	shr.u64 	%rd1346, %rd1333, 8;
	st.local.u8 	[%rd1286+249], %rd1346;
	shr.u64 	%rd1347, %rd1337, 24;
	st.local.u8 	[%rd1286+251], %rd1347;
	shr.u64 	%rd1348, %rd1337, 16;
	st.local.u8 	[%rd1286+250], %rd1348;
	shr.u64 	%rd1349, %rd1345, 56;
	st.local.u8 	[%rd1286+255], %rd1349;
	shr.u64 	%rd1350, %rd1345, 48;
	st.local.u8 	[%rd1286+254], %rd1350;
	shr.u64 	%rd1351, %rd1345, 40;
	st.local.u8 	[%rd1286+253], %rd1351;
	shr.u64 	%rd1352, %rd1345, 32;
	st.local.u8 	[%rd1286+252], %rd1352;
	ld.local.u8 	%rd1353, [%rd1286+56];
	ld.local.u8 	%rd1354, [%rd1286+57];
	bfi.b64 	%rd1355, %rd1354, %rd1353, 8, 8;
	ld.local.u8 	%rd1356, [%rd1286+58];
	ld.local.u8 	%rd1357, [%rd1286+59];
	bfi.b64 	%rd1358, %rd1357, %rd1356, 8, 8;
	bfi.b64 	%rd1359, %rd1358, %rd1355, 16, 16;
	ld.local.u8 	%rd1360, [%rd1286+60];
	ld.local.u8 	%rd1361, [%rd1286+61];
	bfi.b64 	%rd1362, %rd1361, %rd1360, 8, 8;
	ld.local.u8 	%rd1363, [%rd1286+62];
	ld.local.u8 	%rd1364, [%rd1286+63];
	bfi.b64 	%rd1365, %rd1364, %rd1363, 8, 8;
	bfi.b64 	%rd1366, %rd1365, %rd1362, 16, 16;
	bfi.b64 	%rd1367, %rd1366, %rd1359, 32, 32;
	st.local.u8 	[%rd1286+256], %rd1355;
	shr.u64 	%rd1368, %rd1355, 8;
	st.local.u8 	[%rd1286+257], %rd1368;
	shr.u64 	%rd1369, %rd1359, 24;
	st.local.u8 	[%rd1286+259], %rd1369;
	shr.u64 	%rd1370, %rd1359, 16;
	st.local.u8 	[%rd1286+258], %rd1370;
	shr.u64 	%rd1371, %rd1367, 56;
	st.local.u8 	[%rd1286+263], %rd1371;
	shr.u64 	%rd1372, %rd1367, 48;
	st.local.u8 	[%rd1286+262], %rd1372;
	shr.u64 	%rd1373, %rd1367, 40;
	st.local.u8 	[%rd1286+261], %rd1373;
	shr.u64 	%rd1374, %rd1367, 32;
	st.local.u8 	[%rd1286+260], %rd1374;
	add.s32 	%r763, %r763, 4;
	add.s64 	%rd1851, %rd1851, -4;
	setp.ne.s64 	%p33, %rd1851, 0;
	@%p33 bra 	$L__BB0_51;

$L__BB0_52:
	setp.eq.s64 	%p34, %rd1852, 0;
	@%p34 bra 	$L__BB0_56;

$L__BB0_54:
	.pragma "nounroll";
	mul.wide.s32 	%rd1375, %r763, 8;
	add.s64 	%rd1376, %rd3, %rd1375;
	ld.local.u8 	%rd1377, [%rd1376+32];
	ld.local.u8 	%rd1378, [%rd1376+33];
	bfi.b64 	%rd1379, %rd1378, %rd1377, 8, 8;
	ld.local.u8 	%rd1380, [%rd1376+34];
	ld.local.u8 	%rd1381, [%rd1376+35];
	bfi.b64 	%rd1382, %rd1381, %rd1380, 8, 8;
	bfi.b64 	%rd1383, %rd1382, %rd1379, 16, 16;
	ld.local.u8 	%rd1384, [%rd1376+36];
	ld.local.u8 	%rd1385, [%rd1376+37];
	bfi.b64 	%rd1386, %rd1385, %rd1384, 8, 8;
	ld.local.u8 	%rd1387, [%rd1376+38];
	ld.local.u8 	%rd1388, [%rd1376+39];
	bfi.b64 	%rd1389, %rd1388, %rd1387, 8, 8;
	bfi.b64 	%rd1390, %rd1389, %rd1386, 16, 16;
	bfi.b64 	%rd1391, %rd1390, %rd1383, 32, 32;
	shl.b32 	%r561, %r763, 3;
	cvt.s64.s32 	%rd1392, %r561;
	add.s64 	%rd1393, %rd3, %rd1392;
	st.local.u8 	[%rd1393+232], %rd1379;
	shr.u64 	%rd1394, %rd1379, 8;
	st.local.u8 	[%rd1393+233], %rd1394;
	shr.u64 	%rd1395, %rd1383, 24;
	st.local.u8 	[%rd1393+235], %rd1395;
	shr.u64 	%rd1396, %rd1383, 16;
	st.local.u8 	[%rd1393+234], %rd1396;
	shr.u64 	%rd1397, %rd1391, 56;
	st.local.u8 	[%rd1393+239], %rd1397;
	shr.u64 	%rd1398, %rd1391, 48;
	st.local.u8 	[%rd1393+238], %rd1398;
	shr.u64 	%rd1399, %rd1391, 40;
	st.local.u8 	[%rd1393+237], %rd1399;
	shr.u64 	%rd1400, %rd1391, 32;
	st.local.u8 	[%rd1393+236], %rd1400;
	add.s32 	%r763, %r763, 1;
	add.s64 	%rd1852, %rd1852, -1;
	setp.ne.s64 	%p35, %rd1852, 0;
	@%p35 bra 	$L__BB0_54;

	ld.local.u64 	%rd1885, [%rd3+8];

$L__BB0_56:
	st.local.u64 	[%rd3+424], %rd1885;
	ld.local.u32 	%r769, [%rd3+4];
	setp.eq.s32 	%p36, %r769, 0;
	@%p36 bra 	$L__BB0_75;

	mov.u64 	%rd1856, 0;
	mov.u64 	%rd1884, %rd1885;

$L__BB0_58:
	setp.ne.s64 	%p37, %rd1884, 0;
	@%p37 bra 	$L__BB0_70;

	mov.u64 	%rd1857, CUDA_KECCAK_CONSTS;
	ld.local.u64 	%rd1882, [%rd3+32];
	ld.local.u64 	%rd1881, [%rd3+72];
	ld.local.u64 	%rd1880, [%rd3+112];
	ld.local.u64 	%rd1879, [%rd3+152];
	ld.local.u64 	%rd1878, [%rd3+192];
	ld.local.u64 	%rd1877, [%rd3+40];
	ld.local.u64 	%rd1876, [%rd3+80];
	ld.local.u64 	%rd1875, [%rd3+120];
	ld.local.u64 	%rd1874, [%rd3+160];
	ld.local.u64 	%rd1873, [%rd3+200];
	ld.local.u64 	%rd1872, [%rd3+48];
	ld.local.u64 	%rd1871, [%rd3+88];
	ld.local.u64 	%rd1870, [%rd3+128];
	ld.local.u64 	%rd1869, [%rd3+168];
	ld.local.u64 	%rd1868, [%rd3+208];
	ld.local.u64 	%rd1867, [%rd3+56];
	ld.local.u64 	%rd1866, [%rd3+96];
	ld.local.u64 	%rd1865, [%rd3+136];
	ld.local.u64 	%rd1864, [%rd3+176];
	ld.local.u64 	%rd1863, [%rd3+216];
	ld.local.u64 	%rd1862, [%rd3+64];
	ld.local.u64 	%rd1861, [%rd3+104];
	ld.local.u64 	%rd1860, [%rd3+144];
	ld.local.u64 	%rd1859, [%rd3+184];
	ld.local.u64 	%rd1858, [%rd3+224];
	mov.u32 	%r766, 0;

$L__BB0_60:
	xor.b64  	%rd1403, %rd1881, %rd1882;
	xor.b64  	%rd1404, %rd1403, %rd1880;
	xor.b64  	%rd1405, %rd1404, %rd1879;
	xor.b64  	%rd1406, %rd1405, %rd1878;
	xor.b64  	%rd1407, %rd1876, %rd1877;
	xor.b64  	%rd1408, %rd1407, %rd1875;
	xor.b64  	%rd1409, %rd1408, %rd1874;
	xor.b64  	%rd1410, %rd1409, %rd1873;
	xor.b64  	%rd1411, %rd1871, %rd1872;
	xor.b64  	%rd1412, %rd1411, %rd1870;
	xor.b64  	%rd1413, %rd1412, %rd1869;
	xor.b64  	%rd1414, %rd1413, %rd1868;
	xor.b64  	%rd1415, %rd1866, %rd1867;
	xor.b64  	%rd1416, %rd1415, %rd1865;
	xor.b64  	%rd1417, %rd1416, %rd1864;
	xor.b64  	%rd1418, %rd1417, %rd1863;
	xor.b64  	%rd1419, %rd1861, %rd1862;
	xor.b64  	%rd1420, %rd1419, %rd1860;
	xor.b64  	%rd1421, %rd1420, %rd1859;
	xor.b64  	%rd1422, %rd1421, %rd1858;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r563}, %rd1410;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r564,%dummy}, %rd1410;
	}
	shf.l.wrap.b32 	%r565, %r564, %r563, 1;
	shf.l.wrap.b32 	%r566, %r563, %r564, 1;
	mov.b64 	%rd1423, {%r566, %r565};
	xor.b64  	%rd1424, %rd1422, %rd1423;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r567}, %rd1414;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r568,%dummy}, %rd1414;
	}
	shf.l.wrap.b32 	%r569, %r568, %r567, 1;
	shf.l.wrap.b32 	%r570, %r567, %r568, 1;
	mov.b64 	%rd1425, {%r570, %r569};
	xor.b64  	%rd1426, %rd1425, %rd1406;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r571}, %rd1418;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r572,%dummy}, %rd1418;
	}
	shf.l.wrap.b32 	%r573, %r572, %r571, 1;
	shf.l.wrap.b32 	%r574, %r571, %r572, 1;
	mov.b64 	%rd1427, {%r574, %r573};
	xor.b64  	%rd1428, %rd1427, %rd1410;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r575}, %rd1422;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r576,%dummy}, %rd1422;
	}
	shf.l.wrap.b32 	%r577, %r576, %r575, 1;
	shf.l.wrap.b32 	%r578, %r575, %r576, 1;
	mov.b64 	%rd1429, {%r578, %r577};
	xor.b64  	%rd1430, %rd1429, %rd1414;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r579}, %rd1406;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r580,%dummy}, %rd1406;
	}
	shf.l.wrap.b32 	%r581, %r580, %r579, 1;
	shf.l.wrap.b32 	%r582, %r579, %r580, 1;
	mov.b64 	%rd1431, {%r582, %r581};
	xor.b64  	%rd1432, %rd1418, %rd1431;
	xor.b64  	%rd1433, %rd1424, %rd1882;
	xor.b64  	%rd1434, %rd1881, %rd1424;
	xor.b64  	%rd1435, %rd1880, %rd1424;
	xor.b64  	%rd1436, %rd1879, %rd1424;
	xor.b64  	%rd1437, %rd1878, %rd1424;
	xor.b64  	%rd1438, %rd1877, %rd1426;
	xor.b64  	%rd1439, %rd1876, %rd1426;
	xor.b64  	%rd1440, %rd1875, %rd1426;
	xor.b64  	%rd1441, %rd1874, %rd1426;
	xor.b64  	%rd1442, %rd1873, %rd1426;
	xor.b64  	%rd1443, %rd1872, %rd1428;
	xor.b64  	%rd1444, %rd1871, %rd1428;
	xor.b64  	%rd1445, %rd1870, %rd1428;
	xor.b64  	%rd1446, %rd1869, %rd1428;
	xor.b64  	%rd1447, %rd1868, %rd1428;
	xor.b64  	%rd1448, %rd1867, %rd1430;
	xor.b64  	%rd1449, %rd1866, %rd1430;
	xor.b64  	%rd1450, %rd1865, %rd1430;
	xor.b64  	%rd1451, %rd1864, %rd1430;
	xor.b64  	%rd1452, %rd1863, %rd1430;
	xor.b64  	%rd1453, %rd1862, %rd1432;
	xor.b64  	%rd1454, %rd1861, %rd1432;
	xor.b64  	%rd1455, %rd1860, %rd1432;
	xor.b64  	%rd1456, %rd1859, %rd1432;
	xor.b64  	%rd1457, %rd1858, %rd1432;
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r583}, %rd1438;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r584,%dummy}, %rd1438;
	}
	shf.l.wrap.b32 	%r585, %r584, %r583, 1;
	shf.l.wrap.b32 	%r586, %r583, %r584, 1;
	mov.b64 	%rd1458, {%r586, %r585};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r587,%dummy}, %rd1439;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r588}, %rd1439;
	}
	shf.r.wrap.b32 	%r589, %r588, %r587, 20;
	shf.r.wrap.b32 	%r590, %r587, %r588, 20;
	mov.b64 	%rd1459, {%r590, %r589};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r591}, %rd1454;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r592,%dummy}, %rd1454;
	}
	shf.l.wrap.b32 	%r593, %r592, %r591, 20;
	shf.l.wrap.b32 	%r594, %r591, %r592, 20;
	mov.b64 	%rd1460, {%r594, %r593};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r595,%dummy}, %rd1447;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r596}, %rd1447;
	}
	shf.r.wrap.b32 	%r597, %r596, %r595, 3;
	shf.r.wrap.b32 	%r598, %r595, %r596, 3;
	mov.b64 	%rd1461, {%r598, %r597};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r599,%dummy}, %rd1455;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r600}, %rd1455;
	}
	shf.r.wrap.b32 	%r601, %r600, %r599, 25;
	shf.r.wrap.b32 	%r602, %r599, %r600, 25;
	mov.b64 	%rd1462, {%r602, %r601};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r603}, %rd1437;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r604,%dummy}, %rd1437;
	}
	shf.l.wrap.b32 	%r605, %r604, %r603, 18;
	shf.l.wrap.b32 	%r606, %r603, %r604, 18;
	mov.b64 	%rd1463, {%r606, %r605};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r607,%dummy}, %rd1443;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r608}, %rd1443;
	}
	shf.r.wrap.b32 	%r609, %r608, %r607, 2;
	shf.r.wrap.b32 	%r610, %r607, %r608, 2;
	mov.b64 	%rd1464, {%r610, %r609};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r611,%dummy}, %rd1445;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r612}, %rd1445;
	}
	shf.r.wrap.b32 	%r613, %r612, %r611, 21;
	shf.r.wrap.b32 	%r614, %r611, %r612, 21;
	mov.b64 	%rd1465, {%r614, %r613};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r615}, %rd1450;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r616,%dummy}, %rd1450;
	}
	shf.l.wrap.b32 	%r617, %r616, %r615, 25;
	shf.l.wrap.b32 	%r618, %r615, %r616, 25;
	mov.b64 	%rd1466, {%r618, %r617};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r619}, %rd1456;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r620,%dummy}, %rd1456;
	}
	shf.l.wrap.b32 	%r621, %r620, %r619, 8;
	shf.l.wrap.b32 	%r622, %r619, %r620, 8;
	mov.b64 	%rd1467, {%r622, %r621};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r623,%dummy}, %rd1452;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r624}, %rd1452;
	}
	shf.r.wrap.b32 	%r625, %r624, %r623, 8;
	shf.r.wrap.b32 	%r626, %r623, %r624, 8;
	mov.b64 	%rd1468, {%r626, %r625};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r627,%dummy}, %rd1436;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r628}, %rd1436;
	}
	shf.r.wrap.b32 	%r629, %r628, %r627, 23;
	shf.r.wrap.b32 	%r630, %r627, %r628, 23;
	mov.b64 	%rd1469, {%r630, %r629};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r631}, %rd1453;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r632,%dummy}, %rd1453;
	}
	shf.l.wrap.b32 	%r633, %r632, %r631, 27;
	shf.l.wrap.b32 	%r634, %r631, %r632, 27;
	mov.b64 	%rd1470, {%r634, %r633};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r635}, %rd1457;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r636,%dummy}, %rd1457;
	}
	shf.l.wrap.b32 	%r637, %r636, %r635, 14;
	shf.l.wrap.b32 	%r638, %r635, %r636, 14;
	mov.b64 	%rd1471, {%r638, %r637};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r639}, %rd1442;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r640,%dummy}, %rd1442;
	}
	shf.l.wrap.b32 	%r641, %r640, %r639, 2;
	shf.l.wrap.b32 	%r642, %r639, %r640, 2;
	mov.b64 	%rd1472, {%r642, %r641};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r643,%dummy}, %rd1449;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r644}, %rd1449;
	}
	shf.r.wrap.b32 	%r645, %r644, %r643, 9;
	shf.r.wrap.b32 	%r646, %r643, %r644, 9;
	mov.b64 	%rd1473, {%r646, %r645};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r647,%dummy}, %rd1441;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r648}, %rd1441;
	}
	shf.r.wrap.b32 	%r649, %r648, %r647, 19;
	shf.r.wrap.b32 	%r650, %r647, %r648, 19;
	mov.b64 	%rd1474, {%r650, %r649};
	{
	.reg .b32 %dummy;
	mov.b64 	{%r651,%dummy}, %rd1434;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r652}, %rd1434;
	}
	shf.r.wrap.b32 	%r653, %r652, %r651, 28;
	shf.r.wrap.b32 	%r654, %r651, %r652, 28;
	mov.b64 	%rd1475, {%r654, %r653};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r655}, %rd1448;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r656,%dummy}, %rd1448;
	}
	shf.l.wrap.b32 	%r657, %r656, %r655, 28;
	shf.l.wrap.b32 	%r658, %r655, %r656, 28;
	mov.b64 	%rd1476, {%r658, %r657};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r659}, %rd1451;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r660,%dummy}, %rd1451;
	}
	shf.l.wrap.b32 	%r661, %r660, %r659, 21;
	shf.l.wrap.b32 	%r662, %r659, %r660, 21;
	mov.b64 	%rd1477, {%r662, %r661};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r663}, %rd1446;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r664,%dummy}, %rd1446;
	}
	shf.l.wrap.b32 	%r665, %r664, %r663, 15;
	shf.l.wrap.b32 	%r666, %r663, %r664, 15;
	mov.b64 	%rd1478, {%r666, %r665};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r667}, %rd1440;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r668,%dummy}, %rd1440;
	}
	shf.l.wrap.b32 	%r669, %r668, %r667, 10;
	shf.l.wrap.b32 	%r670, %r667, %r668, 10;
	mov.b64 	%rd1479, {%r670, %r669};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r671}, %rd1444;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r672,%dummy}, %rd1444;
	}
	shf.l.wrap.b32 	%r673, %r672, %r671, 6;
	shf.l.wrap.b32 	%r674, %r671, %r672, 6;
	mov.b64 	%rd1480, {%r674, %r673};
	{
	.reg .b32 %dummy;
	mov.b64 	{%dummy,%r675}, %rd1435;
	}
	{
	.reg .b32 %dummy;
	mov.b64 	{%r676,%dummy}, %rd1435;
	}
	shf.l.wrap.b32 	%r677, %r676, %r675, 3;
	shf.l.wrap.b32 	%r678, %r675, %r676, 3;
	mov.b64 	%rd1481, {%r678, %r677};
	not.b64 	%rd1482, %rd1459;
	and.b64  	%rd1483, %rd1465, %rd1482;
	xor.b64  	%rd1484, %rd1483, %rd1433;
	not.b64 	%rd1485, %rd1465;
	and.b64  	%rd1486, %rd1477, %rd1485;
	xor.b64  	%rd1877, %rd1486, %rd1459;
	not.b64 	%rd1487, %rd1477;
	and.b64  	%rd1488, %rd1471, %rd1487;
	xor.b64  	%rd1872, %rd1465, %rd1488;
	not.b64 	%rd1489, %rd1471;
	and.b64  	%rd1490, %rd1433, %rd1489;
	xor.b64  	%rd1867, %rd1477, %rd1490;
	not.b64 	%rd1491, %rd1433;
	and.b64  	%rd1492, %rd1459, %rd1491;
	xor.b64  	%rd1862, %rd1471, %rd1492;
	not.b64 	%rd1493, %rd1460;
	and.b64  	%rd1494, %rd1481, %rd1493;
	xor.b64  	%rd1881, %rd1494, %rd1476;
	not.b64 	%rd1495, %rd1481;
	and.b64  	%rd1496, %rd1474, %rd1495;
	xor.b64  	%rd1876, %rd1496, %rd1460;
	not.b64 	%rd1497, %rd1474;
	and.b64  	%rd1498, %rd1461, %rd1497;
	xor.b64  	%rd1871, %rd1481, %rd1498;
	not.b64 	%rd1499, %rd1461;
	and.b64  	%rd1500, %rd1476, %rd1499;
	xor.b64  	%rd1866, %rd1474, %rd1500;
	not.b64 	%rd1501, %rd1476;
	and.b64  	%rd1502, %rd1460, %rd1501;
	xor.b64  	%rd1861, %rd1461, %rd1502;
	not.b64 	%rd1503, %rd1480;
	and.b64  	%rd1504, %rd1466, %rd1503;
	xor.b64  	%rd1880, %rd1504, %rd1458;
	not.b64 	%rd1505, %rd1466;
	and.b64  	%rd1506, %rd1467, %rd1505;
	xor.b64  	%rd1875, %rd1506, %rd1480;
	not.b64 	%rd1507, %rd1467;
	and.b64  	%rd1508, %rd1463, %rd1507;
	xor.b64  	%rd1870, %rd1466, %rd1508;
	not.b64 	%rd1509, %rd1463;
	and.b64  	%rd1510, %rd1458, %rd1509;
	xor.b64  	%rd1865, %rd1467, %rd1510;
	not.b64 	%rd1511, %rd1458;
	and.b64  	%rd1512, %rd1480, %rd1511;
	xor.b64  	%rd1860, %rd1463, %rd1512;
	not.b64 	%rd1513, %rd1475;
	and.b64  	%rd1514, %rd1479, %rd1513;
	xor.b64  	%rd1879, %rd1514, %rd1470;
	not.b64 	%rd1515, %rd1479;
	and.b64  	%rd1516, %rd1478, %rd1515;
	xor.b64  	%rd1874, %rd1516, %rd1475;
	not.b64 	%rd1517, %rd1478;
	and.b64  	%rd1518, %rd1468, %rd1517;
	xor.b64  	%rd1869, %rd1479, %rd1518;
	not.b64 	%rd1519, %rd1468;
	and.b64  	%rd1520, %rd1470, %rd1519;
	xor.b64  	%rd1864, %rd1478, %rd1520;
	not.b64 	%rd1521, %rd1470;
	and.b64  	%rd1522, %rd1475, %rd1521;
	xor.b64  	%rd1859, %rd1468, %rd1522;
	not.b64 	%rd1523, %rd1473;
	and.b64  	%rd1524, %rd1462, %rd1523;
	xor.b64  	%rd1878, %rd1524, %rd1464;
	not.b64 	%rd1525, %rd1462;
	and.b64  	%rd1526, %rd1469, %rd1525;
	xor.b64  	%rd1873, %rd1526, %rd1473;
	not.b64 	%rd1527, %rd1469;
	and.b64  	%rd1528, %rd1472, %rd1527;
	xor.b64  	%rd1868, %rd1462, %rd1528;
	not.b64 	%rd1529, %rd1472;
	and.b64  	%rd1530, %rd1464, %rd1529;
	xor.b64  	%rd1863, %rd1469, %rd1530;
	not.b64 	%rd1531, %rd1464;
	and.b64  	%rd1532, %rd1473, %rd1531;
	xor.b64  	%rd1858, %rd1472, %rd1532;
	ld.const.u64 	%rd1533, [%rd1857];
	xor.b64  	%rd1882, %rd1484, %rd1533;
	add.s64 	%rd1857, %rd1857, 8;
	add.s32 	%r766, %r766, 1;
	setp.ne.s32 	%p38, %r766, 24;
	@%p38 bra 	$L__BB0_60;

	st.local.u64 	[%rd3+32], %rd1882;
	st.local.u64 	[%rd3+72], %rd1881;
	st.local.u64 	[%rd3+112], %rd1880;
	st.local.u64 	[%rd3+152], %rd1879;
	st.local.u64 	[%rd3+192], %rd1878;
	st.local.u64 	[%rd3+40], %rd1877;
	st.local.u64 	[%rd3+80], %rd1876;
	st.local.u64 	[%rd3+120], %rd1875;
	st.local.u64 	[%rd3+160], %rd1874;
	st.local.u64 	[%rd3+200], %rd1873;
	st.local.u64 	[%rd3+48], %rd1872;
	st.local.u64 	[%rd3+88], %rd1871;
	st.local.u64 	[%rd3+128], %rd1870;
	st.local.u64 	[%rd3+168], %rd1869;
	st.local.u64 	[%rd3+208], %rd1868;
	st.local.u64 	[%rd3+56], %rd1867;
	st.local.u64 	[%rd3+96], %rd1866;
	st.local.u64 	[%rd3+136], %rd1865;
	st.local.u64 	[%rd3+176], %rd1864;
	st.local.u64 	[%rd3+216], %rd1863;
	st.local.u64 	[%rd3+64], %rd1862;
	st.local.u64 	[%rd3+104], %rd1861;
	st.local.u64 	[%rd3+144], %rd1860;
	st.local.u64 	[%rd3+184], %rd1859;
	st.local.u64 	[%rd3+224], %rd1858;
	shr.u64 	%rd469, %rd1885, 6;
	setp.eq.s64 	%p39, %rd469, 0;
	@%p39 bra 	$L__BB0_69;

	add.s64 	%rd1534, %rd469, -1;
	and.b64  	%rd470, %rd469, 3;
	setp.lt.u64 	%p40, %rd1534, 3;
	mov.u32 	%r768, 0;
	@%p40 bra 	$L__BB0_65;

	sub.s64 	%rd1883, %rd469, %rd470;

$L__BB0_64:
	mul.wide.s32 	%rd1535, %r768, 8;
	add.s64 	%rd1536, %rd3, %rd1535;
	ld.local.u8 	%rd1537, [%rd1536+32];
	ld.local.u8 	%rd1538, [%rd1536+33];
	bfi.b64 	%rd1539, %rd1538, %rd1537, 8, 8;
	ld.local.u8 	%rd1540, [%rd1536+34];
	ld.local.u8 	%rd1541, [%rd1536+35];
	bfi.b64 	%rd1542, %rd1541, %rd1540, 8, 8;
	bfi.b64 	%rd1543, %rd1542, %rd1539, 16, 16;
	ld.local.u8 	%rd1544, [%rd1536+36];
	ld.local.u8 	%rd1545, [%rd1536+37];
	bfi.b64 	%rd1546, %rd1545, %rd1544, 8, 8;
	ld.local.u8 	%rd1547, [%rd1536+38];
	ld.local.u8 	%rd1548, [%rd1536+39];
	bfi.b64 	%rd1549, %rd1548, %rd1547, 8, 8;
	bfi.b64 	%rd1550, %rd1549, %rd1546, 16, 16;
	bfi.b64 	%rd1551, %rd1550, %rd1543, 32, 32;
	st.local.u8 	[%rd1536+232], %rd1539;
	shr.u64 	%rd1552, %rd1539, 8;
	st.local.u8 	[%rd1536+233], %rd1552;
	shr.u64 	%rd1553, %rd1543, 24;
	st.local.u8 	[%rd1536+235], %rd1553;
	shr.u64 	%rd1554, %rd1543, 16;
	st.local.u8 	[%rd1536+234], %rd1554;
	shr.u64 	%rd1555, %rd1551, 56;
	st.local.u8 	[%rd1536+239], %rd1555;
	shr.u64 	%rd1556, %rd1551, 48;
	st.local.u8 	[%rd1536+238], %rd1556;
	shr.u64 	%rd1557, %rd1551, 40;
	st.local.u8 	[%rd1536+237], %rd1557;
	shr.u64 	%rd1558, %rd1551, 32;
	st.local.u8 	[%rd1536+236], %rd1558;
	ld.local.u8 	%rd1559, [%rd1536+40];
	ld.local.u8 	%rd1560, [%rd1536+41];
	bfi.b64 	%rd1561, %rd1560, %rd1559, 8, 8;
	ld.local.u8 	%rd1562, [%rd1536+42];
	ld.local.u8 	%rd1563, [%rd1536+43];
	bfi.b64 	%rd1564, %rd1563, %rd1562, 8, 8;
	bfi.b64 	%rd1565, %rd1564, %rd1561, 16, 16;
	ld.local.u8 	%rd1566, [%rd1536+44];
	ld.local.u8 	%rd1567, [%rd1536+45];
	bfi.b64 	%rd1568, %rd1567, %rd1566, 8, 8;
	ld.local.u8 	%rd1569, [%rd1536+46];
	ld.local.u8 	%rd1570, [%rd1536+47];
	bfi.b64 	%rd1571, %rd1570, %rd1569, 8, 8;
	bfi.b64 	%rd1572, %rd1571, %rd1568, 16, 16;
	bfi.b64 	%rd1573, %rd1572, %rd1565, 32, 32;
	st.local.u8 	[%rd1536+240], %rd1561;
	shr.u64 	%rd1574, %rd1561, 8;
	st.local.u8 	[%rd1536+241], %rd1574;
	shr.u64 	%rd1575, %rd1565, 24;
	st.local.u8 	[%rd1536+243], %rd1575;
	shr.u64 	%rd1576, %rd1565, 16;
	st.local.u8 	[%rd1536+242], %rd1576;
	shr.u64 	%rd1577, %rd1573, 56;
	st.local.u8 	[%rd1536+247], %rd1577;
	shr.u64 	%rd1578, %rd1573, 48;
	st.local.u8 	[%rd1536+246], %rd1578;
	shr.u64 	%rd1579, %rd1573, 40;
	st.local.u8 	[%rd1536+245], %rd1579;
	shr.u64 	%rd1580, %rd1573, 32;
	st.local.u8 	[%rd1536+244], %rd1580;
	ld.local.u8 	%rd1581, [%rd1536+48];
	ld.local.u8 	%rd1582, [%rd1536+49];
	bfi.b64 	%rd1583, %rd1582, %rd1581, 8, 8;
	ld.local.u8 	%rd1584, [%rd1536+50];
	ld.local.u8 	%rd1585, [%rd1536+51];
	bfi.b64 	%rd1586, %rd1585, %rd1584, 8, 8;
	bfi.b64 	%rd1587, %rd1586, %rd1583, 16, 16;
	ld.local.u8 	%rd1588, [%rd1536+52];
	ld.local.u8 	%rd1589, [%rd1536+53];
	bfi.b64 	%rd1590, %rd1589, %rd1588, 8, 8;
	ld.local.u8 	%rd1591, [%rd1536+54];
	ld.local.u8 	%rd1592, [%rd1536+55];
	bfi.b64 	%rd1593, %rd1592, %rd1591, 8, 8;
	bfi.b64 	%rd1594, %rd1593, %rd1590, 16, 16;
	bfi.b64 	%rd1595, %rd1594, %rd1587, 32, 32;
	st.local.u8 	[%rd1536+248], %rd1583;
	shr.u64 	%rd1596, %rd1583, 8;
	st.local.u8 	[%rd1536+249], %rd1596;
	shr.u64 	%rd1597, %rd1587, 24;
	st.local.u8 	[%rd1536+251], %rd1597;
	shr.u64 	%rd1598, %rd1587, 16;
	st.local.u8 	[%rd1536+250], %rd1598;
	shr.u64 	%rd1599, %rd1595, 56;
	st.local.u8 	[%rd1536+255], %rd1599;
	shr.u64 	%rd1600, %rd1595, 48;
	st.local.u8 	[%rd1536+254], %rd1600;
	shr.u64 	%rd1601, %rd1595, 40;
	st.local.u8 	[%rd1536+253], %rd1601;
	shr.u64 	%rd1602, %rd1595, 32;
	st.local.u8 	[%rd1536+252], %rd1602;
	ld.local.u8 	%rd1603, [%rd1536+56];
	ld.local.u8 	%rd1604, [%rd1536+57];
	bfi.b64 	%rd1605, %rd1604, %rd1603, 8, 8;
	ld.local.u8 	%rd1606, [%rd1536+58];
	ld.local.u8 	%rd1607, [%rd1536+59];
	bfi.b64 	%rd1608, %rd1607, %rd1606, 8, 8;
	bfi.b64 	%rd1609, %rd1608, %rd1605, 16, 16;
	ld.local.u8 	%rd1610, [%rd1536+60];
	ld.local.u8 	%rd1611, [%rd1536+61];
	bfi.b64 	%rd1612, %rd1611, %rd1610, 8, 8;
	ld.local.u8 	%rd1613, [%rd1536+62];
	ld.local.u8 	%rd1614, [%rd1536+63];
	bfi.b64 	%rd1615, %rd1614, %rd1613, 8, 8;
	bfi.b64 	%rd1616, %rd1615, %rd1612, 16, 16;
	bfi.b64 	%rd1617, %rd1616, %rd1609, 32, 32;
	st.local.u8 	[%rd1536+256], %rd1605;
	shr.u64 	%rd1618, %rd1605, 8;
	st.local.u8 	[%rd1536+257], %rd1618;
	shr.u64 	%rd1619, %rd1609, 24;
	st.local.u8 	[%rd1536+259], %rd1619;
	shr.u64 	%rd1620, %rd1609, 16;
	st.local.u8 	[%rd1536+258], %rd1620;
	shr.u64 	%rd1621, %rd1617, 56;
	st.local.u8 	[%rd1536+263], %rd1621;
	shr.u64 	%rd1622, %rd1617, 48;
	st.local.u8 	[%rd1536+262], %rd1622;
	shr.u64 	%rd1623, %rd1617, 40;
	st.local.u8 	[%rd1536+261], %rd1623;
	shr.u64 	%rd1624, %rd1617, 32;
	st.local.u8 	[%rd1536+260], %rd1624;
	add.s32 	%r768, %r768, 4;
	add.s64 	%rd1883, %rd1883, -4;
	setp.ne.s64 	%p41, %rd1883, 0;
	@%p41 bra 	$L__BB0_64;

$L__BB0_65:
	setp.eq.s64 	%p42, %rd470, 0;
	@%p42 bra 	$L__BB0_69;

	mul.wide.s32 	%rd1625, %r768, 8;
	add.s64 	%rd1626, %rd3, %rd1625;
	add.s64 	%rd474, %rd1626, 32;
	ld.local.u8 	%rd1627, [%rd1626+32];
	ld.local.u8 	%rd1628, [%rd1626+33];
	bfi.b64 	%rd1629, %rd1628, %rd1627, 8, 8;
	ld.local.u8 	%rd1630, [%rd1626+34];
	ld.local.u8 	%rd1631, [%rd1626+35];
	bfi.b64 	%rd1632, %rd1631, %rd1630, 8, 8;
	bfi.b64 	%rd1633, %rd1632, %rd1629, 16, 16;
	ld.local.u8 	%rd1634, [%rd1626+36];
	ld.local.u8 	%rd1635, [%rd1626+37];
	bfi.b64 	%rd1636, %rd1635, %rd1634, 8, 8;
	ld.local.u8 	%rd1637, [%rd1626+38];
	ld.local.u8 	%rd1638, [%rd1626+39];
	bfi.b64 	%rd1639, %rd1638, %rd1637, 8, 8;
	bfi.b64 	%rd1640, %rd1639, %rd1636, 16, 16;
	bfi.b64 	%rd1641, %rd1640, %rd1633, 32, 32;
	shl.b32 	%r681, %r768, 3;
	cvt.s64.s32 	%rd1642, %r681;
	add.s64 	%rd1643, %rd3, %rd1642;
	add.s64 	%rd475, %rd1643, 232;
	st.local.u8 	[%rd1643+232], %rd1629;
	shr.u64 	%rd1644, %rd1629, 8;
	st.local.u8 	[%rd1643+233], %rd1644;
	shr.u64 	%rd1645, %rd1633, 24;
	st.local.u8 	[%rd1643+235], %rd1645;
	shr.u64 	%rd1646, %rd1633, 16;
	st.local.u8 	[%rd1643+234], %rd1646;
	shr.u64 	%rd1647, %rd1641, 56;
	st.local.u8 	[%rd1643+239], %rd1647;
	shr.u64 	%rd1648, %rd1641, 48;
	st.local.u8 	[%rd1643+238], %rd1648;
	shr.u64 	%rd1649, %rd1641, 40;
	st.local.u8 	[%rd1643+237], %rd1649;
	shr.u64 	%rd1650, %rd1641, 32;
	st.local.u8 	[%rd1643+236], %rd1650;
	setp.eq.s64 	%p43, %rd470, 1;
	@%p43 bra 	$L__BB0_69;

	ld.local.u8 	%rd1651, [%rd474+8];
	ld.local.u8 	%rd1652, [%rd474+9];
	bfi.b64 	%rd1653, %rd1652, %rd1651, 8, 8;
	ld.local.u8 	%rd1654, [%rd474+10];
	ld.local.u8 	%rd1655, [%rd474+11];
	bfi.b64 	%rd1656, %rd1655, %rd1654, 8, 8;
	bfi.b64 	%rd1657, %rd1656, %rd1653, 16, 16;
	ld.local.u8 	%rd1658, [%rd474+12];
	ld.local.u8 	%rd1659, [%rd474+13];
	bfi.b64 	%rd1660, %rd1659, %rd1658, 8, 8;
	ld.local.u8 	%rd1661, [%rd474+14];
	ld.local.u8 	%rd1662, [%rd474+15];
	bfi.b64 	%rd1663, %rd1662, %rd1661, 8, 8;
	bfi.b64 	%rd1664, %rd1663, %rd1660, 16, 16;
	bfi.b64 	%rd1665, %rd1664, %rd1657, 32, 32;
	st.local.u8 	[%rd475+8], %rd1653;
	shr.u64 	%rd1666, %rd1653, 8;
	st.local.u8 	[%rd475+9], %rd1666;
	shr.u64 	%rd1667, %rd1657, 24;
	st.local.u8 	[%rd475+11], %rd1667;
	shr.u64 	%rd1668, %rd1657, 16;
	st.local.u8 	[%rd475+10], %rd1668;
	shr.u64 	%rd1669, %rd1665, 56;
	st.local.u8 	[%rd475+15], %rd1669;
	shr.u64 	%rd1670, %rd1665, 48;
	st.local.u8 	[%rd475+14], %rd1670;
	shr.u64 	%rd1671, %rd1665, 40;
	st.local.u8 	[%rd475+13], %rd1671;
	shr.u64 	%rd1672, %rd1665, 32;
	st.local.u8 	[%rd475+12], %rd1672;
	setp.eq.s64 	%p44, %rd470, 2;
	@%p44 bra 	$L__BB0_69;

	ld.local.u8 	%rd1673, [%rd474+16];
	ld.local.u8 	%rd1674, [%rd474+17];
	bfi.b64 	%rd1675, %rd1674, %rd1673, 8, 8;
	ld.local.u8 	%rd1676, [%rd474+18];
	ld.local.u8 	%rd1677, [%rd474+19];
	bfi.b64 	%rd1678, %rd1677, %rd1676, 8, 8;
	bfi.b64 	%rd1679, %rd1678, %rd1675, 16, 16;
	ld.local.u8 	%rd1680, [%rd474+20];
	ld.local.u8 	%rd1681, [%rd474+21];
	bfi.b64 	%rd1682, %rd1681, %rd1680, 8, 8;
	ld.local.u8 	%rd1683, [%rd474+22];
	ld.local.u8 	%rd1684, [%rd474+23];
	bfi.b64 	%rd1685, %rd1684, %rd1683, 8, 8;
	bfi.b64 	%rd1686, %rd1685, %rd1682, 16, 16;
	bfi.b64 	%rd1687, %rd1686, %rd1679, 32, 32;
	st.local.u8 	[%rd475+16], %rd1675;
	shr.u64 	%rd1688, %rd1675, 8;
	st.local.u8 	[%rd475+17], %rd1688;
	shr.u64 	%rd1689, %rd1679, 24;
	st.local.u8 	[%rd475+19], %rd1689;
	shr.u64 	%rd1690, %rd1679, 16;
	st.local.u8 	[%rd475+18], %rd1690;
	shr.u64 	%rd1691, %rd1687, 56;
	st.local.u8 	[%rd475+23], %rd1691;
	shr.u64 	%rd1692, %rd1687, 48;
	st.local.u8 	[%rd475+22], %rd1692;
	shr.u64 	%rd1693, %rd1687, 40;
	st.local.u8 	[%rd475+21], %rd1693;
	shr.u64 	%rd1694, %rd1687, 32;
	st.local.u8 	[%rd475+20], %rd1694;

$L__BB0_69:
	ld.local.u64 	%rd1884, [%rd3+8];
	st.local.u64 	[%rd3+424], %rd1884;
	ld.local.u32 	%r769, [%rd3+4];
	mov.u64 	%rd1885, %rd1884;

$L__BB0_70:
	cvt.u64.u32 	%rd479, %r769;
	sub.s64 	%rd1695, %rd479, %rd1856;
	min.u64 	%rd480, %rd1884, %rd1695;
	shr.u64 	%rd481, %rd480, 3;
	setp.eq.s64 	%p45, %rd481, 0;
	@%p45 bra 	$L__BB0_73;

	ld.local.u64 	%rd1697, [%rd3+16];
	mov.u64 	%rd1886, 0;
	shr.u64 	%rd1698, %rd1884, 3;
	sub.s64 	%rd482, %rd1697, %rd1698;
	shr.u64 	%rd483, %rd1856, 3;

$L__BB0_72:
	add.s64 	%rd1699, %rd482, %rd1886;
	add.s64 	%rd1700, %rd3, %rd1699;
	ld.local.u8 	%rs76, [%rd1700+232];
	add.s64 	%rd1701, %rd483, %rd1886;
	add.s64 	%rd1702, %rd2, %rd1701;
	st.local.u8 	[%rd1702], %rs76;
	add.s64 	%rd1886, %rd1886, 1;
	setp.lt.u64 	%p46, %rd1886, %rd481;
	@%p46 bra 	$L__BB0_72;

$L__BB0_73:
	sub.s64 	%rd1884, %rd1884, %rd480;
	st.local.u64 	[%rd3+424], %rd1884;
	add.s64 	%rd1856, %rd480, %rd1856;
	setp.lt.u64 	%p47, %rd1856, %rd479;
	@%p47 bra 	$L__BB0_58;

	ld.local.v4.u32 	{%r682, %r683, %r684, %r685}, [%rd2];
	mov.b32 	{%rs128, %rs124}, %r682;
	shr.u16 	%rs126, %rs128, 8;
	shr.u16 	%rs122, %rs124, 8;
	mov.b32 	{%rs120, %rs116}, %r683;
	shr.u16 	%rs118, %rs120, 8;
	shr.u16 	%rs114, %rs116, 8;
	mov.b32 	{%rs112, %rs108}, %r684;
	shr.u16 	%rs110, %rs112, 8;
	shr.u16 	%rs106, %rs108, 8;
	mov.b32 	{%rs104, %rs100}, %r685;
	shr.u16 	%rs102, %rs104, 8;
	shr.u16 	%rs98, %rs100, 8;
	ld.local.v4.u32 	{%r690, %r691, %r692, %r693}, [%rd2+16];
	mov.b32 	{%rs97, %rs101}, %r690;
	shr.u16 	%rs99, %rs97, 8;
	shr.u16 	%rs103, %rs101, 8;
	mov.b32 	{%rs105, %rs109}, %r691;
	shr.u16 	%rs107, %rs105, 8;
	shr.u16 	%rs111, %rs109, 8;
	mov.b32 	{%rs113, %rs117}, %r692;
	shr.u16 	%rs115, %rs113, 8;
	shr.u16 	%rs119, %rs117, 8;
	mov.b32 	{%rs121, %rs125}, %r693;
	shr.u16 	%rs123, %rs121, 8;
	shr.u16 	%rs127, %rs125, 8;
	bra.uni 	$L__BB0_76;

$L__BB0_75:

$L__BB0_76:
	cvt.u32.u16 	%r698, %rs125;
	and.b16  	%rs78, %rs127, 255;
	cvt.u32.u16 	%r699, %rs78;
	prmt.b32 	%r700, %r698, %r699, 30212;
	cvt.u32.u16 	%r701, %rs121;
	and.b16  	%rs79, %rs123, 255;
	cvt.u32.u16 	%r702, %rs79;
	prmt.b32 	%r703, %r701, %r702, 30212;
	cvt.u32.u16 	%r704, %rs117;
	and.b16  	%rs80, %rs119, 255;
	cvt.u32.u16 	%r705, %rs80;
	prmt.b32 	%r706, %r704, %r705, 30212;
	cvt.u32.u16 	%r707, %rs113;
	and.b16  	%rs81, %rs115, 255;
	cvt.u32.u16 	%r708, %rs81;
	prmt.b32 	%r709, %r707, %r708, 30212;
	cvt.u32.u16 	%r710, %rs109;
	and.b16  	%rs82, %rs111, 255;
	cvt.u32.u16 	%r711, %rs82;
	prmt.b32 	%r712, %r710, %r711, 30212;
	cvt.u32.u16 	%r713, %rs105;
	and.b16  	%rs83, %rs107, 255;
	cvt.u32.u16 	%r714, %rs83;
	prmt.b32 	%r715, %r713, %r714, 30212;
	cvt.u32.u16 	%r716, %rs101;
	and.b16  	%rs84, %rs103, 255;
	cvt.u32.u16 	%r717, %rs84;
	prmt.b32 	%r718, %r716, %r717, 30212;
	cvt.u32.u16 	%r719, %rs97;
	and.b16  	%rs85, %rs99, 255;
	cvt.u32.u16 	%r720, %rs85;
	prmt.b32 	%r721, %r719, %r720, 30212;
	prmt.b32 	%r722, %r721, %r718, 4180;
	prmt.b32 	%r723, %r715, %r712, 4180;
	prmt.b32 	%r724, %r709, %r706, 4180;
	prmt.b32 	%r725, %r703, %r700, 4180;
	st.local.v4.u32 	[%rd2], {%r725, %r724, %r723, %r722};
	cvt.u32.u16 	%r726, %rs100;
	and.b16  	%rs86, %rs98, 255;
	cvt.u32.u16 	%r727, %rs86;
	prmt.b32 	%r728, %r726, %r727, 30212;
	cvt.u32.u16 	%r729, %rs104;
	and.b16  	%rs87, %rs102, 255;
	cvt.u32.u16 	%r730, %rs87;
	prmt.b32 	%r731, %r729, %r730, 30212;
	cvt.u32.u16 	%r732, %rs108;
	and.b16  	%rs88, %rs106, 255;
	cvt.u32.u16 	%r733, %rs88;
	prmt.b32 	%r734, %r732, %r733, 30212;
	cvt.u32.u16 	%r735, %rs112;
	and.b16  	%rs89, %rs110, 255;
	cvt.u32.u16 	%r736, %rs89;
	prmt.b32 	%r737, %r735, %r736, 30212;
	cvt.u32.u16 	%r738, %rs116;
	and.b16  	%rs90, %rs114, 255;
	cvt.u32.u16 	%r739, %rs90;
	prmt.b32 	%r740, %r738, %r739, 30212;
	cvt.u32.u16 	%r741, %rs120;
	and.b16  	%rs91, %rs118, 255;
	cvt.u32.u16 	%r742, %rs91;
	prmt.b32 	%r743, %r741, %r742, 30212;
	cvt.u32.u16 	%r744, %rs124;
	and.b16  	%rs92, %rs122, 255;
	cvt.u32.u16 	%r745, %rs92;
	prmt.b32 	%r746, %r744, %r745, 30212;
	cvt.u32.u16 	%r747, %rs128;
	and.b16  	%rs93, %rs126, 255;
	cvt.u32.u16 	%r748, %rs93;
	prmt.b32 	%r749, %r747, %r748, 30212;
	prmt.b32 	%r750, %r749, %r746, 4180;
	prmt.b32 	%r751, %r743, %r740, 4180;
	prmt.b32 	%r752, %r737, %r734, 4180;
	prmt.b32 	%r33, %r731, %r728, 4180;
	st.local.v4.u32 	[%rd2+16], {%r33, %r752, %r751, %r750};
	mov.b64 	%rd1703, {%r33, %r752};
	mov.b64 	%rd1704, {%r751, %r750};
	shr.u64 	%rd1705, %rd1704, 32;
	cvt.u32.u64 	%r29, %rd1705;
	ld.global.u32 	%r30, [%rd6+28];
	setp.gt.u32 	%p48, %r29, %r30;
	cvt.u32.u64 	%r31, %rd1704;
	shr.u64 	%rd1706, %rd1703, 32;
	cvt.u32.u64 	%r32, %rd1706;
	mov.b64 	%rd489, {%r725, %r724};
	mov.b64 	%rd490, {%r723, %r722};
	shr.u64 	%rd1707, %rd490, 32;
	cvt.u32.u64 	%r34, %rd1707;
	cvt.u32.u64 	%r35, %rd490;
	shr.u64 	%rd1708, %rd489, 32;
	cvt.u32.u64 	%r36, %rd1708;
	@%p48 bra 	$L__BB0_97;

	setp.lt.u32 	%p49, %r29, %r30;
	@%p49 bra 	$L__BB0_91;

	ld.global.u32 	%r37, [%rd6+24];
	setp.gt.u32 	%p50, %r31, %r37;
	@%p50 bra 	$L__BB0_97;

	setp.lt.u32 	%p51, %r31, %r37;
	@%p51 bra 	$L__BB0_91;

	ld.global.u32 	%r38, [%rd6+20];
	setp.gt.u32 	%p52, %r32, %r38;
	@%p52 bra 	$L__BB0_97;

	setp.lt.u32 	%p53, %r32, %r38;
	@%p53 bra 	$L__BB0_91;

	ld.global.u32 	%r39, [%rd6+16];
	setp.gt.u32 	%p54, %r33, %r39;
	@%p54 bra 	$L__BB0_97;

	setp.lt.u32 	%p55, %r33, %r39;
	@%p55 bra 	$L__BB0_91;

	ld.global.u32 	%r40, [%rd6+12];
	setp.gt.u32 	%p56, %r34, %r40;
	@%p56 bra 	$L__BB0_97;

	setp.lt.u32 	%p57, %r34, %r40;
	@%p57 bra 	$L__BB0_91;

	ld.global.u32 	%r41, [%rd6+8];
	setp.gt.u32 	%p58, %r35, %r41;
	@%p58 bra 	$L__BB0_97;

	setp.lt.u32 	%p59, %r35, %r41;
	@%p59 bra 	$L__BB0_91;

	ld.global.u32 	%r42, [%rd6+4];
	setp.gt.u32 	%p60, %r36, %r42;
	@%p60 bra 	$L__BB0_97;

	setp.lt.u32 	%p61, %r36, %r42;
	@%p61 bra 	$L__BB0_91;

	ld.global.u32 	%r753, [%rd6];
	cvt.u32.u64 	%r754, %rd489;
	setp.gt.u32 	%p62, %r754, %r753;
	@%p62 bra 	$L__BB0_97;

$L__BB0_91:
	mov.u64 	%rd1887, 0;

$L__BB0_92:
	add.u64 	%rd1718, %SPL, 0;
	add.s64 	%rd1710, %rd1718, %rd1887;
	ld.local.u8 	%rs94, [%rd1710];
	add.s64 	%rd1711, %rd7, %rd1887;
	st.global.u8 	[%rd1711], %rs94;
	add.s64 	%rd1887, %rd1887, 1;
	setp.lt.u64 	%p63, %rd1887, 64;
	@%p63 bra 	$L__BB0_92;

	mov.u64 	%rd1888, 0;

$L__BB0_94:
	add.s64 	%rd1713, %rd2, %rd1888;
	ld.local.u8 	%rs95, [%rd1713];
	add.s64 	%rd1714, %rd8, %rd1888;
	st.global.u8 	[%rd1714], %rs95;
	add.s64 	%rd1888, %rd1888, 1;
	setp.lt.u64 	%p64, %rd1888, 32;
	@%p64 bra 	$L__BB0_94;

	mov.u64 	%rd1889, 0;

$L__BB0_96:
	add.s64 	%rd1716, %rd12, %rd1889;
	ld.u8 	%rs96, [%rd1716];
	add.s64 	%rd1717, %rd9, %rd1889;
	st.global.u8 	[%rd1717], %rs96;
	add.s64 	%rd1889, %rd1889, 1;
	setp.lt.u64 	%p65, %rd1889, 32;
	@%p65 bra 	$L__BB0_96;

$L__BB0_97:
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd12;
	call.uni 
	free, 
	(
	param0
	);
	} // callseq 1

$L__BB0_98:
	ret;

}

