//************************************************************************
// Copyright 2021 Massachusetts Institute of Technology
// SPDX short identifier: BSD-2-Clause
//
// File Name:       cep_sort.f
// Program:         Common Evaluation Platform (CEP)
// Description:     Prioriterized Verilog package list used to sort
//                  the Chipyard-generate file list in order to ensure
//                  proper elaboration for simulation
// Note:            Used by the ./scripts/sort-blackbox.py script
//
//************************************************************************
llki_pkg.sv
top_pkg.sv
prim_util_pkg.sv
tlul_pkg.sv
prim_assert.sv
