// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "04/17/2024 16:43:30"

// 
// Device: Altera EPM240T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module main (
	low,
	mid,
	Us,
	Ua,
	T,
	high,
	watter_supply,
	error,
	alarme,
	asp,
	got);
input 	low;
input 	mid;
input 	Us;
input 	Ua;
input 	T;
input 	high;
output 	watter_supply;
output 	error;
output 	alarme;
output 	asp;
output 	got;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \high~combout ;
wire \low~combout ;
wire \mid~combout ;
wire \open|low_and_right~combout ;
wire \creitinho_dugrau|or_0~0_combout ;
wire \Us~combout ;
wire \Ua~combout ;
wire \T~combout ;
wire \asp_teste|or1~0_combout ;
wire \got_teste|or1~0_combout ;


// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \high~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\high~combout ),
	.padio(high));
// synopsys translate_off
defparam \high~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \low~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\low~combout ),
	.padio(low));
// synopsys translate_off
defparam \low~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \mid~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\mid~combout ),
	.padio(mid));
// synopsys translate_off
defparam \mid~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y2_N4
maxii_lcell \open|low_and_right (
// Equation(s):
// \open|low_and_right~combout  = ((\high~combout ) # ((!\low~combout  & \mid~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\high~combout ),
	.datac(\low~combout ),
	.datad(\mid~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\open|low_and_right~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \open|low_and_right .lut_mask = "cfcc";
defparam \open|low_and_right .operation_mode = "normal";
defparam \open|low_and_right .output_mode = "comb_only";
defparam \open|low_and_right .register_cascade_mode = "off";
defparam \open|low_and_right .sum_lutc_input = "datac";
defparam \open|low_and_right .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N5
maxii_lcell \creitinho_dugrau|or_0~0 (
// Equation(s):
// \creitinho_dugrau|or_0~0_combout  = ((\mid~combout  & ((\low~combout ))) # (!\mid~combout  & (!\high~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\high~combout ),
	.datac(\low~combout ),
	.datad(\mid~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\creitinho_dugrau|or_0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \creitinho_dugrau|or_0~0 .lut_mask = "f033";
defparam \creitinho_dugrau|or_0~0 .operation_mode = "normal";
defparam \creitinho_dugrau|or_0~0 .output_mode = "comb_only";
defparam \creitinho_dugrau|or_0~0 .register_cascade_mode = "off";
defparam \creitinho_dugrau|or_0~0 .sum_lutc_input = "datac";
defparam \creitinho_dugrau|or_0~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Us~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Us~combout ),
	.padio(Us));
// synopsys translate_off
defparam \Us~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Ua~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\Ua~combout ),
	.padio(Ua));
// synopsys translate_off
defparam \Ua~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \T~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\T~combout ),
	.padio(T));
// synopsys translate_off
defparam \T~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y2_N2
maxii_lcell \asp_teste|or1~0 (
// Equation(s):
// \asp_teste|or1~0_combout  = (!\Us~combout  & (((!\T~combout  & \mid~combout )) # (!\Ua~combout )))

	.clk(gnd),
	.dataa(\Us~combout ),
	.datab(\Ua~combout ),
	.datac(\T~combout ),
	.datad(\mid~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\asp_teste|or1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \asp_teste|or1~0 .lut_mask = "1511";
defparam \asp_teste|or1~0 .operation_mode = "normal";
defparam \asp_teste|or1~0 .output_mode = "comb_only";
defparam \asp_teste|or1~0 .register_cascade_mode = "off";
defparam \asp_teste|or1~0 .sum_lutc_input = "datac";
defparam \asp_teste|or1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N6
maxii_lcell \got_teste|or1~0 (
// Equation(s):
// \got_teste|or1~0_combout  = ((\Ua~combout  & ((\T~combout ) # (!\mid~combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Ua~combout ),
	.datac(\T~combout ),
	.datad(\mid~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\got_teste|or1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \got_teste|or1~0 .lut_mask = "c0cc";
defparam \got_teste|or1~0 .operation_mode = "normal";
defparam \got_teste|or1~0 .output_mode = "comb_only";
defparam \got_teste|or1~0 .register_cascade_mode = "off";
defparam \got_teste|or1~0 .sum_lutc_input = "datac";
defparam \got_teste|or1~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \watter_supply~I (
	.datain(!\open|low_and_right~combout ),
	.oe(vcc),
	.combout(),
	.padio(watter_supply));
// synopsys translate_off
defparam \watter_supply~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \error~I (
	.datain(!\creitinho_dugrau|or_0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(error));
// synopsys translate_off
defparam \error~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \alarme~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(alarme));
// synopsys translate_off
defparam \alarme~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \asp~I (
	.datain(\asp_teste|or1~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(asp));
// synopsys translate_off
defparam \asp~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \got~I (
	.datain(\got_teste|or1~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(got));
// synopsys translate_off
defparam \got~I .operation_mode = "output";
// synopsys translate_on

endmodule
