`timescale 1ns / 1ps
module MEM_WB_registers();
endmodule