// Seed: 2110819509
program module_0 #(
    parameter id_2 = 32'd50
);
  always foreach (id_1);
  logic [7:0][1] _id_2;
  ;
  assign id_1 = id_1[id_2];
  wire id_3;
endprogram
module module_1 (
    output wand id_0,
    input supply0 id_1,
    output uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input wire id_5,
    input tri id_6,
    input wand id_7,
    input tri1 id_8,
    output wire id_9,
    input uwire id_10,
    input supply0 id_11,
    input tri0 id_12,
    input supply0 id_13,
    input tri1 id_14[1 : 1]
);
  assign id_0 = (id_5 ? id_5 : id_8);
  assign id_2 = 1;
  assign id_0 = id_4;
  wire id_16;
  always $signed(35);
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
