
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 21.1.2 -fPIC -O3)

1. Executing Liberty frontend: /opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib
Imported 84 cell types from liberty file.

2. Executing Liberty frontend: /opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_typ_1p2V_3p3V_25C.lib
Imported 15 cell types from liberty file.
[INFO] Using SDC file '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/06-yosys-synthesis/synthesis.abc.sdc' for ABCâ€¦wtaf

3. Executing Verilog-2005 frontend: /home/designer/shared/FSE-LMS/design/rtl/top.v
Parsing SystemVerilog input from `/home/designer/shared/FSE-LMS/design/rtl/top.v' to AST representation.
verilog frontend filename /home/designer/shared/FSE-LMS/design/rtl/top.v
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v
Parsing SystemVerilog input from `/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v' to AST representation.
verilog frontend filename /home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v
/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:49: Warning: Yosys has only limited support for tri-state logic at the moment.
Storing AST representation for module `$abstract\spi_slave_mode0'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/designer/shared/FSE-LMS/design/rtl/serial_to_parallel.v
Parsing SystemVerilog input from `/home/designer/shared/FSE-LMS/design/rtl/serial_to_parallel.v' to AST representation.
verilog frontend filename /home/designer/shared/FSE-LMS/design/rtl/serial_to_parallel.v
Storing AST representation for module `$abstract\serial_to_parallel'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/designer/shared/FSE-LMS/design/rtl/parallel_to_serial.v
Parsing SystemVerilog input from `/home/designer/shared/FSE-LMS/design/rtl/parallel_to_serial.v' to AST representation.
verilog frontend filename /home/designer/shared/FSE-LMS/design/rtl/parallel_to_serial.v
Storing AST representation for module `$abstract\parallel_to_serial'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/designer/shared/FSE-LMS/design/rtl/debug_unit.v
Parsing SystemVerilog input from `/home/designer/shared/FSE-LMS/design/rtl/debug_unit.v' to AST representation.
verilog frontend filename /home/designer/shared/FSE-LMS/design/rtl/debug_unit.v
Storing AST representation for module `$abstract\debug_unit'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/designer/shared/FSE-LMS/design/rtl/cdc_snapshot.v
Parsing SystemVerilog input from `/home/designer/shared/FSE-LMS/design/rtl/cdc_snapshot.v' to AST representation.
verilog frontend filename /home/designer/shared/FSE-LMS/design/rtl/cdc_snapshot.v
Storing AST representation for module `$abstract\cdc_snapshot'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/designer/shared/FSE-LMS/design/rtl/LMS.v
Parsing SystemVerilog input from `/home/designer/shared/FSE-LMS/design/rtl/LMS.v' to AST representation.
verilog frontend filename /home/designer/shared/FSE-LMS/design/rtl/LMS.v
Storing AST representation for module `$abstract\LMS'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/designer/shared/FSE-LMS/design/rtl/FIR_t.v
Parsing SystemVerilog input from `/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v' to AST representation.
verilog frontend filename /home/designer/shared/FSE-LMS/design/rtl/FIR_t.v
Storing AST representation for module `$abstract\FIR_t'.
Successfully finished Verilog frontend.

11. Executing HIERARCHY pass (managing design hierarchy).

12. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

12.1. Analyzing design hierarchy..
Top module:  \top
Parameter \N = 8

12.2. Executing AST frontend in derive mode using pre-parsed AST for module `\parallel_to_serial'.
Parameter \N = 8
Generating RTLIL representation for module `$paramod\parallel_to_serial\N=s32'00000000000000000000000000001000'.
Parameter \NBx = 8
Parameter \NBFx = 5
Parameter \NBy = 8
Parameter \NBFy = 5
Parameter \NBw = 7
Parameter \NBFw = 5

12.3. Executing AST frontend in derive mode using pre-parsed AST for module `\LMS'.
Parameter \NBx = 8
Parameter \NBFx = 5
Parameter \NBy = 8
Parameter \NBFy = 5
Parameter \NBw = 7
Parameter \NBFw = 5
Generating RTLIL representation for module `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS'.
Warning: Replacing memory \w with list of registers. See /home/designer/shared/FSE-LMS/design/rtl/LMS.v:134
Warning: Replacing memory \x_r with list of registers. See /home/designer/shared/FSE-LMS/design/rtl/LMS.v:102
Parameter \NBin = 8
Parameter \NBFin = 5
Parameter \NBout = 8
Parameter \NBFout = 5
Parameter \NBcoeff = 7
Parameter \NBFcoeff = 5

12.4. Executing AST frontend in derive mode using pre-parsed AST for module `\FIR_t'.
Parameter \NBin = 8
Parameter \NBFin = 5
Parameter \NBout = 8
Parameter \NBFout = 5
Parameter \NBcoeff = 7
Parameter \NBFcoeff = 5
Generating RTLIL representation for module `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t'.
Warning: Replacing memory \sum with list of registers. See /home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:82
Warning: Replacing memory \w with list of registers. See /home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:45

12.5. Executing AST frontend in derive mode using pre-parsed AST for module `\debug_unit'.
Generating RTLIL representation for module `\debug_unit'.
Parameter \ADDR_BITS = 7
Parameter \DATA_BITS = 8

12.6. Executing AST frontend in derive mode using pre-parsed AST for module `\spi_slave_mode0'.
Parameter \ADDR_BITS = 7
Parameter \DATA_BITS = 8
Generating RTLIL representation for module `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0'.
Parameter \N = 8

12.7. Executing AST frontend in derive mode using pre-parsed AST for module `\serial_to_parallel'.
Parameter \N = 8
Generating RTLIL representation for module `$paramod\serial_to_parallel\N=s32'00000000000000000000000000001000'.
Reprocessing module top because instantiated module debug_unit has become available.
Generating RTLIL representation for module `\top'.

12.8. Analyzing design hierarchy..
Top module:  \top
Used module:     \debug_unit
Parameter \N = 8
Found cached RTLIL representation for module `$paramod\parallel_to_serial\N=s32'00000000000000000000000000001000'.
Parameter \NBx = 8
Parameter \NBFx = 5
Parameter \NBy = 8
Parameter \NBFy = 5
Parameter \NBw = 7
Parameter \NBFw = 5
Found cached RTLIL representation for module `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS'.
Parameter \NBin = 8
Parameter \NBFin = 5
Parameter \NBout = 8
Parameter \NBFout = 5
Parameter \NBcoeff = 7
Parameter \NBFcoeff = 5
Found cached RTLIL representation for module `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t'.
Parameter \ADDR_BITS = 7
Parameter \DATA_BITS = 8
Found cached RTLIL representation for module `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0'.
Parameter \N = 8
Found cached RTLIL representation for module `$paramod\serial_to_parallel\N=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8

12.9. Executing AST frontend in derive mode using pre-parsed AST for module `\cdc_snapshot'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000'.

12.10. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\parallel_to_serial\N=s32'00000000000000000000000000001000
Used module:     $paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS
Used module:     $paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t
Used module:     \debug_unit
Used module:         $paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:     $paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0
Used module:     $paramod\serial_to_parallel\N=s32'00000000000000000000000000001000

12.11. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\parallel_to_serial\N=s32'00000000000000000000000000001000
Used module:     $paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS
Used module:     $paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t
Used module:     \debug_unit
Used module:         $paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:     $paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0
Used module:     $paramod\serial_to_parallel\N=s32'00000000000000000000000000001000
Removing unused module `$abstract\FIR_t'.
Removing unused module `$abstract\LMS'.
Removing unused module `$abstract\cdc_snapshot'.
Removing unused module `$abstract\debug_unit'.
Removing unused module `$abstract\parallel_to_serial'.
Removing unused module `$abstract\serial_to_parallel'.
Removing unused module `$abstract\spi_slave_mode0'.
Removing unused module `$abstract\top'.
Removed 8 unused modules.
Renaming module top to top.

13. Executing ATTRMAP pass (move or copy attributes).

14. Executing TRIBUF pass.

15. Executing HIERARCHY pass (managing design hierarchy).

15.1. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\parallel_to_serial\N=s32'00000000000000000000000000001000
Used module:     $paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS
Used module:     $paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t
Used module:     \debug_unit
Used module:         $paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:     $paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0
Used module:     $paramod\serial_to_parallel\N=s32'00000000000000000000000000001000

15.2. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\parallel_to_serial\N=s32'00000000000000000000000000001000
Used module:     $paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS
Used module:     $paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t
Used module:     \debug_unit
Used module:         $paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:     $paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0
Used module:     $paramod\serial_to_parallel\N=s32'00000000000000000000000000001000
Removed 0 unused modules.

16. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 9 empty switches in `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:130$36'.
Cleaned up 9 empty switches.

17. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/designer/shared/FSE-LMS/design/rtl/cdc_snapshot.v:31$284 in module $paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000.
Marked 1 switch rules as full_case in process $proc$/home/designer/shared/FSE-LMS/design/rtl/cdc_snapshot.v:17$279 in module $paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000.
Marked 4 switch rules as full_case in process $proc$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:116$262 in module $paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.
Marked 3 switch rules as full_case in process $proc$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:56$254 in module $paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.
Marked 1 switch rules as full_case in process $proc$/home/designer/shared/FSE-LMS/design/rtl/debug_unit.v:200$251 in module debug_unit.
Marked 1 switch rules as full_case in process $proc$/home/designer/shared/FSE-LMS/design/rtl/debug_unit.v:165$249 in module debug_unit.
Marked 2 switch rules as full_case in process $proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:79$215 in module $paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.
Marked 1 switch rules as full_case in process $proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:58$213 in module $paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.
Marked 2 switch rules as full_case in process $proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:42$211 in module $paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.
Marked 3 switch rules as full_case in process $proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:130$36 in module $paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.
Marked 2 switch rules as full_case in process $proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:99$34 in module $paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.
Marked 1 switch rules as full_case in process $proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:81$30 in module $paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.
Marked 5 switch rules as full_case in process $proc$/home/designer/shared/FSE-LMS/design/rtl/parallel_to_serial.v:29$19 in module $paramod\parallel_to_serial\N=s32'00000000000000000000000000001000.
Marked 2 switch rules as full_case in process $proc$/home/designer/shared/FSE-LMS/design/rtl/serial_to_parallel.v:27$268 in module $paramod\serial_to_parallel\N=s32'00000000000000000000000000001000.
Removed a total of 0 dead cases.

18. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 6 redundant assignments.
Promoted 53 assignments to connections.

19. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:64$210'.
  Set init value: \toggle = 1'0

20. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `$paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$/home/designer/shared/FSE-LMS/design/rtl/cdc_snapshot.v:31$284'.
Found async reset \rst_n in `$paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$/home/designer/shared/FSE-LMS/design/rtl/cdc_snapshot.v:17$279'.
Found async reset \rst_n in `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.$proc$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:116$262'.
Found async reset \rst_n in `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.$proc$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:56$254'.
Found async reset \rst_n in `\debug_unit.$proc$/home/designer/shared/FSE-LMS/design/rtl/debug_unit.v:165$249'.

21. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~38 debug messages>

22. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$/home/designer/shared/FSE-LMS/design/rtl/top.v:134$274'.
     1/1: $0\x_r[7:0]
Creating decoders for process `$paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$/home/designer/shared/FSE-LMS/design/rtl/cdc_snapshot.v:31$284'.
     1/1: $0\data_out[7:0]
Creating decoders for process `$paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$/home/designer/shared/FSE-LMS/design/rtl/cdc_snapshot.v:17$279'.
     1/1: $0\trig_sync[2:0]
Creating decoders for process `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.$proc$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:116$262'.
     1/4: $0\rd_toggle_q[0:0]
     2/4: $0\tx_active[0:0]
     3/4: $0\tx_cnt[2:0]
     4/4: $0\tx_shift[15:0]
Creating decoders for process `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.$proc$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:56$254'.
     1/12: $0\bit_cnt[3:0]
     2/12: $0\rx_shift[15:0]
     3/12: $2\next_rx[15:0]
     4/12: $1\next_rx[15:0]
     5/12: $0\done[0:0]
     6/12: $0\write_enable[0:0]
     7/12: $0\rd_toggle[0:0]
     8/12: $0\addr_latched[6:0]
     9/12: $0\rw_latched[0:0]
    10/12: $0\rx_frame[15:0]
    11/12: $0\data_out[7:0]
    12/12: $0\addr_out[6:0]
Creating decoders for process `\debug_unit.$proc$/home/designer/shared/FSE-LMS/design/rtl/debug_unit.v:200$251'.
     1/1: $1\spi_rdata[7:0]
Creating decoders for process `\debug_unit.$proc$/home/designer/shared/FSE-LMS/design/rtl/debug_unit.v:165$249'.
     1/12: $0\force_w8[7:0]
     2/12: $0\force_w7[7:0]
     3/12: $0\force_w6[7:0]
     4/12: $0\force_w5[7:0]
     5/12: $0\force_w4[7:0]
     6/12: $0\force_w3[7:0]
     7/12: $0\force_w2[7:0]
     8/12: $0\force_w1[7:0]
     9/12: $0\force_w0[7:0]
    10/12: $0\enable_sig[7:0]
    11/12: $0\debug_load[7:0]
    12/12: $0\sw_reset[7:0]
Creating decoders for process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$247'.
Creating decoders for process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$245'.
Creating decoders for process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$243'.
Creating decoders for process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$241'.
Creating decoders for process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$239'.
Creating decoders for process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$237'.
Creating decoders for process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$235'.
Creating decoders for process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$233'.
Creating decoders for process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$231'.
Creating decoders for process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:79$215'.
     1/11: $2\k[31:0]
     2/11: $1\k[31:0]
     3/11: $0\sum[8][18:0]
     4/11: $0\sum[7][18:0]
     5/11: $0\sum[6][18:0]
     6/11: $0\sum[5][18:0]
     7/11: $0\sum[4][18:0]
     8/11: $0\sum[3][18:0]
     9/11: $0\sum[2][18:0]
    10/11: $0\sum[1][18:0]
    11/11: $0\sum[0][18:0]
Creating decoders for process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:58$213'.
     1/1: $0\x_reg[7:0]
Creating decoders for process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:42$211'.
     1/11: $2\i[31:0]
     2/11: $1\i[31:0]
     3/11: $0\w[8][6:0]
     4/11: $0\w[7][6:0]
     5/11: $0\w[6][6:0]
     6/11: $0\w[5][6:0]
     7/11: $0\w[4][6:0]
     8/11: $0\w[3][6:0]
     9/11: $0\w[2][6:0]
    10/11: $0\w[1][6:0]
    11/11: $0\w[0][6:0]
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:64$210'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$203'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$196'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$194'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$191'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$184'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$177'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$175'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$172'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$165'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$158'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$156'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$153'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$146'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$139'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$137'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$134'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$127'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$120'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$118'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$115'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$108'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$101'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$99'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$96'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$89'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$82'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$80'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$77'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$70'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$63'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$61'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$58'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$51'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$44'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$42'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$39'.
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:130$36'.
     1/12: $3\k[31:0]
     2/12: $2\k[31:0]
     3/12: $1\k[31:0]
     4/12: $0\w[8][24:0]
     5/12: $0\w[7][24:0]
     6/12: $0\w[6][24:0]
     7/12: $0\w[5][24:0]
     8/12: $0\w[4][24:0]
     9/12: $0\w[3][24:0]
    10/12: $0\w[2][24:0]
    11/12: $0\w[1][24:0]
    12/12: $0\w[0][24:0]
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:99$34'.
     1/11: $2\j[31:0]
     2/11: $1\j[31:0]
     3/11: $0\x_r[8][7:0]
     4/11: $0\x_r[7][7:0]
     5/11: $0\x_r[6][7:0]
     6/11: $0\x_r[5][7:0]
     7/11: $0\x_r[4][7:0]
     8/11: $0\x_r[3][7:0]
     9/11: $0\x_r[2][7:0]
    10/11: $0\x_r[1][7:0]
    11/11: $0\x_r[0][7:0]
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:81$30'.
     1/2: $0\count[31:0]
     2/2: $0\mu[7:0]
Creating decoders for process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:67$25'.
     1/1: $0\toggle[0:0]
Creating decoders for process `$paramod\parallel_to_serial\N=s32'00000000000000000000000000001000.$proc$/home/designer/shared/FSE-LMS/design/rtl/parallel_to_serial.v:29$19'.
     1/5: $0\reg_done[0:0]
     2/5: $0\reg_cnt[2:0]
     3/5: $0\reg_sh[7:0]
     4/5: $0\o_valid[0:0]
     5/5: $0\o_data[0:0]
Creating decoders for process `$paramod\serial_to_parallel\N=s32'00000000000000000000000000001000.$proc$/home/designer/shared/FSE-LMS/design/rtl/serial_to_parallel.v:27$268'.
     1/4: $0\o_ready[0:0]
     2/4: $0\reg_cnt[2:0]
     3/4: $0\reg_sh[7:0]
     4/4: $0\o_data[7:0]

23. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\debug_unit.\spi_rdata' from process `\debug_unit.$proc$/home/designer/shared/FSE-LMS/design/rtl/debug_unit.v:200$251'.
No latch inferred for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\prod[8]' from process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$247'.
No latch inferred for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\prod[7]' from process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$245'.
No latch inferred for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\prod[6]' from process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$243'.
No latch inferred for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\prod[5]' from process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$241'.
No latch inferred for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\prod[4]' from process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$239'.
No latch inferred for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\prod[3]' from process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$237'.
No latch inferred for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\prod[2]' from process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$235'.
No latch inferred for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\prod[1]' from process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$233'.
No latch inferred for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\prod[0]' from process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$231'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\w_out[8]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$203'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sumSat[8]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$196'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sum[8]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$194'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\mult[8]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$191'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\w_out[7]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$184'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sumSat[7]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$177'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sum[7]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$175'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\mult[7]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$172'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\w_out[6]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$165'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sumSat[6]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$158'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sum[6]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$156'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\mult[6]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$153'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\w_out[5]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$146'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sumSat[5]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$139'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sum[5]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$137'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\mult[5]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$134'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\w_out[4]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$127'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sumSat[4]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$120'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sum[4]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$118'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\mult[4]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$115'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\w_out[3]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$108'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sumSat[3]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$101'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sum[3]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$99'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\mult[3]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$96'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\w_out[2]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$89'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sumSat[2]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$82'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sum[2]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$80'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\mult[2]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$77'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\w_out[1]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$70'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sumSat[1]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$63'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sum[1]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$61'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\mult[1]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$58'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\w_out[0]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$51'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sumSat[0]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$44'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\sum[0]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$42'.
No latch inferred for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\mult[0]' from process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$39'.

24. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\top.\x_ready_q' using process `\top.$proc$/home/designer/shared/FSE-LMS/design/rtl/top.v:134$274'.
  created $dff cell `$procdff$943' with positive edge clock.
Creating register for signal `\top.\x_r' using process `\top.$proc$/home/designer/shared/FSE-LMS/design/rtl/top.v:134$274'.
  created $dff cell `$procdff$944' with positive edge clock.
Creating register for signal `$paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000.\data_out' using process `$paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$/home/designer/shared/FSE-LMS/design/rtl/cdc_snapshot.v:31$284'.
  created $adff cell `$procdff$949' with positive edge clock and positive level reset.
Creating register for signal `$paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000.\trig_sync' using process `$paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$/home/designer/shared/FSE-LMS/design/rtl/cdc_snapshot.v:17$279'.
  created $adff cell `$procdff$954' with positive edge clock and positive level reset.
Creating register for signal `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.\tx_shift' using process `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.$proc$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:116$262'.
  created $adff cell `$procdff$959' with negative edge clock and positive level reset.
Creating register for signal `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.\tx_cnt' using process `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.$proc$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:116$262'.
  created $adff cell `$procdff$964' with negative edge clock and positive level reset.
Creating register for signal `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.\tx_active' using process `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.$proc$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:116$262'.
  created $adff cell `$procdff$969' with negative edge clock and positive level reset.
Creating register for signal `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.\rd_toggle_q' using process `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.$proc$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:116$262'.
  created $adff cell `$procdff$974' with negative edge clock and positive level reset.
Creating register for signal `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.\addr_out' using process `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.$proc$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:56$254'.
  created $adff cell `$procdff$979' with positive edge clock and positive level reset.
Creating register for signal `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.\data_out' using process `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.$proc$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:56$254'.
  created $adff cell `$procdff$984' with positive edge clock and positive level reset.
Creating register for signal `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.\write_enable' using process `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.$proc$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:56$254'.
  created $adff cell `$procdff$989' with positive edge clock and positive level reset.
Creating register for signal `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.\done' using process `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.$proc$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:56$254'.
  created $adff cell `$procdff$994' with positive edge clock and positive level reset.
Creating register for signal `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.\rx_frame' using process `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.$proc$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:56$254'.
  created $adff cell `$procdff$999' with positive edge clock and positive level reset.
Creating register for signal `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.\rx_shift' using process `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.$proc$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:56$254'.
  created $adff cell `$procdff$1004' with positive edge clock and positive level reset.
Creating register for signal `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.\bit_cnt' using process `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.$proc$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:56$254'.
  created $adff cell `$procdff$1009' with positive edge clock and positive level reset.
Creating register for signal `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.\rw_latched' using process `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.$proc$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:56$254'.
  created $adff cell `$procdff$1014' with positive edge clock and positive level reset.
Creating register for signal `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.\addr_latched' using process `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.$proc$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:56$254'.
  created $adff cell `$procdff$1019' with positive edge clock and positive level reset.
Creating register for signal `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.\rd_toggle' using process `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.$proc$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:56$254'.
  created $adff cell `$procdff$1024' with positive edge clock and positive level reset.
Creating register for signal `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.\next_rx' using process `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.$proc$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:56$254'.
  created $dff cell `$procdff$1031' with positive edge clock.
Creating register for signal `\debug_unit.\sw_reset' using process `\debug_unit.$proc$/home/designer/shared/FSE-LMS/design/rtl/debug_unit.v:165$249'.
  created $adff cell `$procdff$1036' with positive edge clock and positive level reset.
Creating register for signal `\debug_unit.\debug_load' using process `\debug_unit.$proc$/home/designer/shared/FSE-LMS/design/rtl/debug_unit.v:165$249'.
  created $adff cell `$procdff$1041' with positive edge clock and positive level reset.
Creating register for signal `\debug_unit.\enable_sig' using process `\debug_unit.$proc$/home/designer/shared/FSE-LMS/design/rtl/debug_unit.v:165$249'.
  created $adff cell `$procdff$1046' with positive edge clock and positive level reset.
Creating register for signal `\debug_unit.\force_w0' using process `\debug_unit.$proc$/home/designer/shared/FSE-LMS/design/rtl/debug_unit.v:165$249'.
  created $adff cell `$procdff$1051' with positive edge clock and positive level reset.
Creating register for signal `\debug_unit.\force_w1' using process `\debug_unit.$proc$/home/designer/shared/FSE-LMS/design/rtl/debug_unit.v:165$249'.
  created $adff cell `$procdff$1056' with positive edge clock and positive level reset.
Creating register for signal `\debug_unit.\force_w2' using process `\debug_unit.$proc$/home/designer/shared/FSE-LMS/design/rtl/debug_unit.v:165$249'.
  created $adff cell `$procdff$1061' with positive edge clock and positive level reset.
Creating register for signal `\debug_unit.\force_w3' using process `\debug_unit.$proc$/home/designer/shared/FSE-LMS/design/rtl/debug_unit.v:165$249'.
  created $adff cell `$procdff$1066' with positive edge clock and positive level reset.
Creating register for signal `\debug_unit.\force_w4' using process `\debug_unit.$proc$/home/designer/shared/FSE-LMS/design/rtl/debug_unit.v:165$249'.
  created $adff cell `$procdff$1071' with positive edge clock and positive level reset.
Creating register for signal `\debug_unit.\force_w5' using process `\debug_unit.$proc$/home/designer/shared/FSE-LMS/design/rtl/debug_unit.v:165$249'.
  created $adff cell `$procdff$1076' with positive edge clock and positive level reset.
Creating register for signal `\debug_unit.\force_w6' using process `\debug_unit.$proc$/home/designer/shared/FSE-LMS/design/rtl/debug_unit.v:165$249'.
  created $adff cell `$procdff$1081' with positive edge clock and positive level reset.
Creating register for signal `\debug_unit.\force_w7' using process `\debug_unit.$proc$/home/designer/shared/FSE-LMS/design/rtl/debug_unit.v:165$249'.
  created $adff cell `$procdff$1086' with positive edge clock and positive level reset.
Creating register for signal `\debug_unit.\force_w8' using process `\debug_unit.$proc$/home/designer/shared/FSE-LMS/design/rtl/debug_unit.v:165$249'.
  created $adff cell `$procdff$1091' with positive edge clock and positive level reset.
Creating register for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\k' using process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:79$215'.
  created $dff cell `$procdff$1092' with positive edge clock.
Creating register for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\sum[0]' using process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:79$215'.
  created $dff cell `$procdff$1093' with positive edge clock.
Creating register for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\sum[1]' using process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:79$215'.
  created $dff cell `$procdff$1094' with positive edge clock.
Creating register for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\sum[2]' using process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:79$215'.
  created $dff cell `$procdff$1095' with positive edge clock.
Creating register for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\sum[3]' using process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:79$215'.
  created $dff cell `$procdff$1096' with positive edge clock.
Creating register for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\sum[4]' using process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:79$215'.
  created $dff cell `$procdff$1097' with positive edge clock.
Creating register for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\sum[5]' using process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:79$215'.
  created $dff cell `$procdff$1098' with positive edge clock.
Creating register for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\sum[6]' using process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:79$215'.
  created $dff cell `$procdff$1099' with positive edge clock.
Creating register for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\sum[7]' using process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:79$215'.
  created $dff cell `$procdff$1100' with positive edge clock.
Creating register for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\sum[8]' using process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:79$215'.
  created $dff cell `$procdff$1101' with positive edge clock.
Creating register for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\x_reg' using process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:58$213'.
  created $dff cell `$procdff$1102' with positive edge clock.
Creating register for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\i' using process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:42$211'.
  created $dff cell `$procdff$1103' with positive edge clock.
Creating register for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\w[0]' using process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:42$211'.
  created $dff cell `$procdff$1104' with positive edge clock.
Creating register for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\w[1]' using process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:42$211'.
  created $dff cell `$procdff$1105' with positive edge clock.
Creating register for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\w[2]' using process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:42$211'.
  created $dff cell `$procdff$1106' with positive edge clock.
Creating register for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\w[3]' using process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:42$211'.
  created $dff cell `$procdff$1107' with positive edge clock.
Creating register for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\w[4]' using process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:42$211'.
  created $dff cell `$procdff$1108' with positive edge clock.
Creating register for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\w[5]' using process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:42$211'.
  created $dff cell `$procdff$1109' with positive edge clock.
Creating register for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\w[6]' using process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:42$211'.
  created $dff cell `$procdff$1110' with positive edge clock.
Creating register for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\w[7]' using process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:42$211'.
  created $dff cell `$procdff$1111' with positive edge clock.
Creating register for signal `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.\w[8]' using process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:42$211'.
  created $dff cell `$procdff$1112' with positive edge clock.
Creating register for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\k' using process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:130$36'.
  created $dff cell `$procdff$1113' with positive edge clock.
Creating register for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\w[0]' using process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:130$36'.
  created $dff cell `$procdff$1114' with positive edge clock.
Creating register for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\w[1]' using process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:130$36'.
  created $dff cell `$procdff$1115' with positive edge clock.
Creating register for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\w[2]' using process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:130$36'.
  created $dff cell `$procdff$1116' with positive edge clock.
Creating register for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\w[3]' using process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:130$36'.
  created $dff cell `$procdff$1117' with positive edge clock.
Creating register for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\w[4]' using process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:130$36'.
  created $dff cell `$procdff$1118' with positive edge clock.
Creating register for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\w[5]' using process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:130$36'.
  created $dff cell `$procdff$1119' with positive edge clock.
Creating register for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\w[6]' using process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:130$36'.
  created $dff cell `$procdff$1120' with positive edge clock.
Creating register for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\w[7]' using process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:130$36'.
  created $dff cell `$procdff$1121' with positive edge clock.
Creating register for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\w[8]' using process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:130$36'.
  created $dff cell `$procdff$1122' with positive edge clock.
Creating register for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\j' using process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:99$34'.
  created $dff cell `$procdff$1123' with positive edge clock.
Creating register for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\x_r[0]' using process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:99$34'.
  created $dff cell `$procdff$1124' with positive edge clock.
Creating register for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\x_r[1]' using process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:99$34'.
  created $dff cell `$procdff$1125' with positive edge clock.
Creating register for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\x_r[2]' using process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:99$34'.
  created $dff cell `$procdff$1126' with positive edge clock.
Creating register for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\x_r[3]' using process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:99$34'.
  created $dff cell `$procdff$1127' with positive edge clock.
Creating register for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\x_r[4]' using process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:99$34'.
  created $dff cell `$procdff$1128' with positive edge clock.
Creating register for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\x_r[5]' using process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:99$34'.
  created $dff cell `$procdff$1129' with positive edge clock.
Creating register for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\x_r[6]' using process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:99$34'.
  created $dff cell `$procdff$1130' with positive edge clock.
Creating register for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\x_r[7]' using process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:99$34'.
  created $dff cell `$procdff$1131' with positive edge clock.
Creating register for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\x_r[8]' using process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:99$34'.
  created $dff cell `$procdff$1132' with positive edge clock.
Creating register for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\mu' using process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:81$30'.
  created $dff cell `$procdff$1133' with positive edge clock.
Creating register for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\count' using process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:81$30'.
  created $dff cell `$procdff$1134' with positive edge clock.
Creating register for signal `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.\toggle' using process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:67$25'.
  created $dff cell `$procdff$1135' with positive edge clock.
Creating register for signal `$paramod\parallel_to_serial\N=s32'00000000000000000000000000001000.\o_data' using process `$paramod\parallel_to_serial\N=s32'00000000000000000000000000001000.$proc$/home/designer/shared/FSE-LMS/design/rtl/parallel_to_serial.v:29$19'.
  created $dff cell `$procdff$1136' with positive edge clock.
Creating register for signal `$paramod\parallel_to_serial\N=s32'00000000000000000000000000001000.\o_valid' using process `$paramod\parallel_to_serial\N=s32'00000000000000000000000000001000.$proc$/home/designer/shared/FSE-LMS/design/rtl/parallel_to_serial.v:29$19'.
  created $dff cell `$procdff$1137' with positive edge clock.
Creating register for signal `$paramod\parallel_to_serial\N=s32'00000000000000000000000000001000.\reg_sh' using process `$paramod\parallel_to_serial\N=s32'00000000000000000000000000001000.$proc$/home/designer/shared/FSE-LMS/design/rtl/parallel_to_serial.v:29$19'.
  created $dff cell `$procdff$1138' with positive edge clock.
Creating register for signal `$paramod\parallel_to_serial\N=s32'00000000000000000000000000001000.\reg_cnt' using process `$paramod\parallel_to_serial\N=s32'00000000000000000000000000001000.$proc$/home/designer/shared/FSE-LMS/design/rtl/parallel_to_serial.v:29$19'.
  created $dff cell `$procdff$1139' with positive edge clock.
Creating register for signal `$paramod\parallel_to_serial\N=s32'00000000000000000000000000001000.\reg_done' using process `$paramod\parallel_to_serial\N=s32'00000000000000000000000000001000.$proc$/home/designer/shared/FSE-LMS/design/rtl/parallel_to_serial.v:29$19'.
  created $dff cell `$procdff$1140' with positive edge clock.
Creating register for signal `$paramod\serial_to_parallel\N=s32'00000000000000000000000000001000.\o_ready' using process `$paramod\serial_to_parallel\N=s32'00000000000000000000000000001000.$proc$/home/designer/shared/FSE-LMS/design/rtl/serial_to_parallel.v:27$268'.
  created $dff cell `$procdff$1141' with positive edge clock.
Creating register for signal `$paramod\serial_to_parallel\N=s32'00000000000000000000000000001000.\o_data' using process `$paramod\serial_to_parallel\N=s32'00000000000000000000000000001000.$proc$/home/designer/shared/FSE-LMS/design/rtl/serial_to_parallel.v:27$268'.
  created $dff cell `$procdff$1142' with positive edge clock.
Creating register for signal `$paramod\serial_to_parallel\N=s32'00000000000000000000000000001000.\reg_sh' using process `$paramod\serial_to_parallel\N=s32'00000000000000000000000000001000.$proc$/home/designer/shared/FSE-LMS/design/rtl/serial_to_parallel.v:27$268'.
  created $dff cell `$procdff$1143' with positive edge clock.
Creating register for signal `$paramod\serial_to_parallel\N=s32'00000000000000000000000000001000.\reg_cnt' using process `$paramod\serial_to_parallel\N=s32'00000000000000000000000000001000.$proc$/home/designer/shared/FSE-LMS/design/rtl/serial_to_parallel.v:27$268'.
  created $dff cell `$procdff$1144' with positive edge clock.

25. Executing PROC_MEMWR pass (convert process memory writes to cells).

26. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\top.$proc$/home/designer/shared/FSE-LMS/design/rtl/top.v:134$274'.
Removing empty process `top.$proc$/home/designer/shared/FSE-LMS/design/rtl/top.v:134$274'.
Found and cleaned up 1 empty switch in `$paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$/home/designer/shared/FSE-LMS/design/rtl/cdc_snapshot.v:31$284'.
Removing empty process `$paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$/home/designer/shared/FSE-LMS/design/rtl/cdc_snapshot.v:31$284'.
Removing empty process `$paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$/home/designer/shared/FSE-LMS/design/rtl/cdc_snapshot.v:17$279'.
Found and cleaned up 4 empty switches in `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.$proc$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:116$262'.
Removing empty process `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.$proc$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:116$262'.
Found and cleaned up 5 empty switches in `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.$proc$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:56$254'.
Removing empty process `$paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.$proc$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:56$254'.
Found and cleaned up 1 empty switch in `\debug_unit.$proc$/home/designer/shared/FSE-LMS/design/rtl/debug_unit.v:200$251'.
Removing empty process `debug_unit.$proc$/home/designer/shared/FSE-LMS/design/rtl/debug_unit.v:200$251'.
Found and cleaned up 2 empty switches in `\debug_unit.$proc$/home/designer/shared/FSE-LMS/design/rtl/debug_unit.v:165$249'.
Removing empty process `debug_unit.$proc$/home/designer/shared/FSE-LMS/design/rtl/debug_unit.v:165$249'.
Removing empty process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$247'.
Removing empty process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$245'.
Removing empty process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$243'.
Removing empty process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$241'.
Removing empty process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$239'.
Removing empty process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$237'.
Removing empty process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$235'.
Removing empty process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$233'.
Removing empty process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$231'.
Found and cleaned up 2 empty switches in `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:79$215'.
Removing empty process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:79$215'.
Found and cleaned up 2 empty switches in `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:58$213'.
Removing empty process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:58$213'.
Found and cleaned up 2 empty switches in `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:42$211'.
Removing empty process `$paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.$proc$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:42$211'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:64$210'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$203'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$196'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$194'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$191'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$184'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$177'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$175'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$172'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$165'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$158'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$156'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$153'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$146'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$139'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$137'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$134'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$127'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$120'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$118'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$115'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$108'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$101'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$99'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$96'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$89'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$82'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$80'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$77'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$70'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$63'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$61'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$58'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:124$51'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:121$44'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$42'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$39'.
Found and cleaned up 3 empty switches in `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:130$36'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:130$36'.
Found and cleaned up 2 empty switches in `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:99$34'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:99$34'.
Found and cleaned up 3 empty switches in `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:81$30'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:81$30'.
Found and cleaned up 1 empty switch in `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:67$25'.
Removing empty process `$paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.$proc$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:67$25'.
Found and cleaned up 6 empty switches in `$paramod\parallel_to_serial\N=s32'00000000000000000000000000001000.$proc$/home/designer/shared/FSE-LMS/design/rtl/parallel_to_serial.v:29$19'.
Removing empty process `$paramod\parallel_to_serial\N=s32'00000000000000000000000000001000.$proc$/home/designer/shared/FSE-LMS/design/rtl/parallel_to_serial.v:29$19'.
Found and cleaned up 3 empty switches in `$paramod\serial_to_parallel\N=s32'00000000000000000000000000001000.$proc$/home/designer/shared/FSE-LMS/design/rtl/serial_to_parallel.v:27$268'.
Removing empty process `$paramod\serial_to_parallel\N=s32'00000000000000000000000000001000.$proc$/home/designer/shared/FSE-LMS/design/rtl/serial_to_parallel.v:27$268'.
Cleaned up 38 empty switches.

27. Executing CHECK pass (checking for obvious problems).
Checking module top...
Checking module $paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000...
Checking module $paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0...
Checking module debug_unit...
Checking module $paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t...
Checking module $paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS...
Checking module $paramod\parallel_to_serial\N=s32'00000000000000000000000000001000...
Checking module $paramod\serial_to_parallel\N=s32'00000000000000000000000000001000...
Found and reported 0 problems.

28. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>
Optimizing module $paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000.
<suppressed ~6 debug messages>
Optimizing module $paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.
<suppressed ~33 debug messages>
Optimizing module debug_unit.
<suppressed ~25 debug messages>
Optimizing module $paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.
<suppressed ~23 debug messages>
Optimizing module $paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.
<suppressed ~26 debug messages>
Optimizing module $paramod\parallel_to_serial\N=s32'00000000000000000000000000001000.
<suppressed ~5 debug messages>
Optimizing module $paramod\serial_to_parallel\N=s32'00000000000000000000000000001000.

29. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\cdc_snapshot\DATA_WIDTH=s32'00000000000000000000000000001000.
Deleting now unused module $paramod$f7aedd60a21e684e751b098f29b7dfdcd7697d25\spi_slave_mode0.
Deleting now unused module debug_unit.
Deleting now unused module $paramod$21212f497150829f9295da6488d9d10cafb03e12\FIR_t.
Deleting now unused module $paramod$4e6a6bba780cf4f26bd7f37024c0b643227cbb05\LMS.
Deleting now unused module $paramod\parallel_to_serial\N=s32'00000000000000000000000000001000.
Deleting now unused module $paramod\serial_to_parallel\N=s32'00000000000000000000000000001000.
<suppressed ~17 debug messages>

30. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~11 debug messages>

31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 119 unused cells and 614 unused wires.
<suppressed ~133 debug messages>

32. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~60 debug messages>
Removed a total of 20 cells.

34. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\u_p2s_output.$procmux$846: \u_p2s_output.reg_done -> 1'0
      Replacing known input bits on port A of cell $flatten\u_p2s_output.$procmux$843: \u_p2s_output.reg_done -> 1'0
      Replacing known input bits on port A of cell $flatten\u_p2s_output.$procmux$841: \u_p2s_output.reg_done -> 1'0
      Replacing known input bits on port A of cell $flatten\u_spi_slave.$procmux$299: \u_spi_slave.tx_active -> 1'0
      Replacing known input bits on port B of cell $flatten\u_spi_slave.$procmux$297: \u_spi_slave.tx_active -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~361 debug messages>

35. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

36. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

37. Executing OPT_DFF pass (perform DFF optimizations).

38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 22 unused wires.
<suppressed ~3 debug messages>

39. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

40. Rerunning OPT passes. (Maybe there is more to doâ€¦)

41. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~361 debug messages>

42. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

44. Executing OPT_DFF pass (perform DFF optimizations).

45. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

46. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

47. Executing FSM pass (extract and optimize FSM).

47.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.u_LMS.mu as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_debug_unit.u_cdc_monitor_status.data_out as FSM state register:
    Users of register don't seem to benefit from recoding.

47.2. Executing FSM_EXTRACT pass (extracting FSM from design).

47.3. Executing FSM_OPT pass (simple optimizations of FSMs).

47.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

47.5. Executing FSM_OPT pass (simple optimizations of FSMs).

47.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

47.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

47.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

48. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

49. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

50. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~361 debug messages>

51. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

53. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$944 ($dff) from module top (D = \u_s2p_input.o_data, Q = \x_r).
Adding EN signal on $flatten\u_spi_slave.$procdff$984 ($adff) from module top (D = { \u_spi_slave.rx_shift [6:0] \spi_mosi }, Q = \u_spi_slave.data_out).
Adding EN signal on $flatten\u_spi_slave.$procdff$979 ($adff) from module top (D = $flatten\u_spi_slave.$procmux$387_Y, Q = \u_spi_slave.addr_out).
Adding EN signal on $flatten\u_spi_slave.$procdff$974 ($adff) from module top (D = $flatten\u_spi_slave.$0\rd_toggle_q[0:0], Q = \u_spi_slave.rd_toggle_q).
Adding EN signal on $flatten\u_spi_slave.$procdff$964 ($adff) from module top (D = $flatten\u_spi_slave.$0\tx_cnt[2:0], Q = \u_spi_slave.tx_cnt).
Adding EN signal on $flatten\u_spi_slave.$procdff$959 ($adff) from module top (D = $flatten\u_spi_slave.$0\tx_shift[15:0], Q = \u_spi_slave.tx_shift).
Adding EN signal on $flatten\u_spi_slave.$procdff$1024 ($adff) from module top (D = $flatten\u_spi_slave.$not$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:89$258_Y, Q = \u_spi_slave.rd_toggle).
Adding SRST signal on $flatten\u_s2p_input.$procdff$1144 ($dff) from module top (D = $flatten\u_s2p_input.$procmux$925_Y, Q = \u_s2p_input.reg_cnt, rval = 3'000).
Adding EN signal on $auto$ff.cc:337:slice$1197 ($sdff) from module top (D = $flatten\u_s2p_input.$procmux$923_Y, Q = \u_s2p_input.reg_cnt).
Adding SRST signal on $flatten\u_s2p_input.$procdff$1143 ($dff) from module top (D = $flatten\u_s2p_input.$procmux$930_Y, Q = \u_s2p_input.reg_sh, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$1199 ($sdff) from module top (D = { \u_s2p_input.reg_sh [6:0] \x_serial }, Q = \u_s2p_input.reg_sh).
Adding SRST signal on $flatten\u_s2p_input.$procdff$1142 ($dff) from module top (D = $flatten\u_s2p_input.$procmux$938_Y, Q = \u_s2p_input.o_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$1201 ($sdff) from module top (D = { \u_s2p_input.reg_sh [6:0] \x_serial }, Q = \u_s2p_input.o_data).
Adding SRST signal on $flatten\u_s2p_input.$procdff$1141 ($dff) from module top (D = $flatten\u_s2p_input.$procmux$915_Y, Q = \u_s2p_input.o_ready, rval = 1'0).
Adding SRST signal on $flatten\u_p2s_output.$procdff$1140 ($dff) from module top (D = $flatten\u_p2s_output.$procmux$841_Y, Q = \u_p2s_output.reg_done, rval = 1'0).
Adding SRST signal on $flatten\u_p2s_output.$procdff$1139 ($dff) from module top (D = $flatten\u_p2s_output.$procmux$860_Y, Q = \u_p2s_output.reg_cnt, rval = 3'000).
Adding EN signal on $auto$ff.cc:337:slice$1217 ($sdff) from module top (D = $flatten\u_p2s_output.$add$/home/designer/shared/FSE-LMS/design/rtl/parallel_to_serial.v:58$24_Y, Q = \u_p2s_output.reg_cnt).
Adding SRST signal on $flatten\u_p2s_output.$procdff$1138 ($dff) from module top (D = $flatten\u_p2s_output.$procmux$883_Y, Q = \u_p2s_output.reg_sh, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$1229 ($sdff) from module top (D = $flatten\u_p2s_output.$procmux$877_Y, Q = \u_p2s_output.reg_sh).
Adding SRST signal on $flatten\u_p2s_output.$procdff$1137 ($dff) from module top (D = $flatten\u_p2s_output.$procmux$889_Y, Q = \u_p2s_output.o_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$1237 ($sdff) from module top (D = 1'1, Q = \u_p2s_output.o_valid).
Adding SRST signal on $flatten\u_p2s_output.$procdff$1136 ($dff) from module top (D = $flatten\u_p2s_output.$procmux$909_Y, Q = \u_p2s_output.o_data, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$1245 ($sdff) from module top (D = $flatten\u_p2s_output.$procmux$903_Y, Q = \u_p2s_output.o_data).
Adding EN signal on $flatten\u_debug_unit.\u_cdc_monitor_status.$procdff$949 ($adff) from module top (D = 8'00000000, Q = \u_debug_unit.u_cdc_monitor_status.data_out).
Adding EN signal on $flatten\u_debug_unit.\u_cdc_mon_w8.$procdff$949 ($adff) from module top (D = { \u_LMS.w_out[8] [6] \u_LMS.w_out[8] }, Q = \u_debug_unit.u_cdc_mon_w8.data_out).
Adding EN signal on $flatten\u_debug_unit.\u_cdc_mon_w7.$procdff$949 ($adff) from module top (D = { \u_LMS.w_out[7] [6] \u_LMS.w_out[7] }, Q = \u_debug_unit.u_cdc_mon_w7.data_out).
Adding EN signal on $flatten\u_debug_unit.\u_cdc_mon_w6.$procdff$949 ($adff) from module top (D = { \u_LMS.w_out[6] [6] \u_LMS.w_out[6] }, Q = \u_debug_unit.u_cdc_mon_w6.data_out).
Adding EN signal on $flatten\u_debug_unit.\u_cdc_mon_w5.$procdff$949 ($adff) from module top (D = { \u_LMS.w_out[5] [6] \u_LMS.w_out[5] }, Q = \u_debug_unit.u_cdc_mon_w5.data_out).
Adding EN signal on $flatten\u_debug_unit.\u_cdc_mon_w4.$procdff$949 ($adff) from module top (D = { \u_LMS.w_out[4] [6] \u_LMS.w_out[4] }, Q = \u_debug_unit.u_cdc_mon_w4.data_out).
Adding EN signal on $flatten\u_debug_unit.\u_cdc_mon_w3.$procdff$949 ($adff) from module top (D = { \u_LMS.w_out[3] [6] \u_LMS.w_out[3] }, Q = \u_debug_unit.u_cdc_mon_w3.data_out).
Adding EN signal on $flatten\u_debug_unit.\u_cdc_mon_w2.$procdff$949 ($adff) from module top (D = { \u_LMS.w_out[2] [6] \u_LMS.w_out[2] }, Q = \u_debug_unit.u_cdc_mon_w2.data_out).
Adding EN signal on $flatten\u_debug_unit.\u_cdc_mon_w1.$procdff$949 ($adff) from module top (D = { \u_LMS.w_out[1] [6] \u_LMS.w_out[1] }, Q = \u_debug_unit.u_cdc_mon_w1.data_out).
Adding EN signal on $flatten\u_debug_unit.\u_cdc_mon_w0.$procdff$949 ($adff) from module top (D = { \u_LMS.w_out[0] [6] \u_LMS.w_out[0] }, Q = \u_debug_unit.u_cdc_mon_w0.data_out).
Adding EN signal on $flatten\u_debug_unit.\u_cdc_error_signal.$procdff$949 ($adff) from module top (D = \u_LMS.e [8:1], Q = \u_debug_unit.u_cdc_error_signal.data_out).
Adding EN signal on $flatten\u_debug_unit.$procdff$1091 ($adff) from module top (D = \u_spi_slave.data_out, Q = \u_debug_unit.force_w8).
Adding EN signal on $flatten\u_debug_unit.$procdff$1086 ($adff) from module top (D = \u_spi_slave.data_out, Q = \u_debug_unit.force_w7).
Adding EN signal on $flatten\u_debug_unit.$procdff$1081 ($adff) from module top (D = \u_spi_slave.data_out, Q = \u_debug_unit.force_w6).
Adding EN signal on $flatten\u_debug_unit.$procdff$1076 ($adff) from module top (D = \u_spi_slave.data_out, Q = \u_debug_unit.force_w5).
Adding EN signal on $flatten\u_debug_unit.$procdff$1071 ($adff) from module top (D = \u_spi_slave.data_out, Q = \u_debug_unit.force_w4).
Adding EN signal on $flatten\u_debug_unit.$procdff$1066 ($adff) from module top (D = \u_spi_slave.data_out, Q = \u_debug_unit.force_w3).
Adding EN signal on $flatten\u_debug_unit.$procdff$1061 ($adff) from module top (D = \u_spi_slave.data_out, Q = \u_debug_unit.force_w2).
Adding EN signal on $flatten\u_debug_unit.$procdff$1056 ($adff) from module top (D = \u_spi_slave.data_out, Q = \u_debug_unit.force_w1).
Adding EN signal on $flatten\u_debug_unit.$procdff$1051 ($adff) from module top (D = \u_spi_slave.data_out, Q = \u_debug_unit.force_w0).
Adding EN signal on $flatten\u_debug_unit.$procdff$1046 ($adff) from module top (D = \u_spi_slave.data_out, Q = \u_debug_unit.enable_sig).
Adding EN signal on $flatten\u_debug_unit.$procdff$1041 ($adff) from module top (D = \u_spi_slave.data_out, Q = \u_debug_unit.debug_load).
Adding EN signal on $flatten\u_debug_unit.$procdff$1036 ($adff) from module top (D = \u_spi_slave.data_out, Q = \u_debug_unit.sw_reset).
Adding EN signal on $flatten\u_LMS.$procdff$1135 ($dff) from module top (D = $flatten\u_LMS.$not$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:69$26_Y, Q = \u_LMS.toggle).
Adding SRST signal on $flatten\u_LMS.$procdff$1134 ($dff) from module top (D = $flatten\u_LMS.$procmux$826_Y, Q = \u_LMS.count, rval = 0).
Adding EN signal on $auto$ff.cc:337:slice$1301 ($sdff) from module top (D = $flatten\u_LMS.$procmux$824_Y, Q = \u_LMS.count).
Adding SRST signal on $flatten\u_LMS.$procdff$1133 ($dff) from module top (D = $flatten\u_LMS.$procmux$833_Y, Q = \u_LMS.mu, rval = 8'00010000).
Adding EN signal on $auto$ff.cc:337:slice$1303 ($sdff) from module top (D = 8'00000100, Q = \u_LMS.mu).
Adding SRST signal on $flatten\u_LMS.$procdff$1132 ($dff) from module top (D = $flatten\u_LMS.$procmux$771_Y, Q = \u_LMS.x_r[8], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$1307 ($sdff) from module top (D = \u_LMS.x_r[7], Q = \u_LMS.x_r[8]).
Adding SRST signal on $flatten\u_LMS.$procdff$1131 ($dff) from module top (D = $flatten\u_LMS.$procmux$777_Y, Q = \u_LMS.x_r[7], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$1309 ($sdff) from module top (D = \u_LMS.x_r[6], Q = \u_LMS.x_r[7]).
Adding SRST signal on $flatten\u_LMS.$procdff$1130 ($dff) from module top (D = $flatten\u_LMS.$procmux$783_Y, Q = \u_LMS.x_r[6], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$1311 ($sdff) from module top (D = \u_LMS.x_r[5], Q = \u_LMS.x_r[6]).
Adding SRST signal on $flatten\u_LMS.$procdff$1129 ($dff) from module top (D = $flatten\u_LMS.$procmux$789_Y, Q = \u_LMS.x_r[5], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$1313 ($sdff) from module top (D = \u_LMS.x_r[4], Q = \u_LMS.x_r[5]).
Adding SRST signal on $flatten\u_LMS.$procdff$1128 ($dff) from module top (D = $flatten\u_LMS.$procmux$795_Y, Q = \u_LMS.x_r[4], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$1315 ($sdff) from module top (D = \u_LMS.x_r[3], Q = \u_LMS.x_r[4]).
Adding SRST signal on $flatten\u_LMS.$procdff$1127 ($dff) from module top (D = $flatten\u_LMS.$procmux$801_Y, Q = \u_LMS.x_r[3], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$1317 ($sdff) from module top (D = \u_LMS.x_r[2], Q = \u_LMS.x_r[3]).
Adding SRST signal on $flatten\u_LMS.$procdff$1126 ($dff) from module top (D = $flatten\u_LMS.$procmux$807_Y, Q = \u_LMS.x_r[2], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$1319 ($sdff) from module top (D = \u_LMS.x_r[1], Q = \u_LMS.x_r[2]).
Adding SRST signal on $flatten\u_LMS.$procdff$1125 ($dff) from module top (D = $flatten\u_LMS.$procmux$813_Y, Q = \u_LMS.x_r[1], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$1321 ($sdff) from module top (D = \u_LMS.x_r[0], Q = \u_LMS.x_r[1]).
Adding SRST signal on $flatten\u_LMS.$procdff$1124 ($dff) from module top (D = $flatten\u_LMS.$procmux$819_Y, Q = \u_LMS.x_r[0], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$1323 ($sdff) from module top (D = \x_r, Q = \u_LMS.x_r[0]).
Adding SRST signal on $flatten\u_LMS.$procdff$1122 ($dff) from module top (D = $flatten\u_LMS.$procmux$684_Y [24:12], Q = \u_LMS.w[8] [24:12], rval = 13'0000000000000).
Adding SRST signal on $flatten\u_LMS.$procdff$1122 ($dff) from module top (D = $flatten\u_LMS.$procmux$681_Y [11:0], Q = \u_LMS.w[8] [11:0], rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:337:slice$1326 ($sdff) from module top (D = \u_LMS.sumSat[8] [11:0], Q = \u_LMS.w[8] [11:0]).
Adding EN signal on $auto$ff.cc:337:slice$1325 ($sdff) from module top (D = $flatten\u_LMS.$procmux$684_Y [24:12], Q = \u_LMS.w[8] [24:12]).
Adding SRST signal on $flatten\u_LMS.$procdff$1121 ($dff) from module top (D = $flatten\u_LMS.$procmux$693_Y [24:12], Q = \u_LMS.w[7] [24:12], rval = 13'0000000000000).
Adding SRST signal on $flatten\u_LMS.$procdff$1121 ($dff) from module top (D = $flatten\u_LMS.$procmux$690_Y [11:0], Q = \u_LMS.w[7] [11:0], rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:337:slice$1336 ($sdff) from module top (D = \u_LMS.sumSat[7] [11:0], Q = \u_LMS.w[7] [11:0]).
Adding EN signal on $auto$ff.cc:337:slice$1335 ($sdff) from module top (D = $flatten\u_LMS.$procmux$693_Y [24:12], Q = \u_LMS.w[7] [24:12]).
Adding SRST signal on $flatten\u_LMS.$procdff$1120 ($dff) from module top (D = $flatten\u_LMS.$procmux$702_Y [24:12], Q = \u_LMS.w[6] [24:12], rval = 13'0000000000000).
Adding SRST signal on $flatten\u_LMS.$procdff$1120 ($dff) from module top (D = $flatten\u_LMS.$procmux$699_Y [11:0], Q = \u_LMS.w[6] [11:0], rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:337:slice$1346 ($sdff) from module top (D = \u_LMS.sumSat[6] [11:0], Q = \u_LMS.w[6] [11:0]).
Adding EN signal on $auto$ff.cc:337:slice$1345 ($sdff) from module top (D = $flatten\u_LMS.$procmux$702_Y [24:12], Q = \u_LMS.w[6] [24:12]).
Adding SRST signal on $flatten\u_LMS.$procdff$1119 ($dff) from module top (D = $flatten\u_LMS.$procmux$711_Y [24:12], Q = \u_LMS.w[5] [24:12], rval = 13'0000000000000).
Adding SRST signal on $flatten\u_LMS.$procdff$1119 ($dff) from module top (D = $flatten\u_LMS.$procmux$708_Y [11:0], Q = \u_LMS.w[5] [11:0], rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:337:slice$1356 ($sdff) from module top (D = \u_LMS.sumSat[5] [11:0], Q = \u_LMS.w[5] [11:0]).
Adding EN signal on $auto$ff.cc:337:slice$1355 ($sdff) from module top (D = $flatten\u_LMS.$procmux$711_Y [24:12], Q = \u_LMS.w[5] [24:12]).
Adding SRST signal on $flatten\u_LMS.$procdff$1118 ($dff) from module top (D = $flatten\u_LMS.$procmux$720_Y [24:12], Q = \u_LMS.w[4] [24:12], rval = 13'0000000000000).
Adding SRST signal on $flatten\u_LMS.$procdff$1118 ($dff) from module top (D = $flatten\u_LMS.$procmux$717_Y [11:0], Q = \u_LMS.w[4] [11:0], rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:337:slice$1366 ($sdff) from module top (D = \u_LMS.sumSat[4] [11:0], Q = \u_LMS.w[4] [11:0]).
Adding EN signal on $auto$ff.cc:337:slice$1365 ($sdff) from module top (D = $flatten\u_LMS.$procmux$720_Y [24:12], Q = \u_LMS.w[4] [24:12]).
Adding SRST signal on $flatten\u_LMS.$procdff$1117 ($dff) from module top (D = $flatten\u_LMS.$procmux$729_Y [24:12], Q = \u_LMS.w[3] [24:12], rval = 13'0000000000000).
Adding SRST signal on $flatten\u_LMS.$procdff$1117 ($dff) from module top (D = $flatten\u_LMS.$procmux$726_Y [11:0], Q = \u_LMS.w[3] [11:0], rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:337:slice$1376 ($sdff) from module top (D = \u_LMS.sumSat[3] [11:0], Q = \u_LMS.w[3] [11:0]).
Adding EN signal on $auto$ff.cc:337:slice$1375 ($sdff) from module top (D = $flatten\u_LMS.$procmux$729_Y [24:12], Q = \u_LMS.w[3] [24:12]).
Adding SRST signal on $flatten\u_LMS.$procdff$1116 ($dff) from module top (D = $flatten\u_LMS.$procmux$738_Y [24:12], Q = \u_LMS.w[2] [24:12], rval = 13'0000000000000).
Adding SRST signal on $flatten\u_LMS.$procdff$1116 ($dff) from module top (D = $flatten\u_LMS.$procmux$735_Y [11:0], Q = \u_LMS.w[2] [11:0], rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:337:slice$1386 ($sdff) from module top (D = \u_LMS.sumSat[2] [11:0], Q = \u_LMS.w[2] [11:0]).
Adding EN signal on $auto$ff.cc:337:slice$1385 ($sdff) from module top (D = $flatten\u_LMS.$procmux$738_Y [24:12], Q = \u_LMS.w[2] [24:12]).
Adding SRST signal on $flatten\u_LMS.$procdff$1115 ($dff) from module top (D = $flatten\u_LMS.$procmux$747_Y [24:12], Q = \u_LMS.w[1] [24:12], rval = 13'0000000000000).
Adding SRST signal on $flatten\u_LMS.$procdff$1115 ($dff) from module top (D = $flatten\u_LMS.$procmux$744_Y [11:0], Q = \u_LMS.w[1] [11:0], rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:337:slice$1396 ($sdff) from module top (D = \u_LMS.sumSat[1] [11:0], Q = \u_LMS.w[1] [11:0]).
Adding EN signal on $auto$ff.cc:337:slice$1395 ($sdff) from module top (D = $flatten\u_LMS.$procmux$747_Y [24:12], Q = \u_LMS.w[1] [24:12]).
Adding SRST signal on $flatten\u_LMS.$procdff$1114 ($dff) from module top (D = $flatten\u_LMS.$procmux$756_Y [24:12], Q = \u_LMS.w[0] [24:12], rval = 13'0000000000000).
Adding SRST signal on $flatten\u_LMS.$procdff$1114 ($dff) from module top (D = $flatten\u_LMS.$procmux$753_Y [11:0], Q = \u_LMS.w[0] [11:0], rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:337:slice$1406 ($sdff) from module top (D = \u_LMS.sumSat[0] [11:0], Q = \u_LMS.w[0] [11:0]).
Adding EN signal on $auto$ff.cc:337:slice$1405 ($sdff) from module top (D = $flatten\u_LMS.$procmux$756_Y [24:12], Q = \u_LMS.w[0] [24:12]).
Adding SRST signal on $flatten\u_FIR.$procdff$1112 ($dff) from module top (D = $flatten\u_FIR.$procmux$609_Y, Q = \u_FIR.w[8], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:337:slice$1415 ($sdff) from module top (D = \u_LMS.w_out[8], Q = \u_FIR.w[8]).
Adding SRST signal on $flatten\u_FIR.$procdff$1111 ($dff) from module top (D = $flatten\u_FIR.$procmux$615_Y, Q = \u_FIR.w[7], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:337:slice$1417 ($sdff) from module top (D = \u_LMS.w_out[7], Q = \u_FIR.w[7]).
Adding SRST signal on $flatten\u_FIR.$procdff$1110 ($dff) from module top (D = $flatten\u_FIR.$procmux$621_Y, Q = \u_FIR.w[6], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:337:slice$1419 ($sdff) from module top (D = \u_LMS.w_out[6], Q = \u_FIR.w[6]).
Adding SRST signal on $flatten\u_FIR.$procdff$1109 ($dff) from module top (D = $flatten\u_FIR.$procmux$627_Y, Q = \u_FIR.w[5], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:337:slice$1421 ($sdff) from module top (D = \u_LMS.w_out[5], Q = \u_FIR.w[5]).
Adding SRST signal on $flatten\u_FIR.$procdff$1108 ($dff) from module top (D = $flatten\u_FIR.$procmux$633_Y, Q = \u_FIR.w[4], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:337:slice$1423 ($sdff) from module top (D = \u_LMS.w_out[4], Q = \u_FIR.w[4]).
Adding SRST signal on $flatten\u_FIR.$procdff$1107 ($dff) from module top (D = $flatten\u_FIR.$procmux$639_Y, Q = \u_FIR.w[3], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:337:slice$1425 ($sdff) from module top (D = \u_LMS.w_out[3], Q = \u_FIR.w[3]).
Adding SRST signal on $flatten\u_FIR.$procdff$1106 ($dff) from module top (D = $flatten\u_FIR.$procmux$645_Y, Q = \u_FIR.w[2], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:337:slice$1427 ($sdff) from module top (D = \u_LMS.w_out[2], Q = \u_FIR.w[2]).
Adding SRST signal on $flatten\u_FIR.$procdff$1105 ($dff) from module top (D = $flatten\u_FIR.$procmux$651_Y, Q = \u_FIR.w[1], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:337:slice$1429 ($sdff) from module top (D = \u_LMS.w_out[1], Q = \u_FIR.w[1]).
Adding SRST signal on $flatten\u_FIR.$procdff$1104 ($dff) from module top (D = $flatten\u_FIR.$procmux$657_Y, Q = \u_FIR.w[0], rval = 7'0000000).
Adding EN signal on $auto$ff.cc:337:slice$1431 ($sdff) from module top (D = \u_LMS.w_out[0], Q = \u_FIR.w[0]).
Adding SRST signal on $flatten\u_FIR.$procdff$1102 ($dff) from module top (D = $flatten\u_FIR.$procmux$594_Y, Q = \u_FIR.x_reg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$1433 ($sdff) from module top (D = \u_s2p_input.o_data, Q = \u_FIR.x_reg).
Adding SRST signal on $flatten\u_FIR.$procdff$1101 ($dff) from module top (D = $flatten\u_FIR.$procmux$541_Y, Q = \u_FIR.sum[8], rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$1435 ($sdff) from module top (D = $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$224_Y, Q = \u_FIR.sum[8]).
Adding SRST signal on $flatten\u_FIR.$procdff$1100 ($dff) from module top (D = $flatten\u_FIR.$procmux$547_Y, Q = \u_FIR.sum[7], rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$1437 ($sdff) from module top (D = $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$223_Y, Q = \u_FIR.sum[7]).
Adding SRST signal on $flatten\u_FIR.$procdff$1099 ($dff) from module top (D = $flatten\u_FIR.$procmux$553_Y, Q = \u_FIR.sum[6], rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$1439 ($sdff) from module top (D = $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$222_Y, Q = \u_FIR.sum[6]).
Adding SRST signal on $flatten\u_FIR.$procdff$1098 ($dff) from module top (D = $flatten\u_FIR.$procmux$559_Y, Q = \u_FIR.sum[5], rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$1441 ($sdff) from module top (D = $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$221_Y, Q = \u_FIR.sum[5]).
Adding SRST signal on $flatten\u_FIR.$procdff$1097 ($dff) from module top (D = $flatten\u_FIR.$procmux$565_Y, Q = \u_FIR.sum[4], rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$1443 ($sdff) from module top (D = $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$220_Y, Q = \u_FIR.sum[4]).
Adding SRST signal on $flatten\u_FIR.$procdff$1096 ($dff) from module top (D = $flatten\u_FIR.$procmux$571_Y, Q = \u_FIR.sum[3], rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$1445 ($sdff) from module top (D = $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$219_Y, Q = \u_FIR.sum[3]).
Adding SRST signal on $flatten\u_FIR.$procdff$1095 ($dff) from module top (D = $flatten\u_FIR.$procmux$577_Y, Q = \u_FIR.sum[2], rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$1447 ($sdff) from module top (D = $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$218_Y, Q = \u_FIR.sum[2]).
Adding SRST signal on $flatten\u_FIR.$procdff$1094 ($dff) from module top (D = $flatten\u_FIR.$procmux$583_Y, Q = \u_FIR.sum[1], rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$1449 ($sdff) from module top (D = $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$217_Y, Q = \u_FIR.sum[1]).
Adding SRST signal on $flatten\u_FIR.$procdff$1093 ($dff) from module top (D = $flatten\u_FIR.$procmux$589_Y, Q = \u_FIR.sum[0], rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$1451 ($sdff) from module top (D = { \u_FIR.prod[0] [14] \u_FIR.prod[0] [14] \u_FIR.prod[0] [14] \u_FIR.prod[0] [14] \u_FIR.prod[0] }, Q = \u_FIR.sum[0]).
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$1304 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:337:slice$1304 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:337:slice$1304 ($sdffe) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:337:slice$1304 ($sdffe) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:337:slice$1304 ($sdffe) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:337:slice$1304 ($sdffe) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$1253 ($adffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:337:slice$1253 ($adffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:337:slice$1253 ($adffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:337:slice$1253 ($adffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:337:slice$1253 ($adffe) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:337:slice$1253 ($adffe) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:337:slice$1253 ($adffe) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:337:slice$1253 ($adffe) from module top.

54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 146 unused cells and 146 unused wires.
<suppressed ~149 debug messages>

55. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~27 debug messages>

56. Rerunning OPT passes. (Maybe there is more to doâ€¦)

57. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~131 debug messages>

58. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\u_debug_unit.$procmux$393: { $flatten\u_debug_unit.$procmux$415_CMP $flatten\u_debug_unit.$procmux$414_CMP $flatten\u_debug_unit.$procmux$413_CMP $flatten\u_debug_unit.$procmux$412_CMP $flatten\u_debug_unit.$procmux$411_CMP $flatten\u_debug_unit.$procmux$410_CMP $flatten\u_debug_unit.$procmux$409_CMP $flatten\u_debug_unit.$procmux$408_CMP $flatten\u_debug_unit.$procmux$407_CMP $flatten\u_debug_unit.$procmux$406_CMP $flatten\u_debug_unit.$procmux$405_CMP $flatten\u_debug_unit.$procmux$404_CMP $flatten\u_debug_unit.$procmux$403_CMP $flatten\u_debug_unit.$procmux$402_CMP $flatten\u_debug_unit.$procmux$401_CMP $flatten\u_debug_unit.$procmux$400_CMP $flatten\u_debug_unit.$procmux$399_CMP $flatten\u_debug_unit.$procmux$398_CMP $flatten\u_debug_unit.$procmux$397_CMP $flatten\u_debug_unit.$procmux$396_CMP $flatten\u_debug_unit.$procmux$395_CMP $flatten\u_debug_unit.$procmux$394_CMP }
  Optimizing cells in module \top.
Performed a total of 1 changes.

59. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~111 debug messages>
Removed a total of 37 cells.

60. Executing OPT_DFF pass (perform DFF optimizations).

61. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 38 unused wires.
<suppressed ~2 debug messages>

62. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

63. Rerunning OPT passes. (Maybe there is more to doâ€¦)

64. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~131 debug messages>

65. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

66. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

67. Executing OPT_DFF pass (perform DFF optimizations).

68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

69. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

70. Executing WREDUCE pass (reducing word size of cells).
Removed top 4 bits (of 19) from FF cell top.$auto$ff.cc:337:slice$1452 ($sdffe).
Removed top 1 bits (of 8) from FF cell top.$auto$ff.cc:337:slice$1262 ($adffe).
Removed top 1 bits (of 8) from FF cell top.$auto$ff.cc:337:slice$1261 ($adffe).
Removed top 1 bits (of 8) from FF cell top.$auto$ff.cc:337:slice$1260 ($adffe).
Removed top 1 bits (of 8) from FF cell top.$auto$ff.cc:337:slice$1259 ($adffe).
Removed top 1 bits (of 8) from FF cell top.$auto$ff.cc:337:slice$1258 ($adffe).
Removed top 1 bits (of 8) from FF cell top.$auto$ff.cc:337:slice$1257 ($adffe).
Removed top 1 bits (of 8) from FF cell top.$auto$ff.cc:337:slice$1256 ($adffe).
Removed top 1 bits (of 8) from FF cell top.$auto$ff.cc:337:slice$1255 ($adffe).
Removed top 1 bits (of 8) from FF cell top.$auto$ff.cc:337:slice$1254 ($adffe).
Removed top 1 bits (of 8) from FF cell top.$auto$ff.cc:337:slice$1230 ($sdffe).
Removed top 1 bits (of 8) from FF cell top.$auto$ff.cc:337:slice$1200 ($sdffe).
Removed top 1 bits (of 16) from FF cell top.$flatten\u_spi_slave.$procdff$1004 ($adff).
Removed top 1 bits (of 16) from mux cell top.$flatten\u_spi_slave.$procmux$336 ($mux).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_spi_slave.$lt$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:136$265 ($lt).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_spi_slave.$eq$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:83$256 ($eq).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_debug_unit.$procmux$415_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\u_debug_unit.$procmux$414_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\u_debug_unit.$procmux$413_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\u_debug_unit.$procmux$412_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\u_debug_unit.$procmux$411_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\u_debug_unit.$procmux$410_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\u_debug_unit.$procmux$409_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\u_debug_unit.$procmux$408_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\u_debug_unit.$procmux$407_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\u_debug_unit.$procmux$406_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$flatten\u_debug_unit.$procmux$405_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$flatten\u_debug_unit.$procmux$404_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$flatten\u_debug_unit.$procmux$403_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\u_debug_unit.$procmux$402_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\u_debug_unit.$procmux$401_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\u_debug_unit.$procmux$400_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\u_debug_unit.$procmux$399_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\u_debug_unit.$procmux$398_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\u_debug_unit.$procmux$397_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\u_debug_unit.$procmux$396_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\u_debug_unit.$procmux$395_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$flatten\u_debug_unit.$procmux$394_CMP0 ($eq).
Removed top 4 bits (of 19) from port B of cell top.$flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$217 ($add).
Removed top 3 bits (of 19) from port Y of cell top.$flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$217 ($add).
Removed top 2 bits (of 6) from port A of cell top.$flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$116 ($mul).
Removed top 10 bits (of 23) from port Y of cell top.$flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$116 ($mul).
Removed top 10 bits (of 23) from port A of cell top.$flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$98 ($mul).
Removed top 2 bits (of 23) from port Y of cell top.$flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$98 ($mul).
Removed top 10 bits (of 23) from port A of cell top.$flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$79 ($mul).
Removed top 2 bits (of 23) from port Y of cell top.$flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$79 ($mul).
Removed top 10 bits (of 23) from port A of cell top.$flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$60 ($mul).
Removed top 2 bits (of 23) from port Y of cell top.$flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$60 ($mul).
Removed top 10 bits (of 23) from port A of cell top.$flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$41 ($mul).
Removed top 2 bits (of 23) from port Y of cell top.$flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$41 ($mul).
Removed top 21 bits (of 32) from port B of cell top.$flatten\u_LMS.$eq$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:89$33 ($eq).
Removed top 30 bits (of 32) from port B of cell top.$flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:88$32 ($add).
Removed top 1 bits (of 8) from mux cell top.$flatten\u_p2s_output.$procmux$877 ($mux).
Removed top 1 bits (of 8) from mux cell top.$flatten\u_p2s_output.$procmux$874 ($mux).
Removed top 10 bits (of 23) from port A of cell top.$flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$193 ($mul).
Removed top 2 bits (of 23) from port Y of cell top.$flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$193 ($mul).
Removed top 10 bits (of 23) from port A of cell top.$flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$174 ($mul).
Removed top 2 bits (of 23) from port Y of cell top.$flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$174 ($mul).
Removed top 10 bits (of 23) from port A of cell top.$flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$155 ($mul).
Removed top 2 bits (of 23) from port Y of cell top.$flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$155 ($mul).
Removed top 10 bits (of 23) from port A of cell top.$flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$136 ($mul).
Removed top 2 bits (of 23) from port Y of cell top.$flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$136 ($mul).
Removed top 10 bits (of 23) from port A of cell top.$flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$117 ($mul).
Removed top 2 bits (of 23) from port Y of cell top.$flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$117 ($mul).
Removed top 1 bits (of 8) from wire top.$flatten\u_p2s_output.$procmux$874_Y.
Removed top 2 bits (of 8) from wire top.$flatten\u_p2s_output.$procmux$877_Y.
Removed top 1 bits (of 16) from wire top.$flatten\u_spi_slave.$0\rx_shift[15:0].

71. Executing PEEPOPT pass (run peephole optimizers).

72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

73. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$217 ($add).
  creating $macc model for $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$218 ($add).
  creating $macc model for $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$219 ($add).
  creating $macc model for $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$220 ($add).
  creating $macc model for $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$221 ($add).
  creating $macc model for $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$222 ($add).
  creating $macc model for $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$223 ($add).
  creating $macc model for $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$224 ($add).
  creating $macc model for $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$232 ($mul).
  creating $macc model for $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$234 ($mul).
  creating $macc model for $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$236 ($mul).
  creating $macc model for $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$238 ($mul).
  creating $macc model for $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$240 ($mul).
  creating $macc model for $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$242 ($mul).
  creating $macc model for $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$244 ($mul).
  creating $macc model for $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$246 ($mul).
  creating $macc model for $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$248 ($mul).
  creating $macc model for $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$100 ($add).
  creating $macc model for $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$119 ($add).
  creating $macc model for $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$138 ($add).
  creating $macc model for $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$157 ($add).
  creating $macc model for $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$176 ($add).
  creating $macc model for $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$195 ($add).
  creating $macc model for $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$43 ($add).
  creating $macc model for $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$62 ($add).
  creating $macc model for $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$81 ($add).
  creating $macc model for $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:88$32 ($add).
  creating $macc model for $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$116 ($mul).
  creating $macc model for $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$117 ($mul).
  creating $macc model for $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$136 ($mul).
  creating $macc model for $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$155 ($mul).
  creating $macc model for $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$174 ($mul).
  creating $macc model for $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$193 ($mul).
  creating $macc model for $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$41 ($mul).
  creating $macc model for $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$60 ($mul).
  creating $macc model for $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$79 ($mul).
  creating $macc model for $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$98 ($mul).
  creating $macc model for $flatten\u_LMS.$sub$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:78$29 ($sub).
  creating $macc model for $flatten\u_p2s_output.$add$/home/designer/shared/FSE-LMS/design/rtl/parallel_to_serial.v:58$24 ($add).
  creating $macc model for $flatten\u_s2p_input.$add$/home/designer/shared/FSE-LMS/design/rtl/serial_to_parallel.v:44$270 ($add).
  creating $macc model for $flatten\u_spi_slave.$add$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:107$261 ($add).
  creating $macc model for $flatten\u_spi_slave.$add$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:138$266 ($add).
  merging $macc model for $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$248 into $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$224.
  merging $macc model for $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$246 into $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$223.
  merging $macc model for $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$244 into $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$222.
  merging $macc model for $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$242 into $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$221.
  merging $macc model for $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$240 into $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$220.
  merging $macc model for $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$238 into $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$219.
  merging $macc model for $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$236 into $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$218.
  merging $macc model for $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$234 into $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$217.
  creating $alu model for $macc $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:88$32.
  creating $alu model for $macc $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$81.
  creating $alu model for $macc $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$62.
  creating $alu model for $macc $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$43.
  creating $alu model for $macc $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$195.
  creating $alu model for $macc $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$176.
  creating $alu model for $macc $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$157.
  creating $alu model for $macc $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$138.
  creating $alu model for $macc $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$119.
  creating $alu model for $macc $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$100.
  creating $alu model for $macc $flatten\u_LMS.$sub$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:78$29.
  creating $alu model for $macc $flatten\u_p2s_output.$add$/home/designer/shared/FSE-LMS/design/rtl/parallel_to_serial.v:58$24.
  creating $alu model for $macc $flatten\u_s2p_input.$add$/home/designer/shared/FSE-LMS/design/rtl/serial_to_parallel.v:44$270.
  creating $alu model for $macc $flatten\u_spi_slave.$add$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:107$261.
  creating $alu model for $macc $flatten\u_spi_slave.$add$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:138$266.
  creating $macc cell for $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$116: $auto$alumacc.cc:382:replace_macc$1457
  creating $macc cell for $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$117: $auto$alumacc.cc:382:replace_macc$1458
  creating $macc cell for $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$60: $auto$alumacc.cc:382:replace_macc$1459
  creating $macc cell for $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$79: $auto$alumacc.cc:382:replace_macc$1460
  creating $macc cell for $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$98: $auto$alumacc.cc:382:replace_macc$1461
  creating $macc cell for $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$136: $auto$alumacc.cc:382:replace_macc$1462
  creating $macc cell for $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$155: $auto$alumacc.cc:382:replace_macc$1463
  creating $macc cell for $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$174: $auto$alumacc.cc:382:replace_macc$1464
  creating $macc cell for $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$193: $auto$alumacc.cc:382:replace_macc$1465
  creating $macc cell for $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$41: $auto$alumacc.cc:382:replace_macc$1466
  creating $macc cell for $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$232: $auto$alumacc.cc:382:replace_macc$1467
  creating $macc cell for $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$224: $auto$alumacc.cc:382:replace_macc$1468
  creating $macc cell for $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$223: $auto$alumacc.cc:382:replace_macc$1469
  creating $macc cell for $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$222: $auto$alumacc.cc:382:replace_macc$1470
  creating $macc cell for $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$221: $auto$alumacc.cc:382:replace_macc$1471
  creating $macc cell for $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$220: $auto$alumacc.cc:382:replace_macc$1472
  creating $macc cell for $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$219: $auto$alumacc.cc:382:replace_macc$1473
  creating $macc cell for $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$218: $auto$alumacc.cc:382:replace_macc$1474
  creating $macc cell for $flatten\u_FIR.$add$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:89$217: $auto$alumacc.cc:382:replace_macc$1475
  creating $alu model for $flatten\u_spi_slave.$lt$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:136$265 ($lt): new $alu
  creating $alu cell for $flatten\u_spi_slave.$lt$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:136$265: $auto$alumacc.cc:512:replace_alu$1477
  creating $alu cell for $flatten\u_spi_slave.$add$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:138$266: $auto$alumacc.cc:512:replace_alu$1482
  creating $alu cell for $flatten\u_spi_slave.$add$/home/designer/shared/FSE-LMS/design/rtl/spi_slave_mode0.v:107$261: $auto$alumacc.cc:512:replace_alu$1485
  creating $alu cell for $flatten\u_s2p_input.$add$/home/designer/shared/FSE-LMS/design/rtl/serial_to_parallel.v:44$270: $auto$alumacc.cc:512:replace_alu$1488
  creating $alu cell for $flatten\u_p2s_output.$add$/home/designer/shared/FSE-LMS/design/rtl/parallel_to_serial.v:58$24: $auto$alumacc.cc:512:replace_alu$1491
  creating $alu cell for $flatten\u_LMS.$sub$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:78$29: $auto$alumacc.cc:512:replace_alu$1494
  creating $alu cell for $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$100: $auto$alumacc.cc:512:replace_alu$1497
  creating $alu cell for $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$119: $auto$alumacc.cc:512:replace_alu$1500
  creating $alu cell for $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$138: $auto$alumacc.cc:512:replace_alu$1503
  creating $alu cell for $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$157: $auto$alumacc.cc:512:replace_alu$1506
  creating $alu cell for $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$176: $auto$alumacc.cc:512:replace_alu$1509
  creating $alu cell for $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$195: $auto$alumacc.cc:512:replace_alu$1512
  creating $alu cell for $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$43: $auto$alumacc.cc:512:replace_alu$1515
  creating $alu cell for $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$62: $auto$alumacc.cc:512:replace_alu$1518
  creating $alu cell for $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:120$81: $auto$alumacc.cc:512:replace_alu$1521
  creating $alu cell for $flatten\u_LMS.$add$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:88$32: $auto$alumacc.cc:512:replace_alu$1524
  created 16 $alu and 19 $macc cells.

74. Executing SHARE pass (SAT-based resource sharing).
Found 8 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$248 ($mul):
    Found cell that is never activated: $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$248
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$246 ($mul):
    Found cell that is never activated: $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$246
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$244 ($mul):
    Found cell that is never activated: $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$244
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$242 ($mul):
    Found cell that is never activated: $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$242
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$240 ($mul):
    Found cell that is never activated: $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$240
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$238 ($mul):
    Found cell that is never activated: $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$238
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$236 ($mul):
    Found cell that is never activated: $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$236
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$234 ($mul):
    Found cell that is never activated: $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$234
    Cell is never active. Sharing is pointless, we simply remove it.
Removing 8 cells in module top:
  Removing cell $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$234 ($mul).
  Removing cell $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$236 ($mul).
  Removing cell $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$238 ($mul).
  Removing cell $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$240 ($mul).
  Removing cell $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$242 ($mul).
  Removing cell $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$244 ($mul).
  Removing cell $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$246 ($mul).
  Removing cell $flatten\u_FIR.$mul$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:73$248 ($mul).

75. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~3 debug messages>

76. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

77. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~131 debug messages>

78. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

79. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

80. Executing OPT_DFF pass (perform DFF optimizations).

81. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

82. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

83. Rerunning OPT passes. (Maybe there is more to doâ€¦)

84. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~131 debug messages>

85. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

86. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

87. Executing OPT_DFF pass (perform DFF optimizations).

88. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

89. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

90. Executing MEMORY pass.

90.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

90.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

90.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

90.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

90.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

90.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

90.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

90.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

90.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

90.10. Executing MEMORY_COLLECT pass (generating $mem cells).

91. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

92. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~28 debug messages>

93. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

94. Executing OPT_DFF pass (perform DFF optimizations).

95. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

96. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

97. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

98. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

99. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~112 debug messages>

100. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_FIR.$ternary$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:99$229:
      Old ports: A=8'01111111, B=8'10000000, Y=$flatten\u_FIR.$ternary$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:99$229_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\u_FIR.$ternary$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:99$229_Y [7] $flatten\u_FIR.$ternary$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:99$229_Y [0] }
      New connections: $flatten\u_FIR.$ternary$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:99$229_Y [6:1] = { $flatten\u_FIR.$ternary$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:99$229_Y [0] $flatten\u_FIR.$ternary$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:99$229_Y [0] $flatten\u_FIR.$ternary$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:99$229_Y [0] $flatten\u_FIR.$ternary$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:99$229_Y [0] $flatten\u_FIR.$ternary$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:99$229_Y [0] $flatten\u_FIR.$ternary$/home/designer/shared/FSE-LMS/design/rtl/FIR_t.v:99$229_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$106:
      Old ports: A=25'0111111111111111111111111, B=25'1000000000000000000000000, Y=$flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$106_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$106_Y [24] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$106_Y [0] }
      New connections: $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$106_Y [23:1] = { $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$106_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$106_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$106_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$106_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$106_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$106_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$106_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$106_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$106_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$106_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$106_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$106_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$106_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$106_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$106_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$106_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$106_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$106_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$106_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$106_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$106_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$106_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$106_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$125:
      Old ports: A=25'0111111111111111111111111, B=25'1000000000000000000000000, Y=$flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$125_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$125_Y [24] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$125_Y [0] }
      New connections: $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$125_Y [23:1] = { $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$125_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$125_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$125_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$125_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$125_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$125_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$125_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$125_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$125_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$125_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$125_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$125_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$125_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$125_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$125_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$125_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$125_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$125_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$125_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$125_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$125_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$125_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$125_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$144:
      Old ports: A=25'0111111111111111111111111, B=25'1000000000000000000000000, Y=$flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$144_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$144_Y [24] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$144_Y [0] }
      New connections: $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$144_Y [23:1] = { $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$144_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$144_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$144_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$144_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$144_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$144_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$144_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$144_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$144_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$144_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$144_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$144_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$144_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$144_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$144_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$144_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$144_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$144_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$144_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$144_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$144_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$144_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$144_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$163:
      Old ports: A=25'0111111111111111111111111, B=25'1000000000000000000000000, Y=$flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$163_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$163_Y [24] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$163_Y [0] }
      New connections: $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$163_Y [23:1] = { $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$163_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$163_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$163_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$163_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$163_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$163_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$163_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$163_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$163_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$163_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$163_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$163_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$163_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$163_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$163_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$163_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$163_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$163_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$163_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$163_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$163_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$163_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$163_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$182:
      Old ports: A=25'0111111111111111111111111, B=25'1000000000000000000000000, Y=$flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$182_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$182_Y [24] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$182_Y [0] }
      New connections: $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$182_Y [23:1] = { $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$182_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$182_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$182_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$182_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$182_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$182_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$182_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$182_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$182_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$182_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$182_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$182_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$182_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$182_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$182_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$182_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$182_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$182_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$182_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$182_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$182_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$182_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$182_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$201:
      Old ports: A=25'0111111111111111111111111, B=25'1000000000000000000000000, Y=$flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$201_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$201_Y [24] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$201_Y [0] }
      New connections: $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$201_Y [23:1] = { $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$201_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$201_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$201_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$201_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$201_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$201_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$201_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$201_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$201_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$201_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$201_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$201_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$201_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$201_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$201_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$201_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$201_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$201_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$201_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$201_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$201_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$201_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$201_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$49:
      Old ports: A=25'0111111111111111111111111, B=25'1000000000000000000000000, Y=$flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$49_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$49_Y [24] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$49_Y [0] }
      New connections: $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$49_Y [23:1] = { $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$49_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$49_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$49_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$49_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$49_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$49_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$49_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$49_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$49_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$49_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$49_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$49_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$49_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$49_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$49_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$49_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$49_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$49_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$49_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$49_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$49_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$49_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$49_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$68:
      Old ports: A=25'0111111111111111111111111, B=25'1000000000000000000000000, Y=$flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$68_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$68_Y [24] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$68_Y [0] }
      New connections: $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$68_Y [23:1] = { $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$68_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$68_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$68_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$68_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$68_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$68_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$68_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$68_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$68_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$68_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$68_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$68_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$68_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$68_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$68_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$68_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$68_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$68_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$68_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$68_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$68_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$68_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$68_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$87:
      Old ports: A=25'0111111111111111111111111, B=25'1000000000000000000000000, Y=$flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$87_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$87_Y [24] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$87_Y [0] }
      New connections: $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$87_Y [23:1] = { $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$87_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$87_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$87_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$87_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$87_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$87_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$87_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$87_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$87_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$87_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$87_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$87_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$87_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$87_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$87_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$87_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$87_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$87_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$87_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$87_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$87_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$87_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:122$87_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$113:
      Old ports: A=7'0111111, B=7'1000000, Y=$flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$113_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$113_Y [6] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$113_Y [0] }
      New connections: $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$113_Y [5:1] = { $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$113_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$113_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$113_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$113_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$113_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$132:
      Old ports: A=7'0111111, B=7'1000000, Y=$flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$132_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$132_Y [6] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$132_Y [0] }
      New connections: $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$132_Y [5:1] = { $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$132_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$132_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$132_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$132_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$132_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$151:
      Old ports: A=7'0111111, B=7'1000000, Y=$flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$151_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$151_Y [6] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$151_Y [0] }
      New connections: $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$151_Y [5:1] = { $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$151_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$151_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$151_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$151_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$151_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$170:
      Old ports: A=7'0111111, B=7'1000000, Y=$flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$170_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$170_Y [6] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$170_Y [0] }
      New connections: $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$170_Y [5:1] = { $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$170_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$170_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$170_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$170_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$170_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$189:
      Old ports: A=7'0111111, B=7'1000000, Y=$flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$189_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$189_Y [6] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$189_Y [0] }
      New connections: $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$189_Y [5:1] = { $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$189_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$189_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$189_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$189_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$189_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$208:
      Old ports: A=7'0111111, B=7'1000000, Y=$flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$208_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$208_Y [6] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$208_Y [0] }
      New connections: $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$208_Y [5:1] = { $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$208_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$208_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$208_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$208_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$208_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$56:
      Old ports: A=7'0111111, B=7'1000000, Y=$flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$56_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$56_Y [6] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$56_Y [0] }
      New connections: $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$56_Y [5:1] = { $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$56_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$56_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$56_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$56_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$56_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$75:
      Old ports: A=7'0111111, B=7'1000000, Y=$flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$75_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$75_Y [6] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$75_Y [0] }
      New connections: $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$75_Y [5:1] = { $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$75_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$75_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$75_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$75_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$75_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$94:
      Old ports: A=7'0111111, B=7'1000000, Y=$flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$94_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$94_Y [6] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$94_Y [0] }
      New connections: $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$94_Y [5:1] = { $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$94_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$94_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$94_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$94_Y [0] $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:125$94_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_LMS.$ternary$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:77$28:
      Old ports: A=7'0100000, B=7'1100000, Y=\u_LMS.d_e
      New ports: A=1'0, B=1'1, Y=\u_LMS.d_e [6]
      New connections: \u_LMS.d_e [5:0] = 6'100000
    Consolidated identical input bits for $mux cell $flatten\u_spi_slave.$procmux$324:
      Old ports: A={ \u_spi_slave.tx_shift [14:0] 1'0 }, B={ \u_spi_slave.data_in 8'00000000 }, Y=$flatten\u_spi_slave.$procmux$324_Y
      New ports: A=\u_spi_slave.tx_shift [14:0], B={ \u_spi_slave.data_in 7'0000000 }, Y=$flatten\u_spi_slave.$procmux$324_Y [15:1]
      New connections: $flatten\u_spi_slave.$procmux$324_Y [0] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_spi_slave.$procmux$327:
      Old ports: A=$flatten\u_spi_slave.$procmux$324_Y, B=16'0000000000000000, Y=$flatten\u_spi_slave.$0\tx_shift[15:0]
      New ports: A=$flatten\u_spi_slave.$procmux$324_Y [15:1], B=15'000000000000000, Y=$flatten\u_spi_slave.$0\tx_shift[15:0] [15:1]
      New connections: $flatten\u_spi_slave.$0\tx_shift[15:0] [0] = 1'0
  Optimizing cells in module \top.
Performed a total of 22 changes.

101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

102. Executing OPT_SHARE pass.

103. Executing OPT_DFF pass (perform DFF optimizations).

104. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

105. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

106. Rerunning OPT passes. (Maybe there is more to doâ€¦)

107. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~110 debug messages>

108. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

109. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

110. Executing OPT_SHARE pass.

111. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$1185 ($adffe) from module top.

112. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

113. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

114. Rerunning OPT passes. (Maybe there is more to doâ€¦)

115. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~110 debug messages>

116. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_spi_slave.$procmux$324:
      Old ports: A={ \u_spi_slave.tx_shift [14:1] 1'0 }, B={ \u_spi_slave.data_in 7'0000000 }, Y=$flatten\u_spi_slave.$procmux$324_Y [15:1]
      New ports: A=\u_spi_slave.tx_shift [14:1], B={ \u_spi_slave.data_in 6'000000 }, Y=$flatten\u_spi_slave.$procmux$324_Y [15:2]
      New connections: $flatten\u_spi_slave.$procmux$324_Y [1] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_spi_slave.$procmux$327:
      Old ports: A=$flatten\u_spi_slave.$procmux$324_Y [15:1], B=15'000000000000000, Y=$flatten\u_spi_slave.$0\tx_shift[15:0] [15:1]
      New ports: A=$flatten\u_spi_slave.$procmux$324_Y [15:2], B=14'00000000000000, Y=$flatten\u_spi_slave.$0\tx_shift[15:0] [15:2]
      New connections: $flatten\u_spi_slave.$0\tx_shift[15:0] [1] = 1'0
  Optimizing cells in module \top.
Performed a total of 2 changes.

117. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

118. Executing OPT_SHARE pass.

119. Executing OPT_DFF pass (perform DFF optimizations).

120. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

121. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

122. Rerunning OPT passes. (Maybe there is more to doâ€¦)

123. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~110 debug messages>

124. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

125. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

126. Executing OPT_SHARE pass.

127. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$1527 ($adffe) from module top.

128. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

129. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

130. Rerunning OPT passes. (Maybe there is more to doâ€¦)

131. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~110 debug messages>

132. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_spi_slave.$procmux$324:
      Old ports: A={ \u_spi_slave.tx_shift [14:2] 1'0 }, B={ \u_spi_slave.data_in 6'000000 }, Y=$flatten\u_spi_slave.$procmux$324_Y [15:2]
      New ports: A=\u_spi_slave.tx_shift [14:2], B={ \u_spi_slave.data_in 5'00000 }, Y=$flatten\u_spi_slave.$procmux$324_Y [15:3]
      New connections: $flatten\u_spi_slave.$procmux$324_Y [2] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_spi_slave.$procmux$327:
      Old ports: A=$flatten\u_spi_slave.$procmux$324_Y [15:2], B=14'00000000000000, Y=$flatten\u_spi_slave.$0\tx_shift[15:0] [15:2]
      New ports: A=$flatten\u_spi_slave.$procmux$324_Y [15:3], B=13'0000000000000, Y=$flatten\u_spi_slave.$0\tx_shift[15:0] [15:3]
      New connections: $flatten\u_spi_slave.$0\tx_shift[15:0] [2] = 1'0
  Optimizing cells in module \top.
Performed a total of 2 changes.

133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

134. Executing OPT_SHARE pass.

135. Executing OPT_DFF pass (perform DFF optimizations).

136. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

137. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

138. Rerunning OPT passes. (Maybe there is more to doâ€¦)

139. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~110 debug messages>

140. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

141. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

142. Executing OPT_SHARE pass.

143. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$1528 ($adffe) from module top.

144. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

145. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

146. Rerunning OPT passes. (Maybe there is more to doâ€¦)

147. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~110 debug messages>

148. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_spi_slave.$procmux$324:
      Old ports: A={ \u_spi_slave.tx_shift [14:3] 1'0 }, B={ \u_spi_slave.data_in 5'00000 }, Y=$flatten\u_spi_slave.$procmux$324_Y [15:3]
      New ports: A=\u_spi_slave.tx_shift [14:3], B={ \u_spi_slave.data_in 4'0000 }, Y=$flatten\u_spi_slave.$procmux$324_Y [15:4]
      New connections: $flatten\u_spi_slave.$procmux$324_Y [3] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_spi_slave.$procmux$327:
      Old ports: A=$flatten\u_spi_slave.$procmux$324_Y [15:3], B=13'0000000000000, Y=$flatten\u_spi_slave.$0\tx_shift[15:0] [15:3]
      New ports: A=$flatten\u_spi_slave.$procmux$324_Y [15:4], B=12'000000000000, Y=$flatten\u_spi_slave.$0\tx_shift[15:0] [15:4]
      New connections: $flatten\u_spi_slave.$0\tx_shift[15:0] [3] = 1'0
  Optimizing cells in module \top.
Performed a total of 2 changes.

149. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

150. Executing OPT_SHARE pass.

151. Executing OPT_DFF pass (perform DFF optimizations).

152. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

153. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

154. Rerunning OPT passes. (Maybe there is more to doâ€¦)

155. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~110 debug messages>

156. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

157. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

158. Executing OPT_SHARE pass.

159. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$1529 ($adffe) from module top.

160. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

161. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

162. Rerunning OPT passes. (Maybe there is more to doâ€¦)

163. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~110 debug messages>

164. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_spi_slave.$procmux$324:
      Old ports: A={ \u_spi_slave.tx_shift [14:4] 1'0 }, B={ \u_spi_slave.data_in 4'0000 }, Y=$flatten\u_spi_slave.$procmux$324_Y [15:4]
      New ports: A=\u_spi_slave.tx_shift [14:4], B={ \u_spi_slave.data_in 3'000 }, Y=$flatten\u_spi_slave.$procmux$324_Y [15:5]
      New connections: $flatten\u_spi_slave.$procmux$324_Y [4] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_spi_slave.$procmux$327:
      Old ports: A=$flatten\u_spi_slave.$procmux$324_Y [15:4], B=12'000000000000, Y=$flatten\u_spi_slave.$0\tx_shift[15:0] [15:4]
      New ports: A=$flatten\u_spi_slave.$procmux$324_Y [15:5], B=11'00000000000, Y=$flatten\u_spi_slave.$0\tx_shift[15:0] [15:5]
      New connections: $flatten\u_spi_slave.$0\tx_shift[15:0] [4] = 1'0
  Optimizing cells in module \top.
Performed a total of 2 changes.

165. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

166. Executing OPT_SHARE pass.

167. Executing OPT_DFF pass (perform DFF optimizations).

168. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

169. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

170. Rerunning OPT passes. (Maybe there is more to doâ€¦)

171. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~110 debug messages>

172. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

173. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

174. Executing OPT_SHARE pass.

175. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$1530 ($adffe) from module top.

176. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

177. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

178. Rerunning OPT passes. (Maybe there is more to doâ€¦)

179. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~110 debug messages>

180. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_spi_slave.$procmux$324:
      Old ports: A={ \u_spi_slave.tx_shift [14:5] 1'0 }, B={ \u_spi_slave.data_in 3'000 }, Y=$flatten\u_spi_slave.$procmux$324_Y [15:5]
      New ports: A=\u_spi_slave.tx_shift [14:5], B={ \u_spi_slave.data_in 2'00 }, Y=$flatten\u_spi_slave.$procmux$324_Y [15:6]
      New connections: $flatten\u_spi_slave.$procmux$324_Y [5] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_spi_slave.$procmux$327:
      Old ports: A=$flatten\u_spi_slave.$procmux$324_Y [15:5], B=11'00000000000, Y=$flatten\u_spi_slave.$0\tx_shift[15:0] [15:5]
      New ports: A=$flatten\u_spi_slave.$procmux$324_Y [15:6], B=10'0000000000, Y=$flatten\u_spi_slave.$0\tx_shift[15:0] [15:6]
      New connections: $flatten\u_spi_slave.$0\tx_shift[15:0] [5] = 1'0
  Optimizing cells in module \top.
Performed a total of 2 changes.

181. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

182. Executing OPT_SHARE pass.

183. Executing OPT_DFF pass (perform DFF optimizations).

184. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

185. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

186. Rerunning OPT passes. (Maybe there is more to doâ€¦)

187. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~110 debug messages>

188. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

189. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

190. Executing OPT_SHARE pass.

191. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$1531 ($adffe) from module top.

192. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

193. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

194. Rerunning OPT passes. (Maybe there is more to doâ€¦)

195. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~110 debug messages>

196. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_spi_slave.$procmux$324:
      Old ports: A={ \u_spi_slave.tx_shift [14:6] 1'0 }, B={ \u_spi_slave.data_in 2'00 }, Y=$flatten\u_spi_slave.$procmux$324_Y [15:6]
      New ports: A=\u_spi_slave.tx_shift [14:6], B={ \u_spi_slave.data_in 1'0 }, Y=$flatten\u_spi_slave.$procmux$324_Y [15:7]
      New connections: $flatten\u_spi_slave.$procmux$324_Y [6] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_spi_slave.$procmux$327:
      Old ports: A=$flatten\u_spi_slave.$procmux$324_Y [15:6], B=10'0000000000, Y=$flatten\u_spi_slave.$0\tx_shift[15:0] [15:6]
      New ports: A=$flatten\u_spi_slave.$procmux$324_Y [15:7], B=9'000000000, Y=$flatten\u_spi_slave.$0\tx_shift[15:0] [15:7]
      New connections: $flatten\u_spi_slave.$0\tx_shift[15:0] [6] = 1'0
  Optimizing cells in module \top.
Performed a total of 2 changes.

197. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

198. Executing OPT_SHARE pass.

199. Executing OPT_DFF pass (perform DFF optimizations).

200. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

201. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

202. Rerunning OPT passes. (Maybe there is more to doâ€¦)

203. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~110 debug messages>

204. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

205. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

206. Executing OPT_SHARE pass.

207. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$1532 ($adffe) from module top.

208. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

209. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

210. Rerunning OPT passes. (Maybe there is more to doâ€¦)

211. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~110 debug messages>

212. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_spi_slave.$procmux$324:
      Old ports: A={ \u_spi_slave.tx_shift [14:7] 1'0 }, B={ \u_spi_slave.data_in 1'0 }, Y=$flatten\u_spi_slave.$procmux$324_Y [15:7]
      New ports: A=\u_spi_slave.tx_shift [14:7], B=\u_spi_slave.data_in, Y=$flatten\u_spi_slave.$procmux$324_Y [15:8]
      New connections: $flatten\u_spi_slave.$procmux$324_Y [7] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_spi_slave.$procmux$327:
      Old ports: A=$flatten\u_spi_slave.$procmux$324_Y [15:7], B=9'000000000, Y=$flatten\u_spi_slave.$0\tx_shift[15:0] [15:7]
      New ports: A=$flatten\u_spi_slave.$procmux$324_Y [15:8], B=8'00000000, Y=$flatten\u_spi_slave.$0\tx_shift[15:0] [15:8]
      New connections: $flatten\u_spi_slave.$0\tx_shift[15:0] [7] = 1'0
  Optimizing cells in module \top.
Performed a total of 2 changes.

213. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

214. Executing OPT_SHARE pass.

215. Executing OPT_DFF pass (perform DFF optimizations).

216. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

217. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

218. Rerunning OPT passes. (Maybe there is more to doâ€¦)

219. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~110 debug messages>

220. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

221. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

222. Executing OPT_SHARE pass.

223. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$1533 ($adffe) from module top.

224. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

225. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

226. Rerunning OPT passes. (Maybe there is more to doâ€¦)

227. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~110 debug messages>

228. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

229. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

230. Executing OPT_SHARE pass.

231. Executing OPT_DFF pass (perform DFF optimizations).

232. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

233. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

234. Executing TECHMAP pass (map to technology primitives).

234.1. Executing Verilog-2005 frontend: /nix/store/zlx8k2adfi2x3iglj8r5wkb3fg9k6s2f-yosys-0.60/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/zlx8k2adfi2x3iglj8r5wkb3fg9k6s2f-yosys-0.60/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /nix/store/zlx8k2adfi2x3iglj8r5wkb3fg9k6s2f-yosys-0.60/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

234.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$6412f7f13655de512a17af2c71a87b50b4a57324\_90_alu for cells of type $alu.
Using template $paramod$7f337a33b3d93a8c5c00799189b1e6436d59d361\_90_alu for cells of type $alu.
Using template $paramod$0210e37e25203e3003bd08e0a9a497c3bbf53a8a\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc_v2.
  add \u_FIR.x_reg * \u_FIR.w[7] (8x7 bits, signed)
  add \u_FIR.sum[0] [14:0] (15 bits, signed)
  add \u_FIR.x_reg * \u_FIR.w[6] (8x7 bits, signed)
  add \u_FIR.sum[1] (19 bits, signed)
  add \u_FIR.x_reg * \u_FIR.w[5] (8x7 bits, signed)
  add \u_FIR.sum[2] (19 bits, signed)
  add \u_FIR.x_reg * \u_FIR.w[4] (8x7 bits, signed)
  add \u_FIR.sum[3] (19 bits, signed)
  add \u_FIR.x_reg * \u_FIR.w[3] (8x7 bits, signed)
  add \u_FIR.sum[4] (19 bits, signed)
  add \u_FIR.x_reg * \u_FIR.w[2] (8x7 bits, signed)
  add \u_FIR.sum[5] (19 bits, signed)
  add \u_FIR.x_reg * \u_FIR.w[1] (8x7 bits, signed)
  add \u_FIR.sum[6] (19 bits, signed)
  add \u_FIR.x_reg * \u_FIR.w[0] (8x7 bits, signed)
  add \u_FIR.sum[7] (19 bits, signed)
  add \u_FIR.x_reg * \u_FIR.w[8] (8x7 bits, signed)
  add { $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$116_Y [24] $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$116_Y [13:2] } * \u_LMS.x_r[0] (13x8 bits, signed)
  add { $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$116_Y [24] $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$116_Y [13:2] } * \u_LMS.x_r[8] (13x8 bits, signed)
  add { $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$116_Y [24] $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$116_Y [13:2] } * \u_LMS.x_r[7] (13x8 bits, signed)
  add { $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$116_Y [24] $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$116_Y [13:2] } * \u_LMS.x_r[6] (13x8 bits, signed)
  add { $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$116_Y [24] $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$116_Y [13:2] } * \u_LMS.x_r[5] (13x8 bits, signed)
  add { $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$116_Y [24] $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$116_Y [13:2] } * \u_LMS.x_r[3] (13x8 bits, signed)
  add { $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$116_Y [24] $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$116_Y [13:2] } * \u_LMS.x_r[2] (13x8 bits, signed)
  add { $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$116_Y [24] $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$116_Y [13:2] } * \u_LMS.x_r[1] (13x8 bits, signed)
  add { $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$116_Y [24] $flatten\u_LMS.$mul$/home/designer/shared/FSE-LMS/design/rtl/LMS.v:119$116_Y [13:2] } * \u_LMS.x_r[4] (13x8 bits, signed)
  add \u_LMS.e * { 1'0 \u_LMS.mu [4] 1'0 \u_LMS.mu [2] } (9x4 bits, signed)
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $tribuf.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$b8765a8123741d1543ecc993bbc61eeed6ca73ea\_90_pmux for cells of type $pmux.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001101 for cells of type $fa.
Using template $paramod$2780480d52179e2db572a6e5133edf36e733d32e\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010101 for cells of type $fa.
Using template $paramod$950cc9f9d9b07c09d0ee4a231126f2c8a3c4f78a\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001111 for cells of type $fa.
Using template $paramod$67e8f4b8dba01cd3d8fc718acd02276257d102de\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010011 for cells of type $fa.
Using template $paramod$4e6ee5eb737cf7428f8e246e911ae1dac9ae2979\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010000 for cells of type $fa.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000011000 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000011000 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100000 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001001 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010011 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010101 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001101 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
No more expansions possible.
<suppressed ~5954 debug messages>

235. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~7410 debug messages>

236. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~7524 debug messages>
Removed a total of 2508 cells.

237. Executing OPT_DFF pass (perform DFF optimizations).

238. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1160 unused cells and 3396 unused wires.
<suppressed ~1161 debug messages>

239. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

240. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

241. Executing OPT_DFF pass (perform DFF optimizations).

242. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

243. Executing ABC pass (technology mapping using ABC).

243.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Replacing 117 occurrences of constant undef bits with constant zero bits

243.1.1. Executed ABC.
Extracted 14102 gates and 14877 wires to a netlist network with 773 inputs and 557 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Jan  1 1980 00:00:00)
ABC: abc 01> abc 01> + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /tmp/yosys-abc-xXLv5i/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 
ABC: 

243.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      721
ABC RESULTS:            ANDNOT cells:     5268
ABC RESULTS:               MUX cells:      426
ABC RESULTS:              NAND cells:      333
ABC RESULTS:               NOR cells:      820
ABC RESULTS:               NOT cells:      668
ABC RESULTS:                OR cells:     1503
ABC RESULTS:             ORNOT cells:      599
ABC RESULTS:              XNOR cells:     1420
ABC RESULTS:               XOR cells:     2857
ABC RESULTS:        internal signals:    13547
ABC RESULTS:           input signals:      773
ABC RESULTS:          output signals:      557
Removing temp directory.
** cmd error: unknown command 'abc'
(this is likely caused by using an alias defined in "abc.rc"
without having this file in the current or parent directory)
Removing global temp directory.

244. Executing OPT pass (performing simple optimizations).

244.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~7 debug messages>

244.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

244.3. Executing OPT_DFF pass (perform DFF optimizations).

244.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3775 unused wires.
<suppressed ~13 debug messages>

244.5. Finished fast OPT passes.

245. Executing HIERARCHY pass (managing design hierarchy).

245.1. Analyzing design hierarchy..
Top module:  \top

245.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

246. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

247. Printing statistics.

=== top ===

        +----------Local Count, excluding submodules.
        | 
    14610 wires
    17464 wire bits
      281 public wires
     2498 public wire bits
        8 ports
        8 port bits
    15437 cells
     5268   $_ANDNOT_
      721   $_AND_
       12   $_DFFE_NN0P_
      183   $_DFFE_PN0P_
        9   $_DFFE_PP_
        1   $_DFF_NN0_
       20   $_DFF_PN0_
        3   $_DFF_PN1_
        1   $_DFF_P_
      426   $_MUX_
      333   $_NAND_
      820   $_NOR_
      668   $_NOT_
      599   $_ORNOT_
     1503   $_OR_
      478   $_SDFFE_PN0P_
        1   $_SDFFE_PN1P_
       94   $_SDFFE_PP0P_
        1   $_SDFF_PN0_
        1   $_SDFF_PP0_
        1   $_TBUF_
     1420   $_XNOR_
     2857   $_XOR_
       17   $scopeinfo

248. Executing OPT pass (performing simple optimizations).

248.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

248.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

248.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

248.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

248.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

248.6. Executing OPT_DFF pass (perform DFF optimizations).

248.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

248.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

248.9. Finished fast OPT passes. (There is nothing left to do.)

249. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 17 unused cells and 174 unused wires.
<suppressed ~191 debug messages>
{
   "creator": "Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 21.1.2 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/tmp/c6b28d484e704b0792b3e697860e92ed.lib -liberty /home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/tmp/2fe77de45b57496587a1153ee5f20a51.lib ",
   "modules": {
      "\\top": {
         "num_wires":         14436,
         "num_wire_bits":     16211,
         "num_pub_wires":     107,
         "num_pub_wire_bits": 1245,
         "num_ports":         8,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         15420,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$_ANDNOT_": 5268,
            "$_AND_": 721,
            "$_DFFE_NN0P_": 12,
            "$_DFFE_PN0P_": 183,
            "$_DFFE_PP_": 9,
            "$_DFF_NN0_": 1,
            "$_DFF_PN0_": 20,
            "$_DFF_PN1_": 3,
            "$_DFF_P_": 1,
            "$_MUX_": 426,
            "$_NAND_": 333,
            "$_NOR_": 820,
            "$_NOT_": 668,
            "$_ORNOT_": 599,
            "$_OR_": 1503,
            "$_SDFFE_PN0P_": 478,
            "$_SDFFE_PN1P_": 1,
            "$_SDFFE_PP0P_": 94,
            "$_SDFF_PN0_": 1,
            "$_SDFF_PP0_": 1,
            "$_TBUF_": 1,
            "$_XNOR_": 1420,
            "$_XOR_": 2857
         }
      }
   },
      "design": {
         "num_wires":         14436,
         "num_wire_bits":     16211,
         "num_pub_wires":     107,
         "num_pub_wire_bits": 1245,
         "num_ports":         8,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         15420,
         "num_submodules":       0,
         "num_cells_by_type": {
            "$_ANDNOT_": 5268,
            "$_AND_": 721,
            "$_DFFE_NN0P_": 12,
            "$_DFFE_PN0P_": 183,
            "$_DFFE_PP_": 9,
            "$_DFF_NN0_": 1,
            "$_DFF_PN0_": 20,
            "$_DFF_PN1_": 3,
            "$_DFF_P_": 1,
            "$_MUX_": 426,
            "$_NAND_": 333,
            "$_NOR_": 820,
            "$_NOT_": 668,
            "$_ORNOT_": 599,
            "$_OR_": 1503,
            "$_SDFFE_PN0P_": 478,
            "$_SDFFE_PN1P_": 1,
            "$_SDFFE_PP0P_": 94,
            "$_SDFF_PN0_": 1,
            "$_SDFF_PP0_": 1,
            "$_TBUF_": 1,
            "$_XNOR_": 1420,
            "$_XOR_": 2857
         }
      }
}

250. Printing statistics.

=== top ===

        +----------Local Count, excluding submodules.
        | 
    14436 wires
    16211 wire bits
      107 public wires
     1245 public wire bits
        8 ports
        8 port bits
    15420 cells
     5268   $_ANDNOT_
      721   $_AND_
       12   $_DFFE_NN0P_
      183   $_DFFE_PN0P_
        9   $_DFFE_PP_
        1   $_DFF_NN0_
       20   $_DFF_PN0_
        3   $_DFF_PN1_
        1   $_DFF_P_
      426   $_MUX_
      333   $_NAND_
      820   $_NOR_
      668   $_NOT_
      599   $_ORNOT_
     1503   $_OR_
      478   $_SDFFE_PN0P_
        1   $_SDFFE_PN1P_
       94   $_SDFFE_PP0P_
        1   $_SDFF_PN0_
        1   $_SDFF_PP0_
        1   $_TBUF_
     1420   $_XNOR_
     2857   $_XOR_

   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_DFFE_NN0P_ is unknown!
   Area for cell type $_DFFE_PN0P_ is unknown!
   Area for cell type $_DFFE_PP_ is unknown!
   Area for cell type $_DFF_NN0_ is unknown!
   Area for cell type $_DFF_PN0_ is unknown!
   Area for cell type $_DFF_PN1_ is unknown!
   Area for cell type $_DFF_P_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_NOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_SDFFE_PN0P_ is unknown!
   Area for cell type $_SDFFE_PN1P_ is unknown!
   Area for cell type $_SDFFE_PP0P_ is unknown!
   Area for cell type $_SDFF_PN0_ is unknown!
   Area for cell type $_SDFF_PP0_ is unknown!
   Area for cell type $_TBUF_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_XOR_ is unknown!

[INFO] Applying tri-state buffer mapping from '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/tribuff_map.v'â€¦

251. Executing TECHMAP pass (map to technology primitives).

251.1. Executing Verilog-2005 frontend: /opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/tribuff_map.v
Parsing Verilog input from `/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/tribuff_map.v' to AST representation.
verilog frontend filename /opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/tribuff_map.v
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

251.2. Continuing TECHMAP pass.
Using template \$_TBUF_ for cells of type $_TBUF_.
No more expansions possible.
<suppressed ~4 debug messages>

252. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$techmap$auto$simplemap.cc:331:simplemap_tribuf$3436.$not$/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/tribuff_map.v:5$44289 ($not).
[INFO] Applying latch mapping from '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/latch_map.v'â€¦

253. Executing TECHMAP pass (map to technology primitives).

253.1. Executing Verilog-2005 frontend: /opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/latch_map.v
Parsing Verilog input from `/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/latch_map.v' to AST representation.
verilog frontend filename /opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/latch_map.v
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Successfully finished Verilog frontend.

253.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

254. Executing SIMPLEMAP pass (map simple cells to gate primitives).

255. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sg13g2_dfrbpq_1 (noninv, pins=4, area=48.99) is a direct match for cell type $_DFF_PN0_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    unmapped dff cell: $_DFF_P_
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sg13g2_dfrbpq_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    unmapped dff cell: $_DFF_PN1_
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFE_NN_
    unmapped dff cell: $_DFFE_NP_
    unmapped dff cell: $_DFFE_PN_
    unmapped dff cell: $_DFFE_PP_
    unmapped dff cell: $_DFFSR_NNN_
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

255.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
<suppressed ~4 debug messages>
Mapping DFF cells in module `\top':
  mapped 804 $_DFF_PN0_ cells to \sg13g2_dfrbpq_1 cells.
{
   "creator": "Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 21.1.2 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/tmp/c6b28d484e704b0792b3e697860e92ed.lib -liberty /home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/tmp/2fe77de45b57496587a1153ee5f20a51.lib ",
   "modules": {
      "\\top": {
         "num_wires":         15811,
         "num_wire_bits":     17586,
         "num_pub_wires":     107,
         "num_pub_wire_bits": 1245,
         "num_ports":         8,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         16792,
         "num_submodules":       0,
         "area":              39405.139200,
         "sequential_area":    39386.995200,
         "num_cells_by_type": {
            "$_ANDNOT_": 5268,
            "$_AND_": 721,
            "$_MUX_": 1778,
            "$_NAND_": 333,
            "$_NOR_": 820,
            "$_NOT_": 688,
            "$_ORNOT_": 599,
            "$_OR_": 1503,
            "$_XNOR_": 1420,
            "$_XOR_": 2857,
            "sg13g2_dfrbpq_1": 804,
            "sg13g2_ebufn_2": 1
         }
      }
   },
      "design": {
         "num_wires":         15811,
         "num_wire_bits":     17586,
         "num_pub_wires":     107,
         "num_pub_wire_bits": 1245,
         "num_ports":         8,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         16792,
         "num_submodules":       0,
         "area":              39405.139200,
         "sequential_area":    39386.995200,
         "num_cells_by_type": {
            "$_ANDNOT_": 5268,
            "$_AND_": 721,
            "$_MUX_": 1778,
            "$_NAND_": 333,
            "$_NOR_": 820,
            "$_NOT_": 688,
            "$_ORNOT_": 599,
            "$_OR_": 1503,
            "$_XNOR_": 1420,
            "$_XOR_": 2857,
            "sg13g2_dfrbpq_1": 804,
            "sg13g2_ebufn_2": 1
         }
      }
}

256. Printing statistics.

=== top ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
    15811        - wires
    17586        - wire bits
      107        - public wires
     1245        - public wire bits
        8        - ports
        8        - port bits
    16792 3.94E+04 cells
     5268        -   $_ANDNOT_
      721        -   $_AND_
     1778        -   $_MUX_
      333        -   $_NAND_
      820        -   $_NOR_
      688        -   $_NOT_
      599        -   $_ORNOT_
     1503        -   $_OR_
     1420        -   $_XNOR_
     2857        -   $_XOR_
      804 3.94E+04   sg13g2_dfrbpq_1
        1   18.144   sg13g2_ebufn_2

   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_NOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_XOR_ is unknown!

   Chip area for module '\top': 39405.139200
     of which used for sequential elements: 39386.995200 (99.95%)

[INFO] Using generated ABC script '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/06-yosys-synthesis/AREA_0.abc'â€¦

257. Executing ABC pass (technology mapping using ABC).

257.1. Extracting gate netlist of module `\top' to `/tmp/yosys-abc-kq22uA/input.blif'..

257.1.1. Executed ABC.
Extracted 15987 gates and 16798 wires to a netlist network with 809 inputs and 817 outputs.
Running ABC script: /tmp/yosys-abc-kq22uA/abc.script
ABC: UC Berkeley, ABC 1.01 (compiled Jan  1 1980 00:00:00)
ABC: abc 01> abc 01> + read_blif /tmp/yosys-abc-kq22uA/input.blif 
ABC: + read_lib -w /home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/tmp/c6b28d484e704b0792b3e697860e92ed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.01 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_antennanp" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_decap_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbpq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dfrbpq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhr_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dlhrq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllr_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_dllrq_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sg13g2_einvn_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_fill_8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbpq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sg13g2_sdfrbpq_2".
ABC: Library "sg13g2_stdcell_typ_1p20V_25C" from "/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/tmp/c6b28d484e704b0792b3e697860e92ed.lib" has 54 cells (25 skipped: 12 seq; 6 tri-state; 0 no func; 7 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.01 sec
ABC: Memory =    2.63 MB. Time =     0.01 sec
ABC: + read_lib -m -w /home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/tmp/2fe77de45b57496587a1153ee5f20a51.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadIOVdd" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadIOVss" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadIn" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadInOut16mA" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadInOut30mA" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadInOut4mA" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadOut16mA" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadOut30mA" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadOut4mA" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadTriOut16mA" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadTriOut30mA" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadTriOut4mA" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadVdd" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadVss" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sg13g2_IOPadAnalog" due to dont_use attribute.
ABC: Library "sg13g2_io_typ_1p2V_3p3V_25C" from "/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/tmp/2fe77de45b57496587a1153ee5f20a51.lib" has 0 cells (15 skipped: 0 seq; 0 tri-state; 4 no func; 11 dont_use; 0 with 2 outputs; 0 with 3+ outputs).  Time =     0.00 sec
ABC: Memory =    0.38 MB. Time =     0.00 sec
ABC: Updated library "sg13g2_stdcell_typ_1p20V_25C" with additional 0 cells from library "sg13g2_io_typ_1p2V_3p3V_25C".
ABC: + read_constr -v /home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sg13g2_buf_4/X".
ABC: Setting output load to be 6.000000.
ABC: + source /home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sg13g2_buf_4/X) in the library.
ABC: WireLoad = "none"  Gates =  11195 (  3.6 %)   Cap =  8.1 ff (  1.5 %)   Area =   115216.13 ( 97.0 %)   Delay =  7831.33 ps  ( 17.2 %)               
ABC: Path  0 --     437 : 0    3 pi             A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =   9.1 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    6578 : 3    1 sg13g2_and3_1  A =  12.70  Df = 103.3  -38.4 ps  S =  32.7 ps  Cin =  2.5 ff  Cout =   3.2 ff  Cmax = 300.0 ff  G =  120  
ABC: Path  2 --    6580 : 4    6 sg13g2_a22oi_1 A =  10.85  Df = 391.5 -119.1 ps  S = 254.8 ps  Cin =  3.1 ff  Cout =  26.3 ff  Cmax = 300.0 ff  G =  848  
ABC: Path  3 --    6585 : 3    8 sg13g2_mux2_1  A =  18.14  Df = 648.4 -122.2 ps  S = 107.3 ps  Cin =  3.6 ff  Cout =  23.2 ff  Cmax = 300.0 ff  G =  636  
ABC: Path  4 --    6610 : 2   79 sg13g2_and2_1  A =   9.07  Df =1317.6  -65.6 ps  S = 999.5 ps  Cin =  2.5 ff  Cout = 245.9 ff  Cmax = 300.0 ff  G = 9302  
ABC: Path  5 --    6613 : 3    3 sg13g2_and3_1  A =  12.70  Df =1634.3 -113.1 ps  S =  88.8 ps  Cin =  2.5 ff  Cout =  13.4 ff  Cmax = 300.0 ff  G =  524  
ABC: Path  6 --    6755 : 2  106 sg13g2_xor2_1  A =  14.52  Df =3616.0 -782.2 ps  S =2669.2 ps  Cin =  5.4 ff  Cout = 326.5 ff  Cmax = 300.0 ff  G = 5810  
ABC: Path  7 --   11885 : 4    4 sg13g2_nand4_1 A =  10.89  Df =4155.6 -948.8 ps  S = 438.0 ps  Cin =  3.0 ff  Cout =  14.5 ff  Cmax = 300.0 ff  G =  480  
ABC: Path  8 --   11911 : 2    1 sg13g2_nand2_1 A =   7.26  Df =4260.1 -141.3 ps  S =  96.9 ps  Cin =  2.9 ff  Cout =   5.2 ff  Cmax = 300.0 ff  G =  175  
ABC: Path  9 --   11913 : 2    2 sg13g2_xor2_1  A =  14.52  Df =4411.6 -161.8 ps  S = 107.9 ps  Cin =  5.4 ff  Cout =   8.7 ff  Cmax = 300.0 ff  G =  155  
ABC: Path 10 --   11914 : 2    2 sg13g2_xor2_1  A =  14.52  Df =4565.1 -189.5 ps  S = 100.3 ps  Cin =  5.4 ff  Cout =   8.6 ff  Cmax = 300.0 ff  G =  156  
ABC: Path 11 --   11925 : 2    2 sg13g2_xnor2_1 A =  14.52  Df =4706.4 -203.0 ps  S = 101.8 ps  Cin =  5.4 ff  Cout =   8.1 ff  Cmax = 300.0 ff  G =  149  
ABC: Path 12 --   11945 : 2    2 sg13g2_xor2_1  A =  14.52  Df =4862.1 -232.0 ps  S = 119.3 ps  Cin =  5.4 ff  Cout =   8.6 ff  Cmax = 300.0 ff  G =  154  
ABC: Path 13 --   11946 : 3    2 sg13g2_o21ai_1 A =   9.07  Df =4959.2 -186.3 ps  S = 121.9 ps  Cin =  3.3 ff  Cout =   7.5 ff  Cmax = 300.0 ff  G =  223  
ABC: Path 14 --   11947 : 2    2 sg13g2_nor2b_1 A =   9.07  Df =5056.4  -56.0 ps  S =  97.2 ps  Cin =  2.6 ff  Cout =   8.6 ff  Cmax = 300.0 ff  G =  332  
ABC: Path 15 --   11949 : 3    2 sg13g2_a21oi_1 A =   9.07  Df =5162.8   -2.5 ps  S = 105.0 ps  Cin =  3.0 ff  Cout =   9.1 ff  Cmax = 300.0 ff  G =  301  
ABC: Path 16 --   11952 : 3    2 sg13g2_o21ai_1 A =   9.07  Df =5304.7  -31.2 ps  S = 124.0 ps  Cin =  3.3 ff  Cout =   8.6 ff  Cmax = 300.0 ff  G =  261  
ABC: Path 17 --   11954 : 3    2 sg13g2_a21oi_1 A =   9.07  Df =5420.0  -30.7 ps  S = 104.9 ps  Cin =  3.0 ff  Cout =   9.1 ff  Cmax = 300.0 ff  G =  301  
ABC: Path 18 --   11957 : 3    3 sg13g2_o21ai_1 A =   9.07  Df =5587.1  -73.9 ps  S = 151.6 ps  Cin =  3.3 ff  Cout =  11.6 ff  Cmax = 300.0 ff  G =  348  
ABC: Path 19 --   11973 : 3    2 sg13g2_nand3_1 A =   9.07  Df =5701.0 -123.3 ps  S =  91.4 ps  Cin =  3.0 ff  Cout =   5.6 ff  Cmax = 300.0 ff  G =  187  
ABC: Path 20 --   11981 : 3    1 sg13g2_a21oi_1 A =   9.07  Df =5784.4 -145.2 ps  S =  56.8 ps  Cin =  3.0 ff  Cout =   3.1 ff  Cmax = 300.0 ff  G =  102  
ABC: Path 21 --   11983 : 2    2 sg13g2_nor2_1  A =   7.26  Df =5843.6 -105.2 ps  S =  97.4 ps  Cin =  3.0 ff  Cout =   9.2 ff  Cmax = 300.0 ff  G =  300  
ABC: Path 22 --   11985 : 3    2 sg13g2_o21ai_1 A =   9.07  Df =5970.3 -132.4 ps  S = 128.2 ps  Cin =  3.3 ff  Cout =   9.2 ff  Cmax = 300.0 ff  G =  270  
ABC: Path 23 --   11986 : 3    1 sg13g2_o21ai_1 A =   9.07  Df =6061.6 -107.1 ps  S = 100.9 ps  Cin =  3.3 ff  Cout =   5.8 ff  Cmax = 300.0 ff  G =  173  
ABC: Path 24 --   12002 : 2   17 sg13g2_xor2_1  A =  14.52  Df =6437.0  -60.2 ps  S = 553.7 ps  Cin =  5.4 ff  Cout =  64.7 ff  Cmax = 300.0 ff  G = 1163  
ABC: Path 25 --   12094 : 4   12 sg13g2_nand4_1 A =  10.89  Df =7327.3 -103.1 ps  S = 464.0 ps  Cin =  3.0 ff  Cout =  35.7 ff  Cmax = 300.0 ff  G = 1194  
ABC: Path 26 --   12098 : 2   10 sg13g2_nand2_1 A =   7.26  Df =7628.3 -141.2 ps  S = 240.4 ps  Cin =  2.9 ff  Cout =  34.7 ff  Cmax = 300.0 ff  G = 1148  
ABC: Path 27 --   12103 : 3    1 sg13g2_o21ai_1 A =   9.07  Df =7739.0  -77.7 ps  S =  87.3 ps  Cin =  3.3 ff  Cout =   3.0 ff  Cmax = 300.0 ff  G =   91  
ABC: Path 28 --   12105 : 3    1 sg13g2_a21oi_1 A =   9.07  Df =7831.3  -81.1 ps  S = 266.3 ps  Cin =  3.0 ff  Cout =   6.0 ff  Cmax = 300.0 ff  G =  201  
ABC: Start-point = pi436 (\u_FIR.sum[8] [12]).  End-point = po462 ($auto$rtlil.cc:3580:MuxGate$45994).
ABC: netlist                       : i/o =  809/  817  lat =    0  nd = 11195  edge =  26548  area =115226.05  delay =36.00  lev = 36
ABC: + write_blif /tmp/yosys-abc-kq22uA/output.blif 
ABC:                                                                                

257.1.2. Re-integrating ABC results.
ABC RESULTS:     sg13g2_a21o_1 cells:      236
ABC RESULTS:    sg13g2_a21oi_1 cells:     1306
ABC RESULTS:   sg13g2_a221oi_1 cells:       34
ABC RESULTS:    sg13g2_a22oi_1 cells:      290
ABC RESULTS:     sg13g2_and2_1 cells:      323
ABC RESULTS:     sg13g2_and3_1 cells:       76
ABC RESULTS:     sg13g2_and4_1 cells:        9
ABC RESULTS:      sg13g2_buf_1 cells:        4
ABC RESULTS:      sg13g2_inv_1 cells:      397
ABC RESULTS:     sg13g2_mux2_1 cells:      126
ABC RESULTS:    sg13g2_nand2_1 cells:     1357
ABC RESULTS:   sg13g2_nand2b_1 cells:      549
ABC RESULTS:    sg13g2_nand3_1 cells:      282
ABC RESULTS:   sg13g2_nand3b_1 cells:       15
ABC RESULTS:    sg13g2_nand4_1 cells:       97
ABC RESULTS:     sg13g2_nor2_1 cells:     1015
ABC RESULTS:    sg13g2_nor2b_1 cells:      481
ABC RESULTS:     sg13g2_nor3_1 cells:      101
ABC RESULTS:     sg13g2_nor4_1 cells:       93
ABC RESULTS:    sg13g2_o21ai_1 cells:     1299
ABC RESULTS:      sg13g2_or2_1 cells:      156
ABC RESULTS:      sg13g2_or3_1 cells:       38
ABC RESULTS:    sg13g2_xnor2_1 cells:     1956
ABC RESULTS:     sg13g2_xor2_1 cells:      955
ABC RESULTS:        internal signals:    15172
ABC RESULTS:           input signals:      809
ABC RESULTS:          output signals:      817
Removing temp directory.
** cmd error: unknown command 'abc'
(this is likely caused by using an alias defined in "abc.rc"
without having this file in the current or parent directory)
Removing global temp directory.

258. Executing SETUNDEF pass (replace undef values with defined constants).

259. Executing HILOMAP pass (mapping to constant drivers).

260. Executing SPLITNETS pass (splitting up multi-bit signals).

261. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 17 unused cells and 17601 unused wires.
<suppressed ~455 debug messages>

262. Executing INSBUF pass (insert buffer cells for connected wires).

263. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.
{
   "creator": "Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 21.1.2 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/tmp/c6b28d484e704b0792b3e697860e92ed.lib -liberty /home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/tmp/2fe77de45b57496587a1153ee5f20a51.lib ",
   "modules": {
      "\\top": {
         "num_wires":         12591,
         "num_wire_bits":     12591,
         "num_pub_wires":     808,
         "num_pub_wire_bits": 808,
         "num_ports":         8,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         12585,
         "num_submodules":       0,
         "area":              158866.974000,
         "sequential_area":    39386.995200,
         "num_cells_by_type": {
            "sg13g2_a21o_1": 236,
            "sg13g2_a21oi_1": 1306,
            "sg13g2_a221oi_1": 34,
            "sg13g2_a22oi_1": 290,
            "sg13g2_and2_1": 323,
            "sg13g2_and3_1": 76,
            "sg13g2_and4_1": 9,
            "sg13g2_buf_1": 4,
            "sg13g2_dfrbpq_1": 804,
            "sg13g2_ebufn_2": 1,
            "sg13g2_inv_1": 397,
            "sg13g2_mux2_1": 126,
            "sg13g2_nand2_1": 1357,
            "sg13g2_nand2b_1": 549,
            "sg13g2_nand3_1": 282,
            "sg13g2_nand3b_1": 15,
            "sg13g2_nand4_1": 97,
            "sg13g2_nor2_1": 1015,
            "sg13g2_nor2b_1": 481,
            "sg13g2_nor3_1": 101,
            "sg13g2_nor4_1": 93,
            "sg13g2_o21ai_1": 1299,
            "sg13g2_or2_1": 156,
            "sg13g2_or3_1": 38,
            "sg13g2_tiehi": 585,
            "sg13g2_xnor2_1": 1956,
            "sg13g2_xor2_1": 955
         }
      }
   },
      "design": {
         "num_wires":         12591,
         "num_wire_bits":     12591,
         "num_pub_wires":     808,
         "num_pub_wire_bits": 808,
         "num_ports":         8,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         12585,
         "num_submodules":       0,
         "area":              158866.974000,
         "sequential_area":    39386.995200,
         "num_cells_by_type": {
            "sg13g2_a21o_1": 236,
            "sg13g2_a21oi_1": 1306,
            "sg13g2_a221oi_1": 34,
            "sg13g2_a22oi_1": 290,
            "sg13g2_and2_1": 323,
            "sg13g2_and3_1": 76,
            "sg13g2_and4_1": 9,
            "sg13g2_buf_1": 4,
            "sg13g2_dfrbpq_1": 804,
            "sg13g2_ebufn_2": 1,
            "sg13g2_inv_1": 397,
            "sg13g2_mux2_1": 126,
            "sg13g2_nand2_1": 1357,
            "sg13g2_nand2b_1": 549,
            "sg13g2_nand3_1": 282,
            "sg13g2_nand3b_1": 15,
            "sg13g2_nand4_1": 97,
            "sg13g2_nor2_1": 1015,
            "sg13g2_nor2b_1": 481,
            "sg13g2_nor3_1": 101,
            "sg13g2_nor4_1": 93,
            "sg13g2_o21ai_1": 1299,
            "sg13g2_or2_1": 156,
            "sg13g2_or3_1": 38,
            "sg13g2_tiehi": 585,
            "sg13g2_xnor2_1": 1956,
            "sg13g2_xor2_1": 955
         }
      }
}

264. Printing statistics.

=== top ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
    12591        - wires
    12591        - wire bits
      808        - public wires
      808        - public wire bits
        8        - ports
        8        - port bits
    12585 1.59E+05 cells
      236    3E+03   sg13g2_a21o_1
     1306 1.18E+04   sg13g2_a21oi_1
       34  493.517   sg13g2_a221oi_1
      290 3.15E+03   sg13g2_a22oi_1
      323 2.93E+03   sg13g2_and2_1
       76  965.261   sg13g2_and3_1
        9  130.637   sg13g2_and4_1
        4    29.03   sg13g2_buf_1
      804 3.94E+04   sg13g2_dfrbpq_1
        1   18.144   sg13g2_ebufn_2
      397  2160.95   sg13g2_inv_1
      126 2.29E+03   sg13g2_mux2_1
     1357 9.85E+03   sg13g2_nand2_1
      549 4.98E+03   sg13g2_nand2b_1
      282 2.56E+03   sg13g2_nand3_1
       15  190.512   sg13g2_nand3b_1
       97 1.06E+03   sg13g2_nand4_1
     1015 7.37E+03   sg13g2_nor2_1
      481 4.36E+03   sg13g2_nor2b_1
      101  916.272   sg13g2_nor3_1
       93 1.01E+03   sg13g2_nor4_1
     1299 1.18E+04   sg13g2_o21ai_1
      156 1.42E+03   sg13g2_or2_1
       38   482.63   sg13g2_or3_1
      585 4.25E+03   sg13g2_tiehi
     1956 2.84E+04   sg13g2_xnor2_1
      955 1.39E+04   sg13g2_xor2_1

   Chip area for module '\top': 158866.974000
     of which used for sequential elements: 39386.995200 (24.79%)

265. Executing Verilog backend.
Dumping module `\top'.

266. Executing JSON backend.
