#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon May 12 14:37:06 2025
# Process ID: 750246
# Current directory: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_2
# Command line: vivado -log bd_ocm_tmr_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source bd_ocm_tmr_wrapper.tcl -notrace
# Log file: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_2/bd_ocm_tmr_wrapper.vdi
# Journal file: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_2/vivado.jou
# Running On: ulisses-thinkpad, OS: Linux, CPU Frequency: 3436.161 MHz, CPU Physical cores: 12, Host memory: 15491 MB
#-----------------------------------------------------------
source bd_ocm_tmr_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/ip/v1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top bd_ocm_tmr_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_processing_system7_0_0/bd_ocm_tmr_processing_system7_0_0.dcp' for cell 'bd_ocm_tmr_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_rst_ps7_0_50M_0/bd_ocm_tmr_rst_ps7_0_50M_0.dcp' for cell 'bd_ocm_tmr_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_shell_top_0_0/bd_ocm_tmr_shell_top_0_0.dcp' for cell 'bd_ocm_tmr_i/shell_top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_shell_top_0_1/bd_ocm_tmr_shell_top_0_1.dcp' for cell 'bd_ocm_tmr_i/shell_top_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_shell_top_1_0/bd_ocm_tmr_shell_top_1_0.dcp' for cell 'bd_ocm_tmr_i/shell_top_2'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_tmr_voter_0_0/bd_ocm_tmr_tmr_voter_0_0.dcp' for cell 'bd_ocm_tmr_i/tmr_voter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_tmr_voter_0_1/bd_ocm_tmr_tmr_voter_0_1.dcp' for cell 'bd_ocm_tmr_i/tmr_voter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_tmr_voter_0_2/bd_ocm_tmr_tmr_voter_0_2.dcp' for cell 'bd_ocm_tmr_i/tmr_voter_2'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_tmr_voter_0_3/bd_ocm_tmr_tmr_voter_0_3.dcp' for cell 'bd_ocm_tmr_i/tmr_voter_3'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_tmr_voter_3_0/bd_ocm_tmr_tmr_voter_3_0.dcp' for cell 'bd_ocm_tmr_i/tmr_voter_4'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_xbar_1/bd_ocm_tmr_xbar_1.dcp' for cell 'bd_ocm_tmr_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_pc_1/bd_ocm_tmr_auto_pc_1.dcp' for cell 'bd_ocm_tmr_i/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_0/bd_ocm_tmr_auto_us_0.dcp' for cell 'bd_ocm_tmr_i/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_1/bd_ocm_tmr_auto_us_1.dcp' for cell 'bd_ocm_tmr_i/axi_interconnect_0/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_2/bd_ocm_tmr_auto_us_2.dcp' for cell 'bd_ocm_tmr_i/axi_interconnect_0/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_xbar_0/bd_ocm_tmr_xbar_0.dcp' for cell 'bd_ocm_tmr_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_pc_0/bd_ocm_tmr_auto_pc_0.dcp' for cell 'bd_ocm_tmr_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1738.758 ; gain = 0.000 ; free physical = 3651 ; free virtual = 6067
INFO: [Netlist 29-17] Analyzing 1135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_processing_system7_0_0/bd_ocm_tmr_processing_system7_0_0.xdc] for cell 'bd_ocm_tmr_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_processing_system7_0_0/bd_ocm_tmr_processing_system7_0_0.xdc] for cell 'bd_ocm_tmr_i/processing_system7_0/inst'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_rst_ps7_0_50M_0/bd_ocm_tmr_rst_ps7_0_50M_0_board.xdc] for cell 'bd_ocm_tmr_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_rst_ps7_0_50M_0/bd_ocm_tmr_rst_ps7_0_50M_0_board.xdc] for cell 'bd_ocm_tmr_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_rst_ps7_0_50M_0/bd_ocm_tmr_rst_ps7_0_50M_0.xdc] for cell 'bd_ocm_tmr_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_rst_ps7_0_50M_0/bd_ocm_tmr_rst_ps7_0_50M_0.xdc] for cell 'bd_ocm_tmr_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_tmr_voter_0_0/bd_ocm_tmr_tmr_voter_0_0_board.xdc] for cell 'bd_ocm_tmr_i/tmr_voter_0/U0'
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_tmr_voter_0_0/bd_ocm_tmr_tmr_voter_0_0_board.xdc] for cell 'bd_ocm_tmr_i/tmr_voter_0/U0'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_tmr_voter_0_1/bd_ocm_tmr_tmr_voter_0_1_board.xdc] for cell 'bd_ocm_tmr_i/tmr_voter_1/U0'
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_tmr_voter_0_1/bd_ocm_tmr_tmr_voter_0_1_board.xdc] for cell 'bd_ocm_tmr_i/tmr_voter_1/U0'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_tmr_voter_0_2/bd_ocm_tmr_tmr_voter_0_2_board.xdc] for cell 'bd_ocm_tmr_i/tmr_voter_2/U0'
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_tmr_voter_0_2/bd_ocm_tmr_tmr_voter_0_2_board.xdc] for cell 'bd_ocm_tmr_i/tmr_voter_2/U0'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_tmr_voter_0_3/bd_ocm_tmr_tmr_voter_0_3_board.xdc] for cell 'bd_ocm_tmr_i/tmr_voter_3/U0'
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_tmr_voter_0_3/bd_ocm_tmr_tmr_voter_0_3_board.xdc] for cell 'bd_ocm_tmr_i/tmr_voter_3/U0'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_tmr_voter_3_0/bd_ocm_tmr_tmr_voter_3_0_board.xdc] for cell 'bd_ocm_tmr_i/tmr_voter_4/U0'
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_tmr_voter_3_0/bd_ocm_tmr_tmr_voter_3_0_board.xdc] for cell 'bd_ocm_tmr_i/tmr_voter_4/U0'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.srcs/constrs_1/new/constrs.xdc]
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.srcs/constrs_1/new/constrs.xdc]
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.srcs/constrs_1/new/z020_scrub.xdc]
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.srcs/constrs_1/new/z020_scrub.xdc]
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_0/bd_ocm_tmr_auto_us_0_clocks.xdc] for cell 'bd_ocm_tmr_i/axi_interconnect_0/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_0/bd_ocm_tmr_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_0/bd_ocm_tmr_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_0/bd_ocm_tmr_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_0/bd_ocm_tmr_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_0/bd_ocm_tmr_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_0/bd_ocm_tmr_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_0/bd_ocm_tmr_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_0/bd_ocm_tmr_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_0/bd_ocm_tmr_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_0/bd_ocm_tmr_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_0/bd_ocm_tmr_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_0/bd_ocm_tmr_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_0/bd_ocm_tmr_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_0/bd_ocm_tmr_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_0/bd_ocm_tmr_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_0/bd_ocm_tmr_auto_us_0_clocks.xdc] for cell 'bd_ocm_tmr_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_1/bd_ocm_tmr_auto_us_1_clocks.xdc] for cell 'bd_ocm_tmr_i/axi_interconnect_0/s01_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_1/bd_ocm_tmr_auto_us_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_1/bd_ocm_tmr_auto_us_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_1/bd_ocm_tmr_auto_us_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_1/bd_ocm_tmr_auto_us_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_1/bd_ocm_tmr_auto_us_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_1/bd_ocm_tmr_auto_us_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_1/bd_ocm_tmr_auto_us_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_1/bd_ocm_tmr_auto_us_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_1/bd_ocm_tmr_auto_us_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_1/bd_ocm_tmr_auto_us_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_1/bd_ocm_tmr_auto_us_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_1/bd_ocm_tmr_auto_us_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_1/bd_ocm_tmr_auto_us_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_1/bd_ocm_tmr_auto_us_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_1/bd_ocm_tmr_auto_us_1_clocks.xdc:54]
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_1/bd_ocm_tmr_auto_us_1_clocks.xdc] for cell 'bd_ocm_tmr_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_2/bd_ocm_tmr_auto_us_2_clocks.xdc] for cell 'bd_ocm_tmr_i/axi_interconnect_0/s02_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_2/bd_ocm_tmr_auto_us_2_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_2/bd_ocm_tmr_auto_us_2_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_2/bd_ocm_tmr_auto_us_2_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_2/bd_ocm_tmr_auto_us_2_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_2/bd_ocm_tmr_auto_us_2_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_2/bd_ocm_tmr_auto_us_2_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_2/bd_ocm_tmr_auto_us_2_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_2/bd_ocm_tmr_auto_us_2_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_2/bd_ocm_tmr_auto_us_2_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_2/bd_ocm_tmr_auto_us_2_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_2/bd_ocm_tmr_auto_us_2_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_2/bd_ocm_tmr_auto_us_2_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_2/bd_ocm_tmr_auto_us_2_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_2/bd_ocm_tmr_auto_us_2_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_2/bd_ocm_tmr_auto_us_2_clocks.xdc:54]
Finished Parsing XDC File [/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.gen/sources_1/bd/bd_ocm_tmr/ip/bd_ocm_tmr_auto_us_2/bd_ocm_tmr_auto_us_2_clocks.xdc] for cell 'bd_ocm_tmr_i/axi_interconnect_0/s02_couplers/auto_us/inst'
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 45 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2210.328 ; gain = 0.000 ; free physical = 3501 ; free virtual = 5928
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

29 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2210.328 ; gain = 904.508 ; free physical = 3500 ; free virtual = 5928
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2210.328 ; gain = 0.000 ; free physical = 3475 ; free virtual = 5903

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f3bd5736

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2595.707 ; gain = 385.379 ; free physical = 3038 ; free virtual = 5481

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: f3bd5736

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2904.480 ; gain = 0.000 ; free physical = 2759 ; free virtual = 5203

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: f3bd5736

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2904.480 ; gain = 0.000 ; free physical = 2759 ; free virtual = 5203
Phase 1 Initialization | Checksum: f3bd5736

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2904.480 ; gain = 0.000 ; free physical = 2759 ; free virtual = 5203

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: f3bd5736

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2904.480 ; gain = 0.000 ; free physical = 2759 ; free virtual = 5203

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: f3bd5736

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2904.480 ; gain = 0.000 ; free physical = 2759 ; free virtual = 5203
Phase 2 Timer Update And Timing Data Collection | Checksum: f3bd5736

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2904.480 ; gain = 0.000 ; free physical = 2759 ; free virtual = 5203

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 8 inverters resulting in an inversion of 51 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 992fe0f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2904.480 ; gain = 0.000 ; free physical = 2759 ; free virtual = 5203
Retarget | Checksum: 992fe0f5
INFO: [Opt 31-389] Phase Retarget created 40 cells and removed 82 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 11 load pin(s).
Phase 4 Constant propagation | Checksum: bd1321c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2904.480 ; gain = 0.000 ; free physical = 2759 ; free virtual = 5203
Constant propagation | Checksum: bd1321c0
INFO: [Opt 31-389] Phase Constant propagation created 383 cells and removed 1369 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: f9d8020e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2904.480 ; gain = 0.000 ; free physical = 2759 ; free virtual = 5203
Sweep | Checksum: f9d8020e
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 395 cells
INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: f9d8020e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2936.496 ; gain = 32.016 ; free physical = 2758 ; free virtual = 5202
BUFG optimization | Checksum: f9d8020e
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][0]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][1]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][2]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][3]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[6][0]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][0]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][1]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][2]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[6][3]_srl7 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][0]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][10]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][11]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][12]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][13]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][14]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][15]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][16]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][17]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][18]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][19]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][1]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][20]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][21]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][22]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][23]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][24]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][25]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][26]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][27]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][28]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][29]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][2]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_ocm_tmr_i/shell_top_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[2][34]_srl3 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: f9d8020e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2936.496 ; gain = 32.016 ; free physical = 2758 ; free virtual = 5202
Shift Register Optimization | Checksum: f9d8020e
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: dee29943

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2936.496 ; gain = 32.016 ; free physical = 2758 ; free virtual = 5202
Post Processing Netlist | Checksum: dee29943
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 14a0ce04c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2936.496 ; gain = 32.016 ; free physical = 2752 ; free virtual = 5201

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2936.496 ; gain = 0.000 ; free physical = 2752 ; free virtual = 5201
Phase 9.2 Verifying Netlist Connectivity | Checksum: 14a0ce04c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2936.496 ; gain = 32.016 ; free physical = 2752 ; free virtual = 5201
Phase 9 Finalization | Checksum: 14a0ce04c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2936.496 ; gain = 32.016 ; free physical = 2752 ; free virtual = 5201
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              40  |              82  |                                             27  |
|  Constant propagation         |             383  |            1369  |                                             27  |
|  Sweep                        |               0  |             395  |                                             96  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 14a0ce04c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2936.496 ; gain = 32.016 ; free physical = 2752 ; free virtual = 5201
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2936.496 ; gain = 0.000 ; free physical = 2752 ; free virtual = 5201

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 6 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: 153f39324

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2543 ; free virtual = 5034
Ending Power Optimization Task | Checksum: 153f39324

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3205.387 ; gain = 268.891 ; free physical = 2543 ; free virtual = 5034

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 153f39324

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2543 ; free virtual = 5034

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2543 ; free virtual = 5034
Ending Netlist Obfuscation Task | Checksum: 108e745ba

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2543 ; free virtual = 5034
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 145 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3205.387 ; gain = 995.059 ; free physical = 2543 ; free virtual = 5034
INFO: [runtcl-4] Executing : report_drc -file bd_ocm_tmr_wrapper_drc_opted.rpt -pb bd_ocm_tmr_wrapper_drc_opted.pb -rpx bd_ocm_tmr_wrapper_drc_opted.rpx
Command: report_drc -file bd_ocm_tmr_wrapper_drc_opted.rpt -pb bd_ocm_tmr_wrapper_drc_opted.pb -rpx bd_ocm_tmr_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_2/bd_ocm_tmr_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2598 ; free virtual = 5091
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2598 ; free virtual = 5091
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2595 ; free virtual = 5090
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2595 ; free virtual = 5091
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2595 ; free virtual = 5091
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2595 ; free virtual = 5092
Write Physdb Complete: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2595 ; free virtual = 5092
INFO: [Common 17-1381] The checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_2/bd_ocm_tmr_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2510 ; free virtual = 5012
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 955006aa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2510 ; free virtual = 5012
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2510 ; free virtual = 5012

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e9d6a962

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2510 ; free virtual = 5014

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 137048d6e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2504 ; free virtual = 5009

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 137048d6e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2504 ; free virtual = 5009
Phase 1 Placer Initialization | Checksum: 137048d6e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2504 ; free virtual = 5009

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11d4c6789

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2516 ; free virtual = 5022

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: cd18d82d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2514 ; free virtual = 5020

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: cd18d82d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2514 ; free virtual = 5020

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: e15c7166

Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2528 ; free virtual = 5034

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1494 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 478 nets or LUTs. Breaked 0 LUT, combined 478 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2526 ; free virtual = 5034

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            478  |                   478  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            478  |                   478  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 85989b18

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2525 ; free virtual = 5033
Phase 2.4 Global Placement Core | Checksum: f3d13a31

Time (s): cpu = 00:00:35 ; elapsed = 00:00:13 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2524 ; free virtual = 5032
Phase 2 Global Placement | Checksum: f3d13a31

Time (s): cpu = 00:00:35 ; elapsed = 00:00:13 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2524 ; free virtual = 5032

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 6311a17b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:14 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2524 ; free virtual = 5032

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 35cf187e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:15 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2526 ; free virtual = 5035

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 86bfb97a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:15 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2526 ; free virtual = 5034

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 99579aed

Time (s): cpu = 00:00:41 ; elapsed = 00:00:15 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2526 ; free virtual = 5034

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 107ddcf43

Time (s): cpu = 00:00:46 ; elapsed = 00:00:16 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2523 ; free virtual = 5031

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: f7a92685

Time (s): cpu = 00:00:49 ; elapsed = 00:00:19 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2524 ; free virtual = 5033

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: d7042c22

Time (s): cpu = 00:00:50 ; elapsed = 00:00:20 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2526 ; free virtual = 5035

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 180979ef9

Time (s): cpu = 00:00:50 ; elapsed = 00:00:20 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2526 ; free virtual = 5035
Phase 3 Detail Placement | Checksum: 180979ef9

Time (s): cpu = 00:00:50 ; elapsed = 00:00:20 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2526 ; free virtual = 5035

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1993f437d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.617 | TNS=-9.099 |
Phase 1 Physical Synthesis Initialization | Checksum: 11fa9895b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2529 ; free virtual = 5039
INFO: [Place 46-33] Processed net bd_ocm_tmr_i/shell_top_0/inst/ca_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net bd_ocm_tmr_i/shell_top_1/inst/ca_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net bd_ocm_tmr_i/shell_top_2/inst/ca_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 11fa9895b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2529 ; free virtual = 5038
Phase 4.1.1.1 BUFG Insertion | Checksum: 1993f437d

Time (s): cpu = 00:00:58 ; elapsed = 00:00:23 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2529 ; free virtual = 5038

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.501. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 109cde5b5

Time (s): cpu = 00:01:00 ; elapsed = 00:00:25 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2528 ; free virtual = 5038

Time (s): cpu = 00:01:00 ; elapsed = 00:00:25 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2528 ; free virtual = 5038
Phase 4.1 Post Commit Optimization | Checksum: 109cde5b5

Time (s): cpu = 00:01:00 ; elapsed = 00:00:25 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2528 ; free virtual = 5038

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 109cde5b5

Time (s): cpu = 00:01:00 ; elapsed = 00:00:25 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2528 ; free virtual = 5038

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 109cde5b5

Time (s): cpu = 00:01:00 ; elapsed = 00:00:25 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2528 ; free virtual = 5038
Phase 4.3 Placer Reporting | Checksum: 109cde5b5

Time (s): cpu = 00:01:01 ; elapsed = 00:00:26 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2527 ; free virtual = 5037

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2527 ; free virtual = 5037

Time (s): cpu = 00:01:01 ; elapsed = 00:00:26 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2527 ; free virtual = 5037
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cf57ef73

Time (s): cpu = 00:01:01 ; elapsed = 00:00:26 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2527 ; free virtual = 5037
Ending Placer Task | Checksum: 1498f0f85

Time (s): cpu = 00:01:01 ; elapsed = 00:00:26 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2527 ; free virtual = 5037
96 Infos, 145 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:26 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2527 ; free virtual = 5037
INFO: [runtcl-4] Executing : report_io -file bd_ocm_tmr_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2533 ; free virtual = 5043
INFO: [runtcl-4] Executing : report_utilization -file bd_ocm_tmr_wrapper_utilization_placed.rpt -pb bd_ocm_tmr_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_ocm_tmr_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2613 ; free virtual = 5124
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2607 ; free virtual = 5123
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2581 ; free virtual = 5120
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2581 ; free virtual = 5120
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2581 ; free virtual = 5121
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2581 ; free virtual = 5122
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2581 ; free virtual = 5123
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2581 ; free virtual = 5123
INFO: [Common 17-1381] The checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_2/bd_ocm_tmr_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2575 ; free virtual = 5097
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 145 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2574 ; free virtual = 5102
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2574 ; free virtual = 5125
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2574 ; free virtual = 5125
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2570 ; free virtual = 5121
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2570 ; free virtual = 5123
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2570 ; free virtual = 5124
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2570 ; free virtual = 5124
INFO: [Common 17-1381] The checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_2/bd_ocm_tmr_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 778a94b6 ConstDB: 0 ShapeSum: d2047acf RouteDB: 0
Post Restoration Checksum: NetGraph: 3db08a90 | NumContArr: e111ea77 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2a4146a41

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2425 ; free virtual = 4997

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2a4146a41

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2425 ; free virtual = 4997

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2a4146a41

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2425 ; free virtual = 4997
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d8273c9a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 3205.387 ; gain = 0.000 ; free physical = 2415 ; free virtual = 4988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.754  | TNS=0.000  | WHS=-0.243 | THS=-224.885|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 22254
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 22254
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1bbf4daa8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 3219.195 ; gain = 13.809 ; free physical = 2404 ; free virtual = 4977

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1bbf4daa8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 3219.195 ; gain = 13.809 ; free physical = 2404 ; free virtual = 4977

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 3569e9516

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 3219.195 ; gain = 13.809 ; free physical = 2407 ; free virtual = 4981
Phase 3 Initial Routing | Checksum: 3569e9516

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 3219.195 ; gain = 13.809 ; free physical = 2407 ; free virtual = 4981

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2157
 Number of Nodes with overlaps = 282
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.608  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a13866e8

Time (s): cpu = 00:00:53 ; elapsed = 00:00:27 . Memory (MB): peak = 3219.195 ; gain = 13.809 ; free physical = 2379 ; free virtual = 4964

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.608  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 253faf335

Time (s): cpu = 00:00:56 ; elapsed = 00:00:30 . Memory (MB): peak = 3219.195 ; gain = 13.809 ; free physical = 2348 ; free virtual = 4936
Phase 4 Rip-up And Reroute | Checksum: 253faf335

Time (s): cpu = 00:00:56 ; elapsed = 00:00:30 . Memory (MB): peak = 3219.195 ; gain = 13.809 ; free physical = 2348 ; free virtual = 4936

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 27f84fd30

Time (s): cpu = 00:00:58 ; elapsed = 00:00:31 . Memory (MB): peak = 3219.195 ; gain = 13.809 ; free physical = 2351 ; free virtual = 4940
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.622  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 27f84fd30

Time (s): cpu = 00:00:58 ; elapsed = 00:00:31 . Memory (MB): peak = 3219.195 ; gain = 13.809 ; free physical = 2351 ; free virtual = 4940

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 27f84fd30

Time (s): cpu = 00:00:58 ; elapsed = 00:00:31 . Memory (MB): peak = 3219.195 ; gain = 13.809 ; free physical = 2351 ; free virtual = 4940
Phase 5 Delay and Skew Optimization | Checksum: 27f84fd30

Time (s): cpu = 00:00:58 ; elapsed = 00:00:31 . Memory (MB): peak = 3219.195 ; gain = 13.809 ; free physical = 2351 ; free virtual = 4940

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 210803ac7

Time (s): cpu = 00:01:00 ; elapsed = 00:00:31 . Memory (MB): peak = 3219.195 ; gain = 13.809 ; free physical = 2351 ; free virtual = 4940
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.622  | TNS=0.000  | WHS=0.028  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2c0ebeeea

Time (s): cpu = 00:01:00 ; elapsed = 00:00:31 . Memory (MB): peak = 3219.195 ; gain = 13.809 ; free physical = 2351 ; free virtual = 4940
Phase 6 Post Hold Fix | Checksum: 2c0ebeeea

Time (s): cpu = 00:01:00 ; elapsed = 00:00:31 . Memory (MB): peak = 3219.195 ; gain = 13.809 ; free physical = 2351 ; free virtual = 4940

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.15155 %
  Global Horizontal Routing Utilization  = 6.48217 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2c0ebeeea

Time (s): cpu = 00:01:00 ; elapsed = 00:00:31 . Memory (MB): peak = 3219.195 ; gain = 13.809 ; free physical = 2351 ; free virtual = 4940

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2c0ebeeea

Time (s): cpu = 00:01:00 ; elapsed = 00:00:31 . Memory (MB): peak = 3219.195 ; gain = 13.809 ; free physical = 2345 ; free virtual = 4934

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 3065303c8

Time (s): cpu = 00:01:02 ; elapsed = 00:00:32 . Memory (MB): peak = 3219.195 ; gain = 13.809 ; free physical = 2363 ; free virtual = 4955

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.622  | TNS=0.000  | WHS=0.028  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 3065303c8

Time (s): cpu = 00:01:04 ; elapsed = 00:00:33 . Memory (MB): peak = 3219.195 ; gain = 13.809 ; free physical = 2370 ; free virtual = 4962
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 16e7ae2b4

Time (s): cpu = 00:01:04 ; elapsed = 00:00:33 . Memory (MB): peak = 3219.195 ; gain = 13.809 ; free physical = 2376 ; free virtual = 4968
Ending Routing Task | Checksum: 16e7ae2b4

Time (s): cpu = 00:01:05 ; elapsed = 00:00:34 . Memory (MB): peak = 3219.195 ; gain = 13.809 ; free physical = 2376 ; free virtual = 4968

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 145 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:35 . Memory (MB): peak = 3219.195 ; gain = 13.809 ; free physical = 2375 ; free virtual = 4967
INFO: [runtcl-4] Executing : report_drc -file bd_ocm_tmr_wrapper_drc_routed.rpt -pb bd_ocm_tmr_wrapper_drc_routed.pb -rpx bd_ocm_tmr_wrapper_drc_routed.rpx
Command: report_drc -file bd_ocm_tmr_wrapper_drc_routed.rpt -pb bd_ocm_tmr_wrapper_drc_routed.pb -rpx bd_ocm_tmr_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_2/bd_ocm_tmr_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_ocm_tmr_wrapper_methodology_drc_routed.rpt -pb bd_ocm_tmr_wrapper_methodology_drc_routed.pb -rpx bd_ocm_tmr_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_ocm_tmr_wrapper_methodology_drc_routed.rpt -pb bd_ocm_tmr_wrapper_methodology_drc_routed.pb -rpx bd_ocm_tmr_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_2/bd_ocm_tmr_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_ocm_tmr_wrapper_power_routed.rpt -pb bd_ocm_tmr_wrapper_power_summary_routed.pb -rpx bd_ocm_tmr_wrapper_power_routed.rpx
Command: report_power -file bd_ocm_tmr_wrapper_power_routed.rpt -pb bd_ocm_tmr_wrapper_power_summary_routed.pb -rpx bd_ocm_tmr_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
131 Infos, 145 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_ocm_tmr_wrapper_route_status.rpt -pb bd_ocm_tmr_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_ocm_tmr_wrapper_timing_summary_routed.rpt -pb bd_ocm_tmr_wrapper_timing_summary_routed.pb -rpx bd_ocm_tmr_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_ocm_tmr_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_ocm_tmr_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_ocm_tmr_wrapper_bus_skew_routed.rpt -pb bd_ocm_tmr_wrapper_bus_skew_routed.pb -rpx bd_ocm_tmr_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3333.004 ; gain = 0.000 ; free physical = 2260 ; free virtual = 4898
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3333.004 ; gain = 0.000 ; free physical = 2256 ; free virtual = 4917
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3333.004 ; gain = 0.000 ; free physical = 2257 ; free virtual = 4918
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3333.004 ; gain = 0.000 ; free physical = 2252 ; free virtual = 4918
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3333.004 ; gain = 0.000 ; free physical = 2252 ; free virtual = 4920
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3333.004 ; gain = 0.000 ; free physical = 2248 ; free virtual = 4917
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3333.004 ; gain = 0.000 ; free physical = 2248 ; free virtual = 4917
INFO: [Common 17-1381] The checkpoint '/home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_2/bd_ocm_tmr_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon May 12 14:38:57 2025...
#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon May 12 14:39:02 2025
# Process ID: 790072
# Current directory: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_2
# Command line: vivado -log bd_ocm_tmr_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source bd_ocm_tmr_wrapper.tcl -notrace
# Log file: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_2/bd_ocm_tmr_wrapper.vdi
# Journal file: /home/ulisses/Projects/nn-apsoc-sa/exp_studies/ulisses/sa_stationary_results/vivado/sa_v1/sa.runs/impl_2/vivado.jou
# Running On: ulisses-thinkpad, OS: Linux, CPU Frequency: 4117.130 MHz, CPU Physical cores: 12, Host memory: 15491 MB
#-----------------------------------------------------------
source bd_ocm_tmr_wrapper.tcl -notrace
Command: open_checkpoint bd_ocm_tmr_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1318.359 ; gain = 0.000 ; free physical = 3775 ; free virtual = 6470
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 1650.750 ; gain = 0.000 ; free physical = 3236 ; free virtual = 5943
INFO: [Netlist 29-17] Analyzing 1129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1760.594 ; gain = 7.250 ; free physical = 3067 ; free virtual = 5881
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2388.133 ; gain = 0.000 ; free physical = 2525 ; free virtual = 5340
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2388.133 ; gain = 0.000 ; free physical = 2525 ; free virtual = 5340
Read PlaceDB: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2392.133 ; gain = 4.000 ; free physical = 2510 ; free virtual = 5325
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2392.133 ; gain = 0.000 ; free physical = 2510 ; free virtual = 5325
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2399.133 ; gain = 7.000 ; free physical = 2502 ; free virtual = 5315
Read Physdb Files: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2399.133 ; gain = 11.000 ; free physical = 2502 ; free virtual = 5315
Restored from archive | CPU: 0.890000 secs | Memory: 28.849861 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2399.133 ; gain = 18.938 ; free physical = 2502 ; free virtual = 5315
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2399.133 ; gain = 0.000 ; free physical = 2502 ; free virtual = 5315
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  SRLC32E => SRL16E: 3 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2407.133 ; gain = 1088.773 ; free physical = 2501 ; free virtual = 5315
Command: write_bitstream -force bd_ocm_tmr_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_ocm_tmr_i/shell_top_0/inst/Block_entry44_proc_U0/grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243/mul_i_reg_1703_reg multiplier stage bd_ocm_tmr_i/shell_top_0/inst/Block_entry44_proc_U0/grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243/mul_i_reg_1703_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_ocm_tmr_i/shell_top_0/inst/Block_entry44_proc_U0/grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243/mul_ln43_1_reg_1738_reg multiplier stage bd_ocm_tmr_i/shell_top_0/inst/Block_entry44_proc_U0/grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243/mul_ln43_1_reg_1738_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_ocm_tmr_i/shell_top_0/inst/Block_entry44_proc_U0/grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243/mul_ln43_2_reg_1754_reg multiplier stage bd_ocm_tmr_i/shell_top_0/inst/Block_entry44_proc_U0/grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243/mul_ln43_2_reg_1754_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_ocm_tmr_i/shell_top_0/inst/Block_entry44_proc_U0/grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243/mul_ln43_reg_1722_reg multiplier stage bd_ocm_tmr_i/shell_top_0/inst/Block_entry44_proc_U0/grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243/mul_ln43_reg_1722_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_ocm_tmr_i/shell_top_0/inst/Block_entry44_proc_U0/mul_ln113_1_reg_789_reg multiplier stage bd_ocm_tmr_i/shell_top_0/inst/Block_entry44_proc_U0/mul_ln113_1_reg_789_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_ocm_tmr_i/shell_top_0/inst/Block_entry44_proc_U0/mul_ln113_2_reg_794_reg multiplier stage bd_ocm_tmr_i/shell_top_0/inst/Block_entry44_proc_U0/mul_ln113_2_reg_794_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_ocm_tmr_i/shell_top_0/inst/Block_entry44_proc_U0/mul_ln136_reg_838_reg multiplier stage bd_ocm_tmr_i/shell_top_0/inst/Block_entry44_proc_U0/mul_ln136_reg_838_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_ocm_tmr_i/shell_top_0/inst/Block_entry44_proc_U0/mul_ln139_1_reg_862_reg multiplier stage bd_ocm_tmr_i/shell_top_0/inst/Block_entry44_proc_U0/mul_ln139_1_reg_862_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_ocm_tmr_i/shell_top_0/inst/Block_entry44_proc_U0/tmp_2_reg_780_reg multiplier stage bd_ocm_tmr_i/shell_top_0/inst/Block_entry44_proc_U0/tmp_2_reg_780_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_ocm_tmr_i/shell_top_1/inst/Block_entry44_proc_U0/grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243/mul_i_reg_1703_reg multiplier stage bd_ocm_tmr_i/shell_top_1/inst/Block_entry44_proc_U0/grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243/mul_i_reg_1703_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_ocm_tmr_i/shell_top_1/inst/Block_entry44_proc_U0/grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243/mul_ln43_1_reg_1738_reg multiplier stage bd_ocm_tmr_i/shell_top_1/inst/Block_entry44_proc_U0/grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243/mul_ln43_1_reg_1738_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_ocm_tmr_i/shell_top_1/inst/Block_entry44_proc_U0/grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243/mul_ln43_2_reg_1754_reg multiplier stage bd_ocm_tmr_i/shell_top_1/inst/Block_entry44_proc_U0/grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243/mul_ln43_2_reg_1754_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_ocm_tmr_i/shell_top_1/inst/Block_entry44_proc_U0/grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243/mul_ln43_reg_1722_reg multiplier stage bd_ocm_tmr_i/shell_top_1/inst/Block_entry44_proc_U0/grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243/mul_ln43_reg_1722_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_ocm_tmr_i/shell_top_1/inst/Block_entry44_proc_U0/mul_ln113_1_reg_789_reg multiplier stage bd_ocm_tmr_i/shell_top_1/inst/Block_entry44_proc_U0/mul_ln113_1_reg_789_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_ocm_tmr_i/shell_top_1/inst/Block_entry44_proc_U0/mul_ln113_2_reg_794_reg multiplier stage bd_ocm_tmr_i/shell_top_1/inst/Block_entry44_proc_U0/mul_ln113_2_reg_794_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_ocm_tmr_i/shell_top_1/inst/Block_entry44_proc_U0/mul_ln136_reg_838_reg multiplier stage bd_ocm_tmr_i/shell_top_1/inst/Block_entry44_proc_U0/mul_ln136_reg_838_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_ocm_tmr_i/shell_top_1/inst/Block_entry44_proc_U0/mul_ln139_1_reg_862_reg multiplier stage bd_ocm_tmr_i/shell_top_1/inst/Block_entry44_proc_U0/mul_ln139_1_reg_862_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_ocm_tmr_i/shell_top_1/inst/Block_entry44_proc_U0/tmp_2_reg_780_reg multiplier stage bd_ocm_tmr_i/shell_top_1/inst/Block_entry44_proc_U0/tmp_2_reg_780_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_ocm_tmr_i/shell_top_2/inst/Block_entry44_proc_U0/grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243/mul_i_reg_1703_reg multiplier stage bd_ocm_tmr_i/shell_top_2/inst/Block_entry44_proc_U0/grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243/mul_i_reg_1703_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_ocm_tmr_i/shell_top_2/inst/Block_entry44_proc_U0/grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243/mul_ln43_1_reg_1738_reg multiplier stage bd_ocm_tmr_i/shell_top_2/inst/Block_entry44_proc_U0/grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243/mul_ln43_1_reg_1738_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_ocm_tmr_i/shell_top_2/inst/Block_entry44_proc_U0/grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243/mul_ln43_2_reg_1754_reg multiplier stage bd_ocm_tmr_i/shell_top_2/inst/Block_entry44_proc_U0/grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243/mul_ln43_2_reg_1754_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_ocm_tmr_i/shell_top_2/inst/Block_entry44_proc_U0/grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243/mul_ln43_reg_1722_reg multiplier stage bd_ocm_tmr_i/shell_top_2/inst/Block_entry44_proc_U0/grp_Block_entry44_proc_Pipeline_VITIS_LOOP_145_3_fu_243/mul_ln43_reg_1722_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_ocm_tmr_i/shell_top_2/inst/Block_entry44_proc_U0/mul_ln113_1_reg_789_reg multiplier stage bd_ocm_tmr_i/shell_top_2/inst/Block_entry44_proc_U0/mul_ln113_1_reg_789_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_ocm_tmr_i/shell_top_2/inst/Block_entry44_proc_U0/mul_ln113_2_reg_794_reg multiplier stage bd_ocm_tmr_i/shell_top_2/inst/Block_entry44_proc_U0/mul_ln113_2_reg_794_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_ocm_tmr_i/shell_top_2/inst/Block_entry44_proc_U0/mul_ln136_reg_838_reg multiplier stage bd_ocm_tmr_i/shell_top_2/inst/Block_entry44_proc_U0/mul_ln136_reg_838_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_ocm_tmr_i/shell_top_2/inst/Block_entry44_proc_U0/mul_ln139_1_reg_862_reg multiplier stage bd_ocm_tmr_i/shell_top_2/inst/Block_entry44_proc_U0/mul_ln139_1_reg_862_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP bd_ocm_tmr_i/shell_top_2/inst/Block_entry44_proc_U0/tmp_2_reg_780_reg multiplier stage bd_ocm_tmr_i/shell_top_2/inst/Block_entry44_proc_U0/tmp_2_reg_780_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell bd_ocm_tmr_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bd_ocm_tmr_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell bd_ocm_tmr_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bd_ocm_tmr_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A6)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell bd_ocm_tmr_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin bd_ocm_tmr_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are bd_ocm_tmr_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bd_ocm_tmr_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bd_ocm_tmr_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, bd_ocm_tmr_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], bd_ocm_tmr_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], bd_ocm_tmr_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], bd_ocm_tmr_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], bd_ocm_tmr_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], bd_ocm_tmr_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], bd_ocm_tmr_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, bd_ocm_tmr_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, bd_ocm_tmr_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, bd_ocm_tmr_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, bd_ocm_tmr_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, bd_ocm_tmr_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 21 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 31 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bd_ocm_tmr_wrapper.bit...
Creating bitstream...
Writing bitstream ./bd_ocm_tmr_wrapper.ebc...
Creating essential bits data...
This design has 2653038 essential bits out of 25697632 total (10.32%).
Creating bitstream...
Writing bitstream ./bd_ocm_tmr_wrapper.ebd...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 3215.223 ; gain = 808.090 ; free physical = 1822 ; free virtual = 4715
INFO: [Common 17-206] Exiting Vivado at Mon May 12 14:39:50 2025...
