{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 19:54:12 2021 " "Info: Processing started: Thu Mar 18 19:54:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off IR-16 -c IR-16 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off IR-16 -c IR-16 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "IR-16.bdf" "" { Schematic "H:/计组课设/HeRui/IR-16/IR-16.bdf" { { 176 304 472 192 "CP" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CP " "Info: No valid register-to-register data paths exist for clock \"CP\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "IR-8:inst\|inst5 D11 CP 4.881 ns register " "Info: tsu for register \"IR-8:inst\|inst5\" (data pin = \"D11\", clock pin = \"CP\") is 4.881 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.550 ns + Longest pin register " "Info: + Longest pin to register delay is 7.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns D11 1 PIN PIN_70 1 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_70; Fanout = 1; PIN Node = 'D11'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D11 } "NODE_NAME" } } { "IR-16.bdf" "" { Schematic "H:/计组课设/HeRui/IR-16/IR-16.bdf" { { 296 304 472 312 "D11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.224 ns) + CELL(0.413 ns) 7.550 ns IR-8:inst\|inst5 2 REG LCFF_X22_Y7_N9 1 " "Info: 2: + IC(6.224 ns) + CELL(0.413 ns) = 7.550 ns; Loc. = LCFF_X22_Y7_N9; Fanout = 1; REG Node = 'IR-8:inst\|inst5'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.637 ns" { D11 IR-8:inst|inst5 } "NODE_NAME" } } { "IR-8.bdf" "" { Schematic "H:/计组课设/HeRui/IR-16/IR-8.bdf" { { 592 464 528 672 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 17.56 % ) " "Info: Total cell delay = 1.326 ns ( 17.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.224 ns ( 82.44 % ) " "Info: Total interconnect delay = 6.224 ns ( 82.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.550 ns" { D11 IR-8:inst|inst5 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.550 ns" { D11 {} D11~combout {} IR-8:inst|inst5 {} } { 0.000ns 0.000ns 6.224ns } { 0.000ns 0.913ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "IR-8.bdf" "" { Schematic "H:/计组课设/HeRui/IR-16/IR-8.bdf" { { 592 464 528 672 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.631 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to destination register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "IR-16.bdf" "" { Schematic "H:/计组课设/HeRui/IR-16/IR-16.bdf" { { 176 304 472 192 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.204 ns CP~clkctrl 2 COMB CLKCTRL_G6 16 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 16; COMB Node = 'CP~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CP CP~clkctrl } "NODE_NAME" } } { "IR-16.bdf" "" { Schematic "H:/计组课设/HeRui/IR-16/IR-16.bdf" { { 176 304 472 192 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.602 ns) 2.631 ns IR-8:inst\|inst5 3 REG LCFF_X22_Y7_N9 1 " "Info: 3: + IC(0.825 ns) + CELL(0.602 ns) = 2.631 ns; Loc. = LCFF_X22_Y7_N9; Fanout = 1; REG Node = 'IR-8:inst\|inst5'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { CP~clkctrl IR-8:inst|inst5 } "NODE_NAME" } } { "IR-8.bdf" "" { Schematic "H:/计组课设/HeRui/IR-16/IR-8.bdf" { { 592 464 528 672 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 63.78 % ) " "Info: Total cell delay = 1.678 ns ( 63.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.953 ns ( 36.22 % ) " "Info: Total interconnect delay = 0.953 ns ( 36.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { CP CP~clkctrl IR-8:inst|inst5 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { CP {} CP~combout {} CP~clkctrl {} IR-8:inst|inst5 {} } { 0.000ns 0.000ns 0.128ns 0.825ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.550 ns" { D11 IR-8:inst|inst5 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.550 ns" { D11 {} D11~combout {} IR-8:inst|inst5 {} } { 0.000ns 0.000ns 6.224ns } { 0.000ns 0.913ns 0.413ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { CP CP~clkctrl IR-8:inst|inst5 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { CP {} CP~combout {} CP~clkctrl {} IR-8:inst|inst5 {} } { 0.000ns 0.000ns 0.128ns 0.825ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP Q15 IR-8:inst\|inst1 8.274 ns register " "Info: tco from clock \"CP\" to destination pin \"Q15\" through register \"IR-8:inst\|inst1\" is 8.274 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.658 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "IR-16.bdf" "" { Schematic "H:/计组课设/HeRui/IR-16/IR-16.bdf" { { 176 304 472 192 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.204 ns CP~clkctrl 2 COMB CLKCTRL_G6 16 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 16; COMB Node = 'CP~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CP CP~clkctrl } "NODE_NAME" } } { "IR-16.bdf" "" { Schematic "H:/计组课设/HeRui/IR-16/IR-16.bdf" { { 176 304 472 192 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.602 ns) 2.658 ns IR-8:inst\|inst1 3 REG LCFF_X25_Y2_N17 1 " "Info: 3: + IC(0.852 ns) + CELL(0.602 ns) = 2.658 ns; Loc. = LCFF_X25_Y2_N17; Fanout = 1; REG Node = 'IR-8:inst\|inst1'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { CP~clkctrl IR-8:inst|inst1 } "NODE_NAME" } } { "IR-8.bdf" "" { Schematic "H:/计组课设/HeRui/IR-16/IR-8.bdf" { { 88 464 528 168 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 63.13 % ) " "Info: Total cell delay = 1.678 ns ( 63.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 36.87 % ) " "Info: Total interconnect delay = 0.980 ns ( 36.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CP CP~clkctrl IR-8:inst|inst1 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CP {} CP~combout {} CP~clkctrl {} IR-8:inst|inst1 {} } { 0.000ns 0.000ns 0.128ns 0.852ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "IR-8.bdf" "" { Schematic "H:/计组课设/HeRui/IR-16/IR-8.bdf" { { 88 464 528 168 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.339 ns + Longest register pin " "Info: + Longest register to pin delay is 5.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR-8:inst\|inst1 1 REG LCFF_X25_Y2_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y2_N17; Fanout = 1; REG Node = 'IR-8:inst\|inst1'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR-8:inst|inst1 } "NODE_NAME" } } { "IR-8.bdf" "" { Schematic "H:/计组课设/HeRui/IR-16/IR-8.bdf" { { 88 464 528 168 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.469 ns) + CELL(2.870 ns) 5.339 ns Q15 2 PIN PIN_141 0 " "Info: 2: + IC(2.469 ns) + CELL(2.870 ns) = 5.339 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'Q15'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.339 ns" { IR-8:inst|inst1 Q15 } "NODE_NAME" } } { "IR-16.bdf" "" { Schematic "H:/计组课设/HeRui/IR-16/IR-16.bdf" { { 216 640 816 232 "Q15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.870 ns ( 53.76 % ) " "Info: Total cell delay = 2.870 ns ( 53.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.469 ns ( 46.24 % ) " "Info: Total interconnect delay = 2.469 ns ( 46.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.339 ns" { IR-8:inst|inst1 Q15 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.339 ns" { IR-8:inst|inst1 {} Q15 {} } { 0.000ns 2.469ns } { 0.000ns 2.870ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { CP CP~clkctrl IR-8:inst|inst1 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { CP {} CP~combout {} CP~clkctrl {} IR-8:inst|inst1 {} } { 0.000ns 0.000ns 0.128ns 0.852ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.339 ns" { IR-8:inst|inst1 Q15 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.339 ns" { IR-8:inst|inst1 {} Q15 {} } { 0.000ns 2.469ns } { 0.000ns 2.870ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "IR-8:inst1\|inst2 D4 CP -3.597 ns register " "Info: th for register \"IR-8:inst1\|inst2\" (data pin = \"D4\", clock pin = \"CP\") is -3.597 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.656 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "IR-16.bdf" "" { Schematic "H:/计组课设/HeRui/IR-16/IR-16.bdf" { { 176 304 472 192 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.204 ns CP~clkctrl 2 COMB CLKCTRL_G6 16 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 16; COMB Node = 'CP~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CP CP~clkctrl } "NODE_NAME" } } { "IR-16.bdf" "" { Schematic "H:/计组课设/HeRui/IR-16/IR-16.bdf" { { 176 304 472 192 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.602 ns) 2.656 ns IR-8:inst1\|inst2 3 REG LCFF_X24_Y2_N17 1 " "Info: 3: + IC(0.850 ns) + CELL(0.602 ns) = 2.656 ns; Loc. = LCFF_X24_Y2_N17; Fanout = 1; REG Node = 'IR-8:inst1\|inst2'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { CP~clkctrl IR-8:inst1|inst2 } "NODE_NAME" } } { "IR-8.bdf" "" { Schematic "H:/计组课设/HeRui/IR-16/IR-8.bdf" { { 416 464 528 496 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 63.18 % ) " "Info: Total cell delay = 1.678 ns ( 63.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 36.82 % ) " "Info: Total interconnect delay = 0.978 ns ( 36.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CP CP~clkctrl IR-8:inst1|inst2 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { CP {} CP~combout {} CP~clkctrl {} IR-8:inst1|inst2 {} } { 0.000ns 0.000ns 0.128ns 0.850ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "IR-8.bdf" "" { Schematic "H:/计组课设/HeRui/IR-16/IR-8.bdf" { { 416 464 528 496 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.539 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns D4 1 PIN PIN_84 1 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_84; Fanout = 1; PIN Node = 'D4'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } } { "IR-16.bdf" "" { Schematic "H:/计组课设/HeRui/IR-16/IR-16.bdf" { { 496 304 472 512 "D4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.233 ns) + CELL(0.413 ns) 6.539 ns IR-8:inst1\|inst2 2 REG LCFF_X24_Y2_N17 1 " "Info: 2: + IC(5.233 ns) + CELL(0.413 ns) = 6.539 ns; Loc. = LCFF_X24_Y2_N17; Fanout = 1; REG Node = 'IR-8:inst1\|inst2'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.646 ns" { D4 IR-8:inst1|inst2 } "NODE_NAME" } } { "IR-8.bdf" "" { Schematic "H:/计组课设/HeRui/IR-16/IR-8.bdf" { { 416 464 528 496 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.306 ns ( 19.97 % ) " "Info: Total cell delay = 1.306 ns ( 19.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.233 ns ( 80.03 % ) " "Info: Total interconnect delay = 5.233 ns ( 80.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.539 ns" { D4 IR-8:inst1|inst2 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.539 ns" { D4 {} D4~combout {} IR-8:inst1|inst2 {} } { 0.000ns 0.000ns 5.233ns } { 0.000ns 0.893ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CP CP~clkctrl IR-8:inst1|inst2 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { CP {} CP~combout {} CP~clkctrl {} IR-8:inst1|inst2 {} } { 0.000ns 0.000ns 0.128ns 0.850ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.539 ns" { D4 IR-8:inst1|inst2 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.539 ns" { D4 {} D4~combout {} IR-8:inst1|inst2 {} } { 0.000ns 0.000ns 5.233ns } { 0.000ns 0.893ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 18 19:54:13 2021 " "Info: Processing ended: Thu Mar 18 19:54:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
