// Seed: 432578570
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    module_0,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  struct packed {logic [-1 'b0 : 1] id_8;} id_9;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wor  id_1,
    input tri0 id_2
    , id_4
);
  assign id_4 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
