
msgid ""
msgstr ""
"Project-Id-Version:SpinalHDL"
"Report-Msgid-Bugs-To:"
"POT-Creation-Date:2023-12-02 00:23+0800"
"PO-Revision-Date:YEAR-MO-DA HO:MI+ZONE"
"Last-Translator:FULL NAME <EMAIL@ADDRESS>"
"Language:zh_CN"
"Language-Team:zh_CN <LL@li.org>"
"Plural-Forms:nplurals=1; plural=0;"
"MIME-Version:1.0"
"Content-Type:text/plain; charset=UTF-8"
"Content-Transfer-Encoding:8bit"
"Generated-By:Babel 2.13.1"

#: ../../SpinalHDL/Libraries/Bus/tilelink/tilelink.rst:3
msgid "Tilelink"
msgstr "瓦联"
#: ../../SpinalHDL/Libraries/Bus/tilelink/tilelink.rst:6
msgid "Configuration and instanciation"
msgstr "配置和实例化"
#: ../../SpinalHDL/Libraries/Bus/tilelink/tilelink.rst:8
msgid ""
"There is a short example to define two non coherent tilelink bus instance "
"and connect them:"
msgstr "有一个简短的示例来定义两个非相干的tilelink总线实例并将它们连接起来："
#: ../../SpinalHDL/Libraries/Bus/tilelink/tilelink.rst:22
msgid "Here is the same as above, but with coherency channels"
msgstr "这里与上面相同，但是具有一致性通道"
#: ../../SpinalHDL/Libraries/Bus/tilelink/tilelink.rst:43
msgid ""
"Those above where for the hardware instanciation, the thing is that it is "
"the simple / easy part. When things goes into SoC / memory coherency, you "
"kind of need an additional layer to negociate / propagate parameters all "
"around. That's what tilelink.fabric.Node is about."
msgstr ""
"上面的硬件实例化，事实是它是简单/容易的部分。当涉及 "
"SoC/内存一致性时，您需要一个额外的层来协商/传播周围的参数。这就是tilelink.fabric.Node 的作用。"
