
nejedeToDebugTX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000382c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  08003938  08003938  00004938  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080039fc  080039fc  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080039fc  080039fc  0000505c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080039fc  080039fc  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080039fc  080039fc  000049fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003a00  08003a00  00004a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003a04  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000021c  2000005c  08003a60  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000278  08003a60  00005278  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a26e  00000000  00000000  00005085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e43  00000000  00000000  0000f2f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009a8  00000000  00000000  00011138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000074a  00000000  00000000  00011ae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001774e  00000000  00000000  0001222a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b9bd  00000000  00000000  00029978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000842e6  00000000  00000000  00035335  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b961b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b24  00000000  00000000  000b9660  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000bc184  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003920 	.word	0x08003920

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08003920 	.word	0x08003920

0800014c <HAL_GPIO_EXTI_Callback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_11) {
 8000156:	88fb      	ldrh	r3, [r7, #6]
 8000158:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800015c:	d102      	bne.n	8000164 <HAL_GPIO_EXTI_Callback+0x18>
		rxDoneFlag = 1;
 800015e:	4b04      	ldr	r3, [pc, #16]	@ (8000170 <HAL_GPIO_EXTI_Callback+0x24>)
 8000160:	2201      	movs	r2, #1
 8000162:	701a      	strb	r2, [r3, #0]
	}
}
 8000164:	bf00      	nop
 8000166:	370c      	adds	r7, #12
 8000168:	46bd      	mov	sp, r7
 800016a:	bc80      	pop	{r7}
 800016c:	4770      	bx	lr
 800016e:	bf00      	nop
 8000170:	20000118 	.word	0x20000118

08000174 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000174:	b580      	push	{r7, lr}
 8000176:	b086      	sub	sp, #24
 8000178:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800017a:	f000 fc4f 	bl	8000a1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800017e:	f000 f83f 	bl	8000200 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000182:	f000 f8e3 	bl	800034c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000186:	f000 f8b7 	bl	80002f8 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 800018a:	f000 f87f 	bl	800028c <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
	SI44_Init(&hspi2, GPIOB, GPIO_PIN_12);
 800018e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000192:	4918      	ldr	r1, [pc, #96]	@ (80001f4 <main+0x80>)
 8000194:	4818      	ldr	r0, [pc, #96]	@ (80001f8 <main+0x84>)
 8000196:	f000 f950 	bl	800043a <SI44_Init>
	HAL_Delay(5000);
 800019a:	f241 3088 	movw	r0, #5000	@ 0x1388
 800019e:	f000 fc9f 	bl	8000ae0 <HAL_Delay>
	SI44_PresetConfig();
 80001a2:	f000 f9c3 	bl	800052c <SI44_PresetConfig>
	SI44_SetAGCMode(0b00100000); //6th bit - sgin
 80001a6:	2020      	movs	r0, #32
 80001a8:	f000 f9e6 	bl	8000578 <SI44_SetAGCMode>
	SI44_SetInterrupts1(0b00000010); //1st = CRC error
 80001ac:	2002      	movs	r0, #2
 80001ae:	f000 f9f2 	bl	8000596 <SI44_SetInterrupts1>
	SI44_SetInterrupts2(0b00000000);
 80001b2:	2000      	movs	r0, #0
 80001b4:	f000 f9fe 	bl	80005b4 <SI44_SetInterrupts2>
	SI44_SetTXPower(SI44_TX_POWER_11dBm);    //Set TX power to 11dBm (12.5 mW)
 80001b8:	2004      	movs	r0, #4
 80001ba:	f000 f955 	bl	8000468 <SI44_SetTXPower>
		 }*/
		//HAL_Delay(1000);
		//char msg[] = "\nUART test - odeslano pres IT nema se ukazovat\r\n";
		//HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
		uint8_t msg[20];
		for(int i=0; i<10000;i++)
 80001be:	2300      	movs	r3, #0
 80001c0:	617b      	str	r3, [r7, #20]
 80001c2:	e011      	b.n	80001e8 <main+0x74>
		{
		sprintf(msg, "%d", i);
 80001c4:	463b      	mov	r3, r7
 80001c6:	697a      	ldr	r2, [r7, #20]
 80001c8:	490c      	ldr	r1, [pc, #48]	@ (80001fc <main+0x88>)
 80001ca:	4618      	mov	r0, r3
 80001cc:	f002 fef8 	bl	8002fc0 <siprintf>
		SI44_SendPacket(msg, sizeof(msg)); //sizeof, asi ne strlen, neni potreba nulovy terminator //nebo &msg[0]
 80001d0:	463b      	mov	r3, r7
 80001d2:	2114      	movs	r1, #20
 80001d4:	4618      	mov	r0, r3
 80001d6:	f000 f968 	bl	80004aa <SI44_SendPacket>
		HAL_Delay(2000);
 80001da:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80001de:	f000 fc7f 	bl	8000ae0 <HAL_Delay>
		for(int i=0; i<10000;i++)
 80001e2:	697b      	ldr	r3, [r7, #20]
 80001e4:	3301      	adds	r3, #1
 80001e6:	617b      	str	r3, [r7, #20]
 80001e8:	697b      	ldr	r3, [r7, #20]
 80001ea:	f242 720f 	movw	r2, #9999	@ 0x270f
 80001ee:	4293      	cmp	r3, r2
 80001f0:	dde8      	ble.n	80001c4 <main+0x50>
	while (1) {
 80001f2:	e7e4      	b.n	80001be <main+0x4a>
 80001f4:	40010c00 	.word	0x40010c00
 80001f8:	20000078 	.word	0x20000078
 80001fc:	08003938 	.word	0x08003938

08000200 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	b090      	sub	sp, #64	@ 0x40
 8000204:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000206:	f107 0318 	add.w	r3, r7, #24
 800020a:	2228      	movs	r2, #40	@ 0x28
 800020c:	2100      	movs	r1, #0
 800020e:	4618      	mov	r0, r3
 8000210:	f002 fef8 	bl	8003004 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000214:	1d3b      	adds	r3, r7, #4
 8000216:	2200      	movs	r2, #0
 8000218:	601a      	str	r2, [r3, #0]
 800021a:	605a      	str	r2, [r3, #4]
 800021c:	609a      	str	r2, [r3, #8]
 800021e:	60da      	str	r2, [r3, #12]
 8000220:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000222:	2301      	movs	r3, #1
 8000224:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000226:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800022a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800022c:	2300      	movs	r3, #0
 800022e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000230:	2301      	movs	r3, #1
 8000232:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000234:	2302      	movs	r3, #2
 8000236:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000238:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800023c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800023e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000242:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000244:	f107 0318 	add.w	r3, r7, #24
 8000248:	4618      	mov	r0, r3
 800024a:	f000 ffe1 	bl	8001210 <HAL_RCC_OscConfig>
 800024e:	4603      	mov	r3, r0
 8000250:	2b00      	cmp	r3, #0
 8000252:	d001      	beq.n	8000258 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000254:	f000 f8dc 	bl	8000410 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000258:	230f      	movs	r3, #15
 800025a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800025c:	2302      	movs	r3, #2
 800025e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000260:	2300      	movs	r3, #0
 8000262:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000264:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000268:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800026a:	2300      	movs	r3, #0
 800026c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800026e:	1d3b      	adds	r3, r7, #4
 8000270:	2102      	movs	r1, #2
 8000272:	4618      	mov	r0, r3
 8000274:	f001 fa4e 	bl	8001714 <HAL_RCC_ClockConfig>
 8000278:	4603      	mov	r3, r0
 800027a:	2b00      	cmp	r3, #0
 800027c:	d001      	beq.n	8000282 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800027e:	f000 f8c7 	bl	8000410 <Error_Handler>
  }
}
 8000282:	bf00      	nop
 8000284:	3740      	adds	r7, #64	@ 0x40
 8000286:	46bd      	mov	sp, r7
 8000288:	bd80      	pop	{r7, pc}
	...

0800028c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000290:	4b17      	ldr	r3, [pc, #92]	@ (80002f0 <MX_SPI2_Init+0x64>)
 8000292:	4a18      	ldr	r2, [pc, #96]	@ (80002f4 <MX_SPI2_Init+0x68>)
 8000294:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000296:	4b16      	ldr	r3, [pc, #88]	@ (80002f0 <MX_SPI2_Init+0x64>)
 8000298:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800029c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800029e:	4b14      	ldr	r3, [pc, #80]	@ (80002f0 <MX_SPI2_Init+0x64>)
 80002a0:	2200      	movs	r2, #0
 80002a2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80002a4:	4b12      	ldr	r3, [pc, #72]	@ (80002f0 <MX_SPI2_Init+0x64>)
 80002a6:	2200      	movs	r2, #0
 80002a8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80002aa:	4b11      	ldr	r3, [pc, #68]	@ (80002f0 <MX_SPI2_Init+0x64>)
 80002ac:	2200      	movs	r2, #0
 80002ae:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80002b0:	4b0f      	ldr	r3, [pc, #60]	@ (80002f0 <MX_SPI2_Init+0x64>)
 80002b2:	2200      	movs	r2, #0
 80002b4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80002b6:	4b0e      	ldr	r3, [pc, #56]	@ (80002f0 <MX_SPI2_Init+0x64>)
 80002b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80002bc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80002be:	4b0c      	ldr	r3, [pc, #48]	@ (80002f0 <MX_SPI2_Init+0x64>)
 80002c0:	2210      	movs	r2, #16
 80002c2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80002c4:	4b0a      	ldr	r3, [pc, #40]	@ (80002f0 <MX_SPI2_Init+0x64>)
 80002c6:	2200      	movs	r2, #0
 80002c8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80002ca:	4b09      	ldr	r3, [pc, #36]	@ (80002f0 <MX_SPI2_Init+0x64>)
 80002cc:	2200      	movs	r2, #0
 80002ce:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80002d0:	4b07      	ldr	r3, [pc, #28]	@ (80002f0 <MX_SPI2_Init+0x64>)
 80002d2:	2200      	movs	r2, #0
 80002d4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80002d6:	4b06      	ldr	r3, [pc, #24]	@ (80002f0 <MX_SPI2_Init+0x64>)
 80002d8:	220a      	movs	r2, #10
 80002da:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <MX_SPI2_Init+0x64>)
 80002de:	f001 fba7 	bl	8001a30 <HAL_SPI_Init>
 80002e2:	4603      	mov	r3, r0
 80002e4:	2b00      	cmp	r3, #0
 80002e6:	d001      	beq.n	80002ec <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80002e8:	f000 f892 	bl	8000410 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80002ec:	bf00      	nop
 80002ee:	bd80      	pop	{r7, pc}
 80002f0:	20000078 	.word	0x20000078
 80002f4:	40003800 	.word	0x40003800

080002f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80002fc:	4b11      	ldr	r3, [pc, #68]	@ (8000344 <MX_USART2_UART_Init+0x4c>)
 80002fe:	4a12      	ldr	r2, [pc, #72]	@ (8000348 <MX_USART2_UART_Init+0x50>)
 8000300:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000302:	4b10      	ldr	r3, [pc, #64]	@ (8000344 <MX_USART2_UART_Init+0x4c>)
 8000304:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000308:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800030a:	4b0e      	ldr	r3, [pc, #56]	@ (8000344 <MX_USART2_UART_Init+0x4c>)
 800030c:	2200      	movs	r2, #0
 800030e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000310:	4b0c      	ldr	r3, [pc, #48]	@ (8000344 <MX_USART2_UART_Init+0x4c>)
 8000312:	2200      	movs	r2, #0
 8000314:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000316:	4b0b      	ldr	r3, [pc, #44]	@ (8000344 <MX_USART2_UART_Init+0x4c>)
 8000318:	2200      	movs	r2, #0
 800031a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800031c:	4b09      	ldr	r3, [pc, #36]	@ (8000344 <MX_USART2_UART_Init+0x4c>)
 800031e:	220c      	movs	r2, #12
 8000320:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000322:	4b08      	ldr	r3, [pc, #32]	@ (8000344 <MX_USART2_UART_Init+0x4c>)
 8000324:	2200      	movs	r2, #0
 8000326:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000328:	4b06      	ldr	r3, [pc, #24]	@ (8000344 <MX_USART2_UART_Init+0x4c>)
 800032a:	2200      	movs	r2, #0
 800032c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800032e:	4805      	ldr	r0, [pc, #20]	@ (8000344 <MX_USART2_UART_Init+0x4c>)
 8000330:	f002 f913 	bl	800255a <HAL_UART_Init>
 8000334:	4603      	mov	r3, r0
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800033a:	f000 f869 	bl	8000410 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800033e:	bf00      	nop
 8000340:	bd80      	pop	{r7, pc}
 8000342:	bf00      	nop
 8000344:	200000d0 	.word	0x200000d0
 8000348:	40004400 	.word	0x40004400

0800034c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	b088      	sub	sp, #32
 8000350:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000352:	f107 0310 	add.w	r3, r7, #16
 8000356:	2200      	movs	r2, #0
 8000358:	601a      	str	r2, [r3, #0]
 800035a:	605a      	str	r2, [r3, #4]
 800035c:	609a      	str	r2, [r3, #8]
 800035e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000360:	4b28      	ldr	r3, [pc, #160]	@ (8000404 <MX_GPIO_Init+0xb8>)
 8000362:	699b      	ldr	r3, [r3, #24]
 8000364:	4a27      	ldr	r2, [pc, #156]	@ (8000404 <MX_GPIO_Init+0xb8>)
 8000366:	f043 0320 	orr.w	r3, r3, #32
 800036a:	6193      	str	r3, [r2, #24]
 800036c:	4b25      	ldr	r3, [pc, #148]	@ (8000404 <MX_GPIO_Init+0xb8>)
 800036e:	699b      	ldr	r3, [r3, #24]
 8000370:	f003 0320 	and.w	r3, r3, #32
 8000374:	60fb      	str	r3, [r7, #12]
 8000376:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000378:	4b22      	ldr	r3, [pc, #136]	@ (8000404 <MX_GPIO_Init+0xb8>)
 800037a:	699b      	ldr	r3, [r3, #24]
 800037c:	4a21      	ldr	r2, [pc, #132]	@ (8000404 <MX_GPIO_Init+0xb8>)
 800037e:	f043 0304 	orr.w	r3, r3, #4
 8000382:	6193      	str	r3, [r2, #24]
 8000384:	4b1f      	ldr	r3, [pc, #124]	@ (8000404 <MX_GPIO_Init+0xb8>)
 8000386:	699b      	ldr	r3, [r3, #24]
 8000388:	f003 0304 	and.w	r3, r3, #4
 800038c:	60bb      	str	r3, [r7, #8]
 800038e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000390:	4b1c      	ldr	r3, [pc, #112]	@ (8000404 <MX_GPIO_Init+0xb8>)
 8000392:	699b      	ldr	r3, [r3, #24]
 8000394:	4a1b      	ldr	r2, [pc, #108]	@ (8000404 <MX_GPIO_Init+0xb8>)
 8000396:	f043 0308 	orr.w	r3, r3, #8
 800039a:	6193      	str	r3, [r2, #24]
 800039c:	4b19      	ldr	r3, [pc, #100]	@ (8000404 <MX_GPIO_Init+0xb8>)
 800039e:	699b      	ldr	r3, [r3, #24]
 80003a0:	f003 0308 	and.w	r3, r3, #8
 80003a4:	607b      	str	r3, [r7, #4]
 80003a6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80003a8:	2200      	movs	r2, #0
 80003aa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80003ae:	4816      	ldr	r0, [pc, #88]	@ (8000408 <MX_GPIO_Init+0xbc>)
 80003b0:	f000 fefe 	bl	80011b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80003b4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80003b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80003ba:	4b14      	ldr	r3, [pc, #80]	@ (800040c <MX_GPIO_Init+0xc0>)
 80003bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003be:	2300      	movs	r3, #0
 80003c0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003c2:	f107 0310 	add.w	r3, r7, #16
 80003c6:	4619      	mov	r1, r3
 80003c8:	480f      	ldr	r0, [pc, #60]	@ (8000408 <MX_GPIO_Init+0xbc>)
 80003ca:	f000 fd6d 	bl	8000ea8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80003ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80003d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003d4:	2301      	movs	r3, #1
 80003d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003d8:	2300      	movs	r3, #0
 80003da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003dc:	2302      	movs	r3, #2
 80003de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003e0:	f107 0310 	add.w	r3, r7, #16
 80003e4:	4619      	mov	r1, r3
 80003e6:	4808      	ldr	r0, [pc, #32]	@ (8000408 <MX_GPIO_Init+0xbc>)
 80003e8:	f000 fd5e 	bl	8000ea8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80003ec:	2200      	movs	r2, #0
 80003ee:	2100      	movs	r1, #0
 80003f0:	2028      	movs	r0, #40	@ 0x28
 80003f2:	f000 fc70 	bl	8000cd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80003f6:	2028      	movs	r0, #40	@ 0x28
 80003f8:	f000 fc89 	bl	8000d0e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80003fc:	bf00      	nop
 80003fe:	3720      	adds	r7, #32
 8000400:	46bd      	mov	sp, r7
 8000402:	bd80      	pop	{r7, pc}
 8000404:	40021000 	.word	0x40021000
 8000408:	40010c00 	.word	0x40010c00
 800040c:	10110000 	.word	0x10110000

08000410 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000410:	b480      	push	{r7}
 8000412:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000414:	b672      	cpsid	i
}
 8000416:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000418:	bf00      	nop
 800041a:	e7fd      	b.n	8000418 <Error_Handler+0x8>

0800041c <SI44_Reset>:
    SI44_Read(SI44_REG_STATUS, buf, 1);
    return buf[0];
}

void SI44_Reset(void)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	b082      	sub	sp, #8
 8000420:	af00      	add	r7, sp, #0
    uint8_t reset = SI44_OPERATION_MODE_DEFAULT | 0b10000000;
 8000422:	2381      	movs	r3, #129	@ 0x81
 8000424:	71fb      	strb	r3, [r7, #7]
    SI44_Write(SI44_REG_CTRL1, &reset, 1);
 8000426:	1dfb      	adds	r3, r7, #7
 8000428:	2201      	movs	r2, #1
 800042a:	4619      	mov	r1, r3
 800042c:	2007      	movs	r0, #7
 800042e:	f000 f903 	bl	8000638 <SI44_Write>
}
 8000432:	bf00      	nop
 8000434:	3708      	adds	r7, #8
 8000436:	46bd      	mov	sp, r7
 8000438:	bd80      	pop	{r7, pc}

0800043a <SI44_Init>:

void SI44_Init(SPI_HandleTypeDef * hspi, GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800043a:	b580      	push	{r7, lr}
 800043c:	b084      	sub	sp, #16
 800043e:	af00      	add	r7, sp, #0
 8000440:	60f8      	str	r0, [r7, #12]
 8000442:	60b9      	str	r1, [r7, #8]
 8000444:	4613      	mov	r3, r2
 8000446:	80fb      	strh	r3, [r7, #6]
    SI44_IO_Init(hspi, GPIOx, GPIO_Pin);
 8000448:	88fb      	ldrh	r3, [r7, #6]
 800044a:	461a      	mov	r2, r3
 800044c:	68b9      	ldr	r1, [r7, #8]
 800044e:	68f8      	ldr	r0, [r7, #12]
 8000450:	f000 f958 	bl	8000704 <SI44_IO_Init>
    SI44_Reset();
 8000454:	f7ff ffe2 	bl	800041c <SI44_Reset>
    HAL_Delay(1000); //ToDo: Replace with registry check for Reset done
 8000458:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800045c:	f000 fb40 	bl	8000ae0 <HAL_Delay>
}
 8000460:	bf00      	nop
 8000462:	3710      	adds	r7, #16
 8000464:	46bd      	mov	sp, r7
 8000466:	bd80      	pop	{r7, pc}

08000468 <SI44_SetTXPower>:

void SI44_SetTXPower(SI44_TX_POWER power)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	b084      	sub	sp, #16
 800046c:	af00      	add	r7, sp, #0
 800046e:	4603      	mov	r3, r0
 8000470:	71fb      	strb	r3, [r7, #7]
    uint8_t reg_6d;
    //cte aktualni hodnotu
    SI44_Read(SI44_REG_TX_POWER, &reg_6d, 1);
 8000472:	f107 030f 	add.w	r3, r7, #15
 8000476:	2201      	movs	r2, #1
 8000478:	4619      	mov	r1, r3
 800047a:	206d      	movs	r0, #109	@ 0x6d
 800047c:	f000 f8aa 	bl	80005d4 <SI44_Read>
    //vynuluje TX cast
    reg_6d &= 0b11111000;
 8000480:	7bfb      	ldrb	r3, [r7, #15]
 8000482:	f023 0307 	bic.w	r3, r3, #7
 8000486:	b2db      	uxtb	r3, r3
 8000488:	73fb      	strb	r3, [r7, #15]

    reg_6d |= power; //ToDo: odstranit pojistku & 0b00000111
 800048a:	7bfa      	ldrb	r2, [r7, #15]
 800048c:	79fb      	ldrb	r3, [r7, #7]
 800048e:	4313      	orrs	r3, r2
 8000490:	b2db      	uxtb	r3, r3
 8000492:	73fb      	strb	r3, [r7, #15]

    SI44_Write(SI44_REG_TX_POWER, &reg_6d, 1);
 8000494:	f107 030f 	add.w	r3, r7, #15
 8000498:	2201      	movs	r2, #1
 800049a:	4619      	mov	r1, r3
 800049c:	206d      	movs	r0, #109	@ 0x6d
 800049e:	f000 f8cb 	bl	8000638 <SI44_Write>
}
 80004a2:	bf00      	nop
 80004a4:	3710      	adds	r7, #16
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bd80      	pop	{r7, pc}

080004aa <SI44_SendPacket>:

void SI44_SendPacket(uint8_t * buf, uint8_t length)
{
 80004aa:	b580      	push	{r7, lr}
 80004ac:	b082      	sub	sp, #8
 80004ae:	af00      	add	r7, sp, #0
 80004b0:	6078      	str	r0, [r7, #4]
 80004b2:	460b      	mov	r3, r1
 80004b4:	70fb      	strb	r3, [r7, #3]
    uint8_t b;
    SI44_ClearTXFIFO();
 80004b6:	f000 f821 	bl	80004fc <SI44_ClearTXFIFO>
    //SI44_Read(0x03, &b, 1); //IRQ for send isnt used, no need to clear IRQ when sending
    //SI44_Read(0x04, &b, 1);
    SI44_Write(0x3e, &length, 1); //not needed, variable length is used; we cant get the length in function if im not mistaken, its only an address now
 80004ba:	1cfb      	adds	r3, r7, #3
 80004bc:	2201      	movs	r2, #1
 80004be:	4619      	mov	r1, r3
 80004c0:	203e      	movs	r0, #62	@ 0x3e
 80004c2:	f000 f8b9 	bl	8000638 <SI44_Write>
    SI44_Write(SI44_REG_FIFO_ACCESS, buf, length);
 80004c6:	78fb      	ldrb	r3, [r7, #3]
 80004c8:	461a      	mov	r2, r3
 80004ca:	6879      	ldr	r1, [r7, #4]
 80004cc:	207f      	movs	r0, #127	@ 0x7f
 80004ce:	f000 f8b3 	bl	8000638 <SI44_Write>
    SI44_ResendPacket(); //Musí být samostatně aby se znovu zapnulo a vypnulo NSS - jinak nepoběží
 80004d2:	f000 f804 	bl	80004de <SI44_ResendPacket>
}
 80004d6:	bf00      	nop
 80004d8:	3708      	adds	r7, #8
 80004da:	46bd      	mov	sp, r7
 80004dc:	bd80      	pop	{r7, pc}

080004de <SI44_ResendPacket>:

void SI44_ResendPacket(void)
{
 80004de:	b580      	push	{r7, lr}
 80004e0:	b082      	sub	sp, #8
 80004e2:	af00      	add	r7, sp, #0
    uint8_t txon = SI44_OPERATION_MODE_DEFAULT | 0b00001000; //ToDo: Pozor aby se to nepremazlo s vysilanim
 80004e4:	2309      	movs	r3, #9
 80004e6:	71fb      	strb	r3, [r7, #7]
    SI44_Write(SI44_REG_CTRL1, &txon, 1);
 80004e8:	1dfb      	adds	r3, r7, #7
 80004ea:	2201      	movs	r2, #1
 80004ec:	4619      	mov	r1, r3
 80004ee:	2007      	movs	r0, #7
 80004f0:	f000 f8a2 	bl	8000638 <SI44_Write>
}
 80004f4:	bf00      	nop
 80004f6:	3708      	adds	r7, #8
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bd80      	pop	{r7, pc}

080004fc <SI44_ClearTXFIFO>:

void SI44_ClearTXFIFO(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0
    uint8_t a = 0b00000001;
 8000502:	2301      	movs	r3, #1
 8000504:	71fb      	strb	r3, [r7, #7]
    SI44_Write(SI44_REG_CTRL2, &a, 1);
 8000506:	1dfb      	adds	r3, r7, #7
 8000508:	2201      	movs	r2, #1
 800050a:	4619      	mov	r1, r3
 800050c:	2008      	movs	r0, #8
 800050e:	f000 f893 	bl	8000638 <SI44_Write>
    a = 0b00000000;
 8000512:	2300      	movs	r3, #0
 8000514:	71fb      	strb	r3, [r7, #7]
    SI44_Write(SI44_REG_CTRL2, &a, 1);
 8000516:	1dfb      	adds	r3, r7, #7
 8000518:	2201      	movs	r2, #1
 800051a:	4619      	mov	r1, r3
 800051c:	2008      	movs	r0, #8
 800051e:	f000 f88b 	bl	8000638 <SI44_Write>
}
 8000522:	bf00      	nop
 8000524:	3708      	adds	r7, #8
 8000526:	46bd      	mov	sp, r7
 8000528:	bd80      	pop	{r7, pc}
	...

0800052c <SI44_PresetConfig>:
    return t;
}*/

//--------------RX_NEW--------------- //ToDo: try greater SPI clock
void SI44_PresetConfig(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b082      	sub	sp, #8
 8000530:	af00      	add	r7, sp, #0
	for(uint16_t i = 0; i<SI4432_CONFIG_LEN;i++)
 8000532:	2300      	movs	r3, #0
 8000534:	80fb      	strh	r3, [r7, #6]
 8000536:	e00f      	b.n	8000558 <SI44_PresetConfig+0x2c>
	{
		SI44_Write(address[i], &byte[i], 1);
 8000538:	88fb      	ldrh	r3, [r7, #6]
 800053a:	4a0c      	ldr	r2, [pc, #48]	@ (800056c <SI44_PresetConfig+0x40>)
 800053c:	5cd0      	ldrb	r0, [r2, r3]
 800053e:	88fb      	ldrh	r3, [r7, #6]
 8000540:	4a0b      	ldr	r2, [pc, #44]	@ (8000570 <SI44_PresetConfig+0x44>)
 8000542:	4413      	add	r3, r2
 8000544:	2201      	movs	r2, #1
 8000546:	4619      	mov	r1, r3
 8000548:	f000 f876 	bl	8000638 <SI44_Write>
		HAL_Delay(1);
 800054c:	2001      	movs	r0, #1
 800054e:	f000 fac7 	bl	8000ae0 <HAL_Delay>
	for(uint16_t i = 0; i<SI4432_CONFIG_LEN;i++)
 8000552:	88fb      	ldrh	r3, [r7, #6]
 8000554:	3301      	adds	r3, #1
 8000556:	80fb      	strh	r3, [r7, #6]
 8000558:	4b06      	ldr	r3, [pc, #24]	@ (8000574 <SI44_PresetConfig+0x48>)
 800055a:	881b      	ldrh	r3, [r3, #0]
 800055c:	88fa      	ldrh	r2, [r7, #6]
 800055e:	429a      	cmp	r2, r3
 8000560:	d3ea      	bcc.n	8000538 <SI44_PresetConfig+0xc>
	}
}
 8000562:	bf00      	nop
 8000564:	bf00      	nop
 8000566:	3708      	adds	r7, #8
 8000568:	46bd      	mov	sp, r7
 800056a:	bd80      	pop	{r7, pc}
 800056c:	0800393c 	.word	0x0800393c
 8000570:	0800396c 	.word	0x0800396c
 8000574:	0800399a 	.word	0x0800399a

08000578 <SI44_SetAGCMode>:
{
    SI44_Write(SI44_REG_RX_BW, &bw_reg, 1);  // RX_BW register
}

void SI44_SetAGCMode(uint8_t agc_sett)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
 800057e:	4603      	mov	r3, r0
 8000580:	71fb      	strb	r3, [r7, #7]
    SI44_Write(SI44_AGC_OVERRIDE_1, &agc_sett, 1);
 8000582:	1dfb      	adds	r3, r7, #7
 8000584:	2201      	movs	r2, #1
 8000586:	4619      	mov	r1, r3
 8000588:	2069      	movs	r0, #105	@ 0x69
 800058a:	f000 f855 	bl	8000638 <SI44_Write>
}
 800058e:	bf00      	nop
 8000590:	3708      	adds	r7, #8
 8000592:	46bd      	mov	sp, r7
 8000594:	bd80      	pop	{r7, pc}

08000596 <SI44_SetInterrupts1>:

void SI44_SetInterrupts1(uint8_t it1)
{
 8000596:	b580      	push	{r7, lr}
 8000598:	b082      	sub	sp, #8
 800059a:	af00      	add	r7, sp, #0
 800059c:	4603      	mov	r3, r0
 800059e:	71fb      	strb	r3, [r7, #7]
    SI44_Write(SI44_INTERRUPT_ENABLE_1, &it1, 1);
 80005a0:	1dfb      	adds	r3, r7, #7
 80005a2:	2201      	movs	r2, #1
 80005a4:	4619      	mov	r1, r3
 80005a6:	2005      	movs	r0, #5
 80005a8:	f000 f846 	bl	8000638 <SI44_Write>
}
 80005ac:	bf00      	nop
 80005ae:	3708      	adds	r7, #8
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}

080005b4 <SI44_SetInterrupts2>:

void SI44_SetInterrupts2(uint8_t it2)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	4603      	mov	r3, r0
 80005bc:	71fb      	strb	r3, [r7, #7]
    SI44_Write(SI44_INTERRUPT_ENABLE_2, &it2, 1);
 80005be:	1dfb      	adds	r3, r7, #7
 80005c0:	2201      	movs	r2, #1
 80005c2:	4619      	mov	r1, r3
 80005c4:	2006      	movs	r0, #6
 80005c6:	f000 f837 	bl	8000638 <SI44_Write>
}
 80005ca:	bf00      	nop
 80005cc:	3708      	adds	r7, #8
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
	...

080005d4 <SI44_Read>:
    HAL_GPIO_WritePin(nss_port, nss_pin, GPIO_PIN_SET);

    // Data jsou nyní přímo v 'buf', není potřeba žádná kopírovací smyčka.
}*/
void SI44_Read(uint8_t reg, uint8_t * buf, uint8_t length)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b082      	sub	sp, #8
 80005d8:	af00      	add	r7, sp, #0
 80005da:	4603      	mov	r3, r0
 80005dc:	6039      	str	r1, [r7, #0]
 80005de:	71fb      	strb	r3, [r7, #7]
 80005e0:	4613      	mov	r3, r2
 80005e2:	71bb      	strb	r3, [r7, #6]
	//addreses range of SI is only 7 bit 0b0xxxxxxx/0b1xxxxxxx -> MSB 8bit defines whether its read from register or write to register operation
	//reg = reg & 0b01111111; //makes sure its read operation, not nessesarry; predano hodnotou, muzu menit
	//ToDo: Change to IT (DMA has greater overhead and IT will be more efficeint for <64 bytes)
    HAL_GPIO_WritePin(nss_port, nss_pin, GPIO_PIN_RESET);
 80005e4:	4b11      	ldr	r3, [pc, #68]	@ (800062c <SI44_Read+0x58>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	4a11      	ldr	r2, [pc, #68]	@ (8000630 <SI44_Read+0x5c>)
 80005ea:	8811      	ldrh	r1, [r2, #0]
 80005ec:	2200      	movs	r2, #0
 80005ee:	4618      	mov	r0, r3
 80005f0:	f000 fdde 	bl	80011b0 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(spi_interface, &reg, 1, 100);
 80005f4:	4b0f      	ldr	r3, [pc, #60]	@ (8000634 <SI44_Read+0x60>)
 80005f6:	6818      	ldr	r0, [r3, #0]
 80005f8:	1df9      	adds	r1, r7, #7
 80005fa:	2364      	movs	r3, #100	@ 0x64
 80005fc:	2201      	movs	r2, #1
 80005fe:	f001 fa9b 	bl	8001b38 <HAL_SPI_Transmit>

    HAL_SPI_Receive(spi_interface, buf, length, 100);
 8000602:	4b0c      	ldr	r3, [pc, #48]	@ (8000634 <SI44_Read+0x60>)
 8000604:	6818      	ldr	r0, [r3, #0]
 8000606:	79bb      	ldrb	r3, [r7, #6]
 8000608:	b29a      	uxth	r2, r3
 800060a:	2364      	movs	r3, #100	@ 0x64
 800060c:	6839      	ldr	r1, [r7, #0]
 800060e:	f001 fbd7 	bl	8001dc0 <HAL_SPI_Receive>

    HAL_GPIO_WritePin(nss_port, nss_pin, GPIO_PIN_SET);
 8000612:	4b06      	ldr	r3, [pc, #24]	@ (800062c <SI44_Read+0x58>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	4a06      	ldr	r2, [pc, #24]	@ (8000630 <SI44_Read+0x5c>)
 8000618:	8811      	ldrh	r1, [r2, #0]
 800061a:	2201      	movs	r2, #1
 800061c:	4618      	mov	r0, r3
 800061e:	f000 fdc7 	bl	80011b0 <HAL_GPIO_WritePin>
}
 8000622:	bf00      	nop
 8000624:	3708      	adds	r7, #8
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	20000120 	.word	0x20000120
 8000630:	20000124 	.word	0x20000124
 8000634:	2000011c 	.word	0x2000011c

08000638 <SI44_Write>:


void SI44_Write(uint8_t reg, uint8_t * buf, uint8_t length)
{
 8000638:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800063c:	b085      	sub	sp, #20
 800063e:	af00      	add	r7, sp, #0
 8000640:	4603      	mov	r3, r0
 8000642:	6039      	str	r1, [r7, #0]
 8000644:	71fb      	strb	r3, [r7, #7]
 8000646:	4613      	mov	r3, r2
 8000648:	71bb      	strb	r3, [r7, #6]
 800064a:	466b      	mov	r3, sp
 800064c:	461e      	mov	r6, r3
    uint8_t b[length + 1]; //ToDo: allocate non variable; ToDo: memcpy
 800064e:	79bb      	ldrb	r3, [r7, #6]
 8000650:	1c59      	adds	r1, r3, #1
 8000652:	1e4b      	subs	r3, r1, #1
 8000654:	60fb      	str	r3, [r7, #12]
 8000656:	460a      	mov	r2, r1
 8000658:	2300      	movs	r3, #0
 800065a:	4690      	mov	r8, r2
 800065c:	4699      	mov	r9, r3
 800065e:	f04f 0200 	mov.w	r2, #0
 8000662:	f04f 0300 	mov.w	r3, #0
 8000666:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800066a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800066e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000672:	460a      	mov	r2, r1
 8000674:	2300      	movs	r3, #0
 8000676:	4614      	mov	r4, r2
 8000678:	461d      	mov	r5, r3
 800067a:	f04f 0200 	mov.w	r2, #0
 800067e:	f04f 0300 	mov.w	r3, #0
 8000682:	00eb      	lsls	r3, r5, #3
 8000684:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000688:	00e2      	lsls	r2, r4, #3
 800068a:	460b      	mov	r3, r1
 800068c:	3307      	adds	r3, #7
 800068e:	08db      	lsrs	r3, r3, #3
 8000690:	00db      	lsls	r3, r3, #3
 8000692:	ebad 0d03 	sub.w	sp, sp, r3
 8000696:	466b      	mov	r3, sp
 8000698:	3300      	adds	r3, #0
 800069a:	60bb      	str	r3, [r7, #8]
    b[0] = reg | 0b10000000; //write operation; (MSB=0 mean read)
 800069c:	79fb      	ldrb	r3, [r7, #7]
 800069e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80006a2:	b2da      	uxtb	r2, r3
 80006a4:	68bb      	ldr	r3, [r7, #8]
 80006a6:	701a      	strb	r2, [r3, #0]
    memcpy(&b[1], buf, length);
 80006a8:	68bb      	ldr	r3, [r7, #8]
 80006aa:	3301      	adds	r3, #1
 80006ac:	79ba      	ldrb	r2, [r7, #6]
 80006ae:	6839      	ldr	r1, [r7, #0]
 80006b0:	4618      	mov	r0, r3
 80006b2:	f002 fcdb 	bl	800306c <memcpy>
    HAL_GPIO_WritePin(nss_port, nss_pin, GPIO_PIN_RESET);
 80006b6:	4b10      	ldr	r3, [pc, #64]	@ (80006f8 <SI44_Write+0xc0>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	4a10      	ldr	r2, [pc, #64]	@ (80006fc <SI44_Write+0xc4>)
 80006bc:	8811      	ldrh	r1, [r2, #0]
 80006be:	2200      	movs	r2, #0
 80006c0:	4618      	mov	r0, r3
 80006c2:	f000 fd75 	bl	80011b0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(spi_interface, b, length + 1, 100);
 80006c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000700 <SI44_Write+0xc8>)
 80006c8:	6818      	ldr	r0, [r3, #0]
 80006ca:	79bb      	ldrb	r3, [r7, #6]
 80006cc:	b29b      	uxth	r3, r3
 80006ce:	3301      	adds	r3, #1
 80006d0:	b29a      	uxth	r2, r3
 80006d2:	2364      	movs	r3, #100	@ 0x64
 80006d4:	68b9      	ldr	r1, [r7, #8]
 80006d6:	f001 fa2f 	bl	8001b38 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(nss_port, nss_pin, GPIO_PIN_SET);
 80006da:	4b07      	ldr	r3, [pc, #28]	@ (80006f8 <SI44_Write+0xc0>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	4a07      	ldr	r2, [pc, #28]	@ (80006fc <SI44_Write+0xc4>)
 80006e0:	8811      	ldrh	r1, [r2, #0]
 80006e2:	2201      	movs	r2, #1
 80006e4:	4618      	mov	r0, r3
 80006e6:	f000 fd63 	bl	80011b0 <HAL_GPIO_WritePin>
 80006ea:	46b5      	mov	sp, r6
}
 80006ec:	bf00      	nop
 80006ee:	3714      	adds	r7, #20
 80006f0:	46bd      	mov	sp, r7
 80006f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80006f6:	bf00      	nop
 80006f8:	20000120 	.word	0x20000120
 80006fc:	20000124 	.word	0x20000124
 8000700:	2000011c 	.word	0x2000011c

08000704 <SI44_IO_Init>:
    HAL_GPIO_WritePin(nss_port, nss_pin, GPIO_PIN_RESET);
    HAL_SPI_Transmit_IT(spi_interface, si44_tx_buf, length + 1);
}

void SI44_IO_Init(SPI_HandleTypeDef * hspi, GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000704:	b480      	push	{r7}
 8000706:	b085      	sub	sp, #20
 8000708:	af00      	add	r7, sp, #0
 800070a:	60f8      	str	r0, [r7, #12]
 800070c:	60b9      	str	r1, [r7, #8]
 800070e:	4613      	mov	r3, r2
 8000710:	80fb      	strh	r3, [r7, #6]
    spi_interface = hspi;
 8000712:	4a07      	ldr	r2, [pc, #28]	@ (8000730 <SI44_IO_Init+0x2c>)
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	6013      	str	r3, [r2, #0]
    nss_port = GPIOx;
 8000718:	4a06      	ldr	r2, [pc, #24]	@ (8000734 <SI44_IO_Init+0x30>)
 800071a:	68bb      	ldr	r3, [r7, #8]
 800071c:	6013      	str	r3, [r2, #0]
    nss_pin = GPIO_Pin;
 800071e:	4a06      	ldr	r2, [pc, #24]	@ (8000738 <SI44_IO_Init+0x34>)
 8000720:	88fb      	ldrh	r3, [r7, #6]
 8000722:	8013      	strh	r3, [r2, #0]
}
 8000724:	bf00      	nop
 8000726:	3714      	adds	r7, #20
 8000728:	46bd      	mov	sp, r7
 800072a:	bc80      	pop	{r7}
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	2000011c 	.word	0x2000011c
 8000734:	20000120 	.word	0x20000120
 8000738:	20000124 	.word	0x20000124

0800073c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800073c:	b480      	push	{r7}
 800073e:	b085      	sub	sp, #20
 8000740:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000742:	4b15      	ldr	r3, [pc, #84]	@ (8000798 <HAL_MspInit+0x5c>)
 8000744:	699b      	ldr	r3, [r3, #24]
 8000746:	4a14      	ldr	r2, [pc, #80]	@ (8000798 <HAL_MspInit+0x5c>)
 8000748:	f043 0301 	orr.w	r3, r3, #1
 800074c:	6193      	str	r3, [r2, #24]
 800074e:	4b12      	ldr	r3, [pc, #72]	@ (8000798 <HAL_MspInit+0x5c>)
 8000750:	699b      	ldr	r3, [r3, #24]
 8000752:	f003 0301 	and.w	r3, r3, #1
 8000756:	60bb      	str	r3, [r7, #8]
 8000758:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800075a:	4b0f      	ldr	r3, [pc, #60]	@ (8000798 <HAL_MspInit+0x5c>)
 800075c:	69db      	ldr	r3, [r3, #28]
 800075e:	4a0e      	ldr	r2, [pc, #56]	@ (8000798 <HAL_MspInit+0x5c>)
 8000760:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000764:	61d3      	str	r3, [r2, #28]
 8000766:	4b0c      	ldr	r3, [pc, #48]	@ (8000798 <HAL_MspInit+0x5c>)
 8000768:	69db      	ldr	r3, [r3, #28]
 800076a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800076e:	607b      	str	r3, [r7, #4]
 8000770:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000772:	4b0a      	ldr	r3, [pc, #40]	@ (800079c <HAL_MspInit+0x60>)
 8000774:	685b      	ldr	r3, [r3, #4]
 8000776:	60fb      	str	r3, [r7, #12]
 8000778:	68fb      	ldr	r3, [r7, #12]
 800077a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800077e:	60fb      	str	r3, [r7, #12]
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000786:	60fb      	str	r3, [r7, #12]
 8000788:	4a04      	ldr	r2, [pc, #16]	@ (800079c <HAL_MspInit+0x60>)
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800078e:	bf00      	nop
 8000790:	3714      	adds	r7, #20
 8000792:	46bd      	mov	sp, r7
 8000794:	bc80      	pop	{r7}
 8000796:	4770      	bx	lr
 8000798:	40021000 	.word	0x40021000
 800079c:	40010000 	.word	0x40010000

080007a0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b088      	sub	sp, #32
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a8:	f107 0310 	add.w	r3, r7, #16
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	605a      	str	r2, [r3, #4]
 80007b2:	609a      	str	r2, [r3, #8]
 80007b4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	4a1c      	ldr	r2, [pc, #112]	@ (800082c <HAL_SPI_MspInit+0x8c>)
 80007bc:	4293      	cmp	r3, r2
 80007be:	d131      	bne.n	8000824 <HAL_SPI_MspInit+0x84>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80007c0:	4b1b      	ldr	r3, [pc, #108]	@ (8000830 <HAL_SPI_MspInit+0x90>)
 80007c2:	69db      	ldr	r3, [r3, #28]
 80007c4:	4a1a      	ldr	r2, [pc, #104]	@ (8000830 <HAL_SPI_MspInit+0x90>)
 80007c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007ca:	61d3      	str	r3, [r2, #28]
 80007cc:	4b18      	ldr	r3, [pc, #96]	@ (8000830 <HAL_SPI_MspInit+0x90>)
 80007ce:	69db      	ldr	r3, [r3, #28]
 80007d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007d4:	60fb      	str	r3, [r7, #12]
 80007d6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007d8:	4b15      	ldr	r3, [pc, #84]	@ (8000830 <HAL_SPI_MspInit+0x90>)
 80007da:	699b      	ldr	r3, [r3, #24]
 80007dc:	4a14      	ldr	r2, [pc, #80]	@ (8000830 <HAL_SPI_MspInit+0x90>)
 80007de:	f043 0308 	orr.w	r3, r3, #8
 80007e2:	6193      	str	r3, [r2, #24]
 80007e4:	4b12      	ldr	r3, [pc, #72]	@ (8000830 <HAL_SPI_MspInit+0x90>)
 80007e6:	699b      	ldr	r3, [r3, #24]
 80007e8:	f003 0308 	and.w	r3, r3, #8
 80007ec:	60bb      	str	r3, [r7, #8]
 80007ee:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80007f0:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80007f4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007f6:	2302      	movs	r3, #2
 80007f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007fa:	2303      	movs	r3, #3
 80007fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007fe:	f107 0310 	add.w	r3, r7, #16
 8000802:	4619      	mov	r1, r3
 8000804:	480b      	ldr	r0, [pc, #44]	@ (8000834 <HAL_SPI_MspInit+0x94>)
 8000806:	f000 fb4f 	bl	8000ea8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800080a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800080e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000810:	2300      	movs	r3, #0
 8000812:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000814:	2300      	movs	r3, #0
 8000816:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000818:	f107 0310 	add.w	r3, r7, #16
 800081c:	4619      	mov	r1, r3
 800081e:	4805      	ldr	r0, [pc, #20]	@ (8000834 <HAL_SPI_MspInit+0x94>)
 8000820:	f000 fb42 	bl	8000ea8 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8000824:	bf00      	nop
 8000826:	3720      	adds	r7, #32
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}
 800082c:	40003800 	.word	0x40003800
 8000830:	40021000 	.word	0x40021000
 8000834:	40010c00 	.word	0x40010c00

08000838 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b088      	sub	sp, #32
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000840:	f107 0310 	add.w	r3, r7, #16
 8000844:	2200      	movs	r2, #0
 8000846:	601a      	str	r2, [r3, #0]
 8000848:	605a      	str	r2, [r3, #4]
 800084a:	609a      	str	r2, [r3, #8]
 800084c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	4a1f      	ldr	r2, [pc, #124]	@ (80008d0 <HAL_UART_MspInit+0x98>)
 8000854:	4293      	cmp	r3, r2
 8000856:	d137      	bne.n	80008c8 <HAL_UART_MspInit+0x90>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000858:	4b1e      	ldr	r3, [pc, #120]	@ (80008d4 <HAL_UART_MspInit+0x9c>)
 800085a:	69db      	ldr	r3, [r3, #28]
 800085c:	4a1d      	ldr	r2, [pc, #116]	@ (80008d4 <HAL_UART_MspInit+0x9c>)
 800085e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000862:	61d3      	str	r3, [r2, #28]
 8000864:	4b1b      	ldr	r3, [pc, #108]	@ (80008d4 <HAL_UART_MspInit+0x9c>)
 8000866:	69db      	ldr	r3, [r3, #28]
 8000868:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800086c:	60fb      	str	r3, [r7, #12]
 800086e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000870:	4b18      	ldr	r3, [pc, #96]	@ (80008d4 <HAL_UART_MspInit+0x9c>)
 8000872:	699b      	ldr	r3, [r3, #24]
 8000874:	4a17      	ldr	r2, [pc, #92]	@ (80008d4 <HAL_UART_MspInit+0x9c>)
 8000876:	f043 0304 	orr.w	r3, r3, #4
 800087a:	6193      	str	r3, [r2, #24]
 800087c:	4b15      	ldr	r3, [pc, #84]	@ (80008d4 <HAL_UART_MspInit+0x9c>)
 800087e:	699b      	ldr	r3, [r3, #24]
 8000880:	f003 0304 	and.w	r3, r3, #4
 8000884:	60bb      	str	r3, [r7, #8]
 8000886:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000888:	2304      	movs	r3, #4
 800088a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800088c:	2302      	movs	r3, #2
 800088e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000890:	2303      	movs	r3, #3
 8000892:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000894:	f107 0310 	add.w	r3, r7, #16
 8000898:	4619      	mov	r1, r3
 800089a:	480f      	ldr	r0, [pc, #60]	@ (80008d8 <HAL_UART_MspInit+0xa0>)
 800089c:	f000 fb04 	bl	8000ea8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80008a0:	2308      	movs	r3, #8
 80008a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008a4:	2300      	movs	r3, #0
 80008a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a8:	2300      	movs	r3, #0
 80008aa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ac:	f107 0310 	add.w	r3, r7, #16
 80008b0:	4619      	mov	r1, r3
 80008b2:	4809      	ldr	r0, [pc, #36]	@ (80008d8 <HAL_UART_MspInit+0xa0>)
 80008b4:	f000 faf8 	bl	8000ea8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80008b8:	2200      	movs	r2, #0
 80008ba:	2100      	movs	r1, #0
 80008bc:	2026      	movs	r0, #38	@ 0x26
 80008be:	f000 fa0a 	bl	8000cd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80008c2:	2026      	movs	r0, #38	@ 0x26
 80008c4:	f000 fa23 	bl	8000d0e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80008c8:	bf00      	nop
 80008ca:	3720      	adds	r7, #32
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	40004400 	.word	0x40004400
 80008d4:	40021000 	.word	0x40021000
 80008d8:	40010800 	.word	0x40010800

080008dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008e0:	bf00      	nop
 80008e2:	e7fd      	b.n	80008e0 <NMI_Handler+0x4>

080008e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008e8:	bf00      	nop
 80008ea:	e7fd      	b.n	80008e8 <HardFault_Handler+0x4>

080008ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008f0:	bf00      	nop
 80008f2:	e7fd      	b.n	80008f0 <MemManage_Handler+0x4>

080008f4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008f8:	bf00      	nop
 80008fa:	e7fd      	b.n	80008f8 <BusFault_Handler+0x4>

080008fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000900:	bf00      	nop
 8000902:	e7fd      	b.n	8000900 <UsageFault_Handler+0x4>

08000904 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000908:	bf00      	nop
 800090a:	46bd      	mov	sp, r7
 800090c:	bc80      	pop	{r7}
 800090e:	4770      	bx	lr

08000910 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000914:	bf00      	nop
 8000916:	46bd      	mov	sp, r7
 8000918:	bc80      	pop	{r7}
 800091a:	4770      	bx	lr

0800091c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000920:	bf00      	nop
 8000922:	46bd      	mov	sp, r7
 8000924:	bc80      	pop	{r7}
 8000926:	4770      	bx	lr

08000928 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800092c:	f000 f8bc 	bl	8000aa8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000930:	bf00      	nop
 8000932:	bd80      	pop	{r7, pc}

08000934 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000938:	4802      	ldr	r0, [pc, #8]	@ (8000944 <USART2_IRQHandler+0x10>)
 800093a:	f001 fe5f 	bl	80025fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800093e:	bf00      	nop
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	200000d0 	.word	0x200000d0

08000948 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 800094c:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8000950:	f000 fc46 	bl	80011e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000954:	bf00      	nop
 8000956:	bd80      	pop	{r7, pc}

08000958 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b086      	sub	sp, #24
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000960:	4a14      	ldr	r2, [pc, #80]	@ (80009b4 <_sbrk+0x5c>)
 8000962:	4b15      	ldr	r3, [pc, #84]	@ (80009b8 <_sbrk+0x60>)
 8000964:	1ad3      	subs	r3, r2, r3
 8000966:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000968:	697b      	ldr	r3, [r7, #20]
 800096a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800096c:	4b13      	ldr	r3, [pc, #76]	@ (80009bc <_sbrk+0x64>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	2b00      	cmp	r3, #0
 8000972:	d102      	bne.n	800097a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000974:	4b11      	ldr	r3, [pc, #68]	@ (80009bc <_sbrk+0x64>)
 8000976:	4a12      	ldr	r2, [pc, #72]	@ (80009c0 <_sbrk+0x68>)
 8000978:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800097a:	4b10      	ldr	r3, [pc, #64]	@ (80009bc <_sbrk+0x64>)
 800097c:	681a      	ldr	r2, [r3, #0]
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	4413      	add	r3, r2
 8000982:	693a      	ldr	r2, [r7, #16]
 8000984:	429a      	cmp	r2, r3
 8000986:	d207      	bcs.n	8000998 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000988:	f002 fb44 	bl	8003014 <__errno>
 800098c:	4603      	mov	r3, r0
 800098e:	220c      	movs	r2, #12
 8000990:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000992:	f04f 33ff 	mov.w	r3, #4294967295
 8000996:	e009      	b.n	80009ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000998:	4b08      	ldr	r3, [pc, #32]	@ (80009bc <_sbrk+0x64>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800099e:	4b07      	ldr	r3, [pc, #28]	@ (80009bc <_sbrk+0x64>)
 80009a0:	681a      	ldr	r2, [r3, #0]
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	4413      	add	r3, r2
 80009a6:	4a05      	ldr	r2, [pc, #20]	@ (80009bc <_sbrk+0x64>)
 80009a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009aa:	68fb      	ldr	r3, [r7, #12]
}
 80009ac:	4618      	mov	r0, r3
 80009ae:	3718      	adds	r7, #24
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	20005000 	.word	0x20005000
 80009b8:	00000400 	.word	0x00000400
 80009bc:	20000128 	.word	0x20000128
 80009c0:	20000278 	.word	0x20000278

080009c4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009c8:	bf00      	nop
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bc80      	pop	{r7}
 80009ce:	4770      	bx	lr

080009d0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80009d0:	f7ff fff8 	bl	80009c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009d4:	480b      	ldr	r0, [pc, #44]	@ (8000a04 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80009d6:	490c      	ldr	r1, [pc, #48]	@ (8000a08 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80009d8:	4a0c      	ldr	r2, [pc, #48]	@ (8000a0c <LoopFillZerobss+0x16>)
  movs r3, #0
 80009da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009dc:	e002      	b.n	80009e4 <LoopCopyDataInit>

080009de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009e2:	3304      	adds	r3, #4

080009e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009e8:	d3f9      	bcc.n	80009de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009ea:	4a09      	ldr	r2, [pc, #36]	@ (8000a10 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80009ec:	4c09      	ldr	r4, [pc, #36]	@ (8000a14 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80009ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009f0:	e001      	b.n	80009f6 <LoopFillZerobss>

080009f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009f4:	3204      	adds	r2, #4

080009f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009f8:	d3fb      	bcc.n	80009f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009fa:	f002 fb11 	bl	8003020 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009fe:	f7ff fbb9 	bl	8000174 <main>
  bx lr
 8000a02:	4770      	bx	lr
  ldr r0, =_sdata
 8000a04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a08:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000a0c:	08003a04 	.word	0x08003a04
  ldr r2, =_sbss
 8000a10:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000a14:	20000278 	.word	0x20000278

08000a18 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a18:	e7fe      	b.n	8000a18 <ADC1_2_IRQHandler>
	...

08000a1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a20:	4b08      	ldr	r3, [pc, #32]	@ (8000a44 <HAL_Init+0x28>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	4a07      	ldr	r2, [pc, #28]	@ (8000a44 <HAL_Init+0x28>)
 8000a26:	f043 0310 	orr.w	r3, r3, #16
 8000a2a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a2c:	2003      	movs	r0, #3
 8000a2e:	f000 f947 	bl	8000cc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a32:	200f      	movs	r0, #15
 8000a34:	f000 f808 	bl	8000a48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a38:	f7ff fe80 	bl	800073c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a3c:	2300      	movs	r3, #0
}
 8000a3e:	4618      	mov	r0, r3
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	40022000 	.word	0x40022000

08000a48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a50:	4b12      	ldr	r3, [pc, #72]	@ (8000a9c <HAL_InitTick+0x54>)
 8000a52:	681a      	ldr	r2, [r3, #0]
 8000a54:	4b12      	ldr	r3, [pc, #72]	@ (8000aa0 <HAL_InitTick+0x58>)
 8000a56:	781b      	ldrb	r3, [r3, #0]
 8000a58:	4619      	mov	r1, r3
 8000a5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a66:	4618      	mov	r0, r3
 8000a68:	f000 f95f 	bl	8000d2a <HAL_SYSTICK_Config>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d001      	beq.n	8000a76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a72:	2301      	movs	r3, #1
 8000a74:	e00e      	b.n	8000a94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	2b0f      	cmp	r3, #15
 8000a7a:	d80a      	bhi.n	8000a92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	6879      	ldr	r1, [r7, #4]
 8000a80:	f04f 30ff 	mov.w	r0, #4294967295
 8000a84:	f000 f927 	bl	8000cd6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a88:	4a06      	ldr	r2, [pc, #24]	@ (8000aa4 <HAL_InitTick+0x5c>)
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	e000      	b.n	8000a94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a92:	2301      	movs	r3, #1
}
 8000a94:	4618      	mov	r0, r3
 8000a96:	3708      	adds	r7, #8
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	20000000 	.word	0x20000000
 8000aa0:	20000008 	.word	0x20000008
 8000aa4:	20000004 	.word	0x20000004

08000aa8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000aac:	4b05      	ldr	r3, [pc, #20]	@ (8000ac4 <HAL_IncTick+0x1c>)
 8000aae:	781b      	ldrb	r3, [r3, #0]
 8000ab0:	461a      	mov	r2, r3
 8000ab2:	4b05      	ldr	r3, [pc, #20]	@ (8000ac8 <HAL_IncTick+0x20>)
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	4413      	add	r3, r2
 8000ab8:	4a03      	ldr	r2, [pc, #12]	@ (8000ac8 <HAL_IncTick+0x20>)
 8000aba:	6013      	str	r3, [r2, #0]
}
 8000abc:	bf00      	nop
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bc80      	pop	{r7}
 8000ac2:	4770      	bx	lr
 8000ac4:	20000008 	.word	0x20000008
 8000ac8:	2000012c 	.word	0x2000012c

08000acc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0
  return uwTick;
 8000ad0:	4b02      	ldr	r3, [pc, #8]	@ (8000adc <HAL_GetTick+0x10>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
}
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bc80      	pop	{r7}
 8000ada:	4770      	bx	lr
 8000adc:	2000012c 	.word	0x2000012c

08000ae0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b084      	sub	sp, #16
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ae8:	f7ff fff0 	bl	8000acc <HAL_GetTick>
 8000aec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000af8:	d005      	beq.n	8000b06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000afa:	4b0a      	ldr	r3, [pc, #40]	@ (8000b24 <HAL_Delay+0x44>)
 8000afc:	781b      	ldrb	r3, [r3, #0]
 8000afe:	461a      	mov	r2, r3
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	4413      	add	r3, r2
 8000b04:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b06:	bf00      	nop
 8000b08:	f7ff ffe0 	bl	8000acc <HAL_GetTick>
 8000b0c:	4602      	mov	r2, r0
 8000b0e:	68bb      	ldr	r3, [r7, #8]
 8000b10:	1ad3      	subs	r3, r2, r3
 8000b12:	68fa      	ldr	r2, [r7, #12]
 8000b14:	429a      	cmp	r2, r3
 8000b16:	d8f7      	bhi.n	8000b08 <HAL_Delay+0x28>
  {
  }
}
 8000b18:	bf00      	nop
 8000b1a:	bf00      	nop
 8000b1c:	3710      	adds	r7, #16
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	20000008 	.word	0x20000008

08000b28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b085      	sub	sp, #20
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	f003 0307 	and.w	r3, r3, #7
 8000b36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b38:	4b0c      	ldr	r3, [pc, #48]	@ (8000b6c <__NVIC_SetPriorityGrouping+0x44>)
 8000b3a:	68db      	ldr	r3, [r3, #12]
 8000b3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b3e:	68ba      	ldr	r2, [r7, #8]
 8000b40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b44:	4013      	ands	r3, r2
 8000b46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b4c:	68bb      	ldr	r3, [r7, #8]
 8000b4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b50:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b5a:	4a04      	ldr	r2, [pc, #16]	@ (8000b6c <__NVIC_SetPriorityGrouping+0x44>)
 8000b5c:	68bb      	ldr	r3, [r7, #8]
 8000b5e:	60d3      	str	r3, [r2, #12]
}
 8000b60:	bf00      	nop
 8000b62:	3714      	adds	r7, #20
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bc80      	pop	{r7}
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop
 8000b6c:	e000ed00 	.word	0xe000ed00

08000b70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b74:	4b04      	ldr	r3, [pc, #16]	@ (8000b88 <__NVIC_GetPriorityGrouping+0x18>)
 8000b76:	68db      	ldr	r3, [r3, #12]
 8000b78:	0a1b      	lsrs	r3, r3, #8
 8000b7a:	f003 0307 	and.w	r3, r3, #7
}
 8000b7e:	4618      	mov	r0, r3
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bc80      	pop	{r7}
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop
 8000b88:	e000ed00 	.word	0xe000ed00

08000b8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b083      	sub	sp, #12
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	4603      	mov	r3, r0
 8000b94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	db0b      	blt.n	8000bb6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b9e:	79fb      	ldrb	r3, [r7, #7]
 8000ba0:	f003 021f 	and.w	r2, r3, #31
 8000ba4:	4906      	ldr	r1, [pc, #24]	@ (8000bc0 <__NVIC_EnableIRQ+0x34>)
 8000ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000baa:	095b      	lsrs	r3, r3, #5
 8000bac:	2001      	movs	r0, #1
 8000bae:	fa00 f202 	lsl.w	r2, r0, r2
 8000bb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000bb6:	bf00      	nop
 8000bb8:	370c      	adds	r7, #12
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bc80      	pop	{r7}
 8000bbe:	4770      	bx	lr
 8000bc0:	e000e100 	.word	0xe000e100

08000bc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	b083      	sub	sp, #12
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	4603      	mov	r3, r0
 8000bcc:	6039      	str	r1, [r7, #0]
 8000bce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	db0a      	blt.n	8000bee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bd8:	683b      	ldr	r3, [r7, #0]
 8000bda:	b2da      	uxtb	r2, r3
 8000bdc:	490c      	ldr	r1, [pc, #48]	@ (8000c10 <__NVIC_SetPriority+0x4c>)
 8000bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000be2:	0112      	lsls	r2, r2, #4
 8000be4:	b2d2      	uxtb	r2, r2
 8000be6:	440b      	add	r3, r1
 8000be8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bec:	e00a      	b.n	8000c04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	b2da      	uxtb	r2, r3
 8000bf2:	4908      	ldr	r1, [pc, #32]	@ (8000c14 <__NVIC_SetPriority+0x50>)
 8000bf4:	79fb      	ldrb	r3, [r7, #7]
 8000bf6:	f003 030f 	and.w	r3, r3, #15
 8000bfa:	3b04      	subs	r3, #4
 8000bfc:	0112      	lsls	r2, r2, #4
 8000bfe:	b2d2      	uxtb	r2, r2
 8000c00:	440b      	add	r3, r1
 8000c02:	761a      	strb	r2, [r3, #24]
}
 8000c04:	bf00      	nop
 8000c06:	370c      	adds	r7, #12
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bc80      	pop	{r7}
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	e000e100 	.word	0xe000e100
 8000c14:	e000ed00 	.word	0xe000ed00

08000c18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b089      	sub	sp, #36	@ 0x24
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	60f8      	str	r0, [r7, #12]
 8000c20:	60b9      	str	r1, [r7, #8]
 8000c22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	f003 0307 	and.w	r3, r3, #7
 8000c2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c2c:	69fb      	ldr	r3, [r7, #28]
 8000c2e:	f1c3 0307 	rsb	r3, r3, #7
 8000c32:	2b04      	cmp	r3, #4
 8000c34:	bf28      	it	cs
 8000c36:	2304      	movcs	r3, #4
 8000c38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c3a:	69fb      	ldr	r3, [r7, #28]
 8000c3c:	3304      	adds	r3, #4
 8000c3e:	2b06      	cmp	r3, #6
 8000c40:	d902      	bls.n	8000c48 <NVIC_EncodePriority+0x30>
 8000c42:	69fb      	ldr	r3, [r7, #28]
 8000c44:	3b03      	subs	r3, #3
 8000c46:	e000      	b.n	8000c4a <NVIC_EncodePriority+0x32>
 8000c48:	2300      	movs	r3, #0
 8000c4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c4c:	f04f 32ff 	mov.w	r2, #4294967295
 8000c50:	69bb      	ldr	r3, [r7, #24]
 8000c52:	fa02 f303 	lsl.w	r3, r2, r3
 8000c56:	43da      	mvns	r2, r3
 8000c58:	68bb      	ldr	r3, [r7, #8]
 8000c5a:	401a      	ands	r2, r3
 8000c5c:	697b      	ldr	r3, [r7, #20]
 8000c5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c60:	f04f 31ff 	mov.w	r1, #4294967295
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	fa01 f303 	lsl.w	r3, r1, r3
 8000c6a:	43d9      	mvns	r1, r3
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c70:	4313      	orrs	r3, r2
         );
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	3724      	adds	r7, #36	@ 0x24
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bc80      	pop	{r7}
 8000c7a:	4770      	bx	lr

08000c7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	3b01      	subs	r3, #1
 8000c88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c8c:	d301      	bcc.n	8000c92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c8e:	2301      	movs	r3, #1
 8000c90:	e00f      	b.n	8000cb2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c92:	4a0a      	ldr	r2, [pc, #40]	@ (8000cbc <SysTick_Config+0x40>)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	3b01      	subs	r3, #1
 8000c98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c9a:	210f      	movs	r1, #15
 8000c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000ca0:	f7ff ff90 	bl	8000bc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ca4:	4b05      	ldr	r3, [pc, #20]	@ (8000cbc <SysTick_Config+0x40>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000caa:	4b04      	ldr	r3, [pc, #16]	@ (8000cbc <SysTick_Config+0x40>)
 8000cac:	2207      	movs	r2, #7
 8000cae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cb0:	2300      	movs	r3, #0
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	3708      	adds	r7, #8
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	e000e010 	.word	0xe000e010

08000cc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cc8:	6878      	ldr	r0, [r7, #4]
 8000cca:	f7ff ff2d 	bl	8000b28 <__NVIC_SetPriorityGrouping>
}
 8000cce:	bf00      	nop
 8000cd0:	3708      	adds	r7, #8
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}

08000cd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000cd6:	b580      	push	{r7, lr}
 8000cd8:	b086      	sub	sp, #24
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	4603      	mov	r3, r0
 8000cde:	60b9      	str	r1, [r7, #8]
 8000ce0:	607a      	str	r2, [r7, #4]
 8000ce2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ce8:	f7ff ff42 	bl	8000b70 <__NVIC_GetPriorityGrouping>
 8000cec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cee:	687a      	ldr	r2, [r7, #4]
 8000cf0:	68b9      	ldr	r1, [r7, #8]
 8000cf2:	6978      	ldr	r0, [r7, #20]
 8000cf4:	f7ff ff90 	bl	8000c18 <NVIC_EncodePriority>
 8000cf8:	4602      	mov	r2, r0
 8000cfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cfe:	4611      	mov	r1, r2
 8000d00:	4618      	mov	r0, r3
 8000d02:	f7ff ff5f 	bl	8000bc4 <__NVIC_SetPriority>
}
 8000d06:	bf00      	nop
 8000d08:	3718      	adds	r7, #24
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}

08000d0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d0e:	b580      	push	{r7, lr}
 8000d10:	b082      	sub	sp, #8
 8000d12:	af00      	add	r7, sp, #0
 8000d14:	4603      	mov	r3, r0
 8000d16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f7ff ff35 	bl	8000b8c <__NVIC_EnableIRQ>
}
 8000d22:	bf00      	nop
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}

08000d2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d2a:	b580      	push	{r7, lr}
 8000d2c:	b082      	sub	sp, #8
 8000d2e:	af00      	add	r7, sp, #0
 8000d30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d32:	6878      	ldr	r0, [r7, #4]
 8000d34:	f7ff ffa2 	bl	8000c7c <SysTick_Config>
 8000d38:	4603      	mov	r3, r0
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	3708      	adds	r7, #8
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}

08000d42 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000d42:	b480      	push	{r7}
 8000d44:	b085      	sub	sp, #20
 8000d46:	af00      	add	r7, sp, #0
 8000d48:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000d54:	b2db      	uxtb	r3, r3
 8000d56:	2b02      	cmp	r3, #2
 8000d58:	d008      	beq.n	8000d6c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	2204      	movs	r2, #4
 8000d5e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	2200      	movs	r2, #0
 8000d64:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	e020      	b.n	8000dae <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	681a      	ldr	r2, [r3, #0]
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f022 020e 	bic.w	r2, r2, #14
 8000d7a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	681a      	ldr	r2, [r3, #0]
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f022 0201 	bic.w	r2, r2, #1
 8000d8a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000d94:	2101      	movs	r1, #1
 8000d96:	fa01 f202 	lsl.w	r2, r1, r2
 8000d9a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	2201      	movs	r2, #1
 8000da0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	2200      	movs	r2, #0
 8000da8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000dac:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	3714      	adds	r7, #20
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bc80      	pop	{r7}
 8000db6:	4770      	bx	lr

08000db8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b084      	sub	sp, #16
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000dca:	b2db      	uxtb	r3, r3
 8000dcc:	2b02      	cmp	r3, #2
 8000dce:	d005      	beq.n	8000ddc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	2204      	movs	r2, #4
 8000dd4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	73fb      	strb	r3, [r7, #15]
 8000dda:	e051      	b.n	8000e80 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	681a      	ldr	r2, [r3, #0]
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f022 020e 	bic.w	r2, r2, #14
 8000dea:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	681a      	ldr	r2, [r3, #0]
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	f022 0201 	bic.w	r2, r2, #1
 8000dfa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a22      	ldr	r2, [pc, #136]	@ (8000e8c <HAL_DMA_Abort_IT+0xd4>)
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d029      	beq.n	8000e5a <HAL_DMA_Abort_IT+0xa2>
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	4a21      	ldr	r2, [pc, #132]	@ (8000e90 <HAL_DMA_Abort_IT+0xd8>)
 8000e0c:	4293      	cmp	r3, r2
 8000e0e:	d022      	beq.n	8000e56 <HAL_DMA_Abort_IT+0x9e>
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4a1f      	ldr	r2, [pc, #124]	@ (8000e94 <HAL_DMA_Abort_IT+0xdc>)
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d01a      	beq.n	8000e50 <HAL_DMA_Abort_IT+0x98>
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	4a1e      	ldr	r2, [pc, #120]	@ (8000e98 <HAL_DMA_Abort_IT+0xe0>)
 8000e20:	4293      	cmp	r3, r2
 8000e22:	d012      	beq.n	8000e4a <HAL_DMA_Abort_IT+0x92>
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4a1c      	ldr	r2, [pc, #112]	@ (8000e9c <HAL_DMA_Abort_IT+0xe4>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d00a      	beq.n	8000e44 <HAL_DMA_Abort_IT+0x8c>
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	4a1b      	ldr	r2, [pc, #108]	@ (8000ea0 <HAL_DMA_Abort_IT+0xe8>)
 8000e34:	4293      	cmp	r3, r2
 8000e36:	d102      	bne.n	8000e3e <HAL_DMA_Abort_IT+0x86>
 8000e38:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000e3c:	e00e      	b.n	8000e5c <HAL_DMA_Abort_IT+0xa4>
 8000e3e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000e42:	e00b      	b.n	8000e5c <HAL_DMA_Abort_IT+0xa4>
 8000e44:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e48:	e008      	b.n	8000e5c <HAL_DMA_Abort_IT+0xa4>
 8000e4a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e4e:	e005      	b.n	8000e5c <HAL_DMA_Abort_IT+0xa4>
 8000e50:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e54:	e002      	b.n	8000e5c <HAL_DMA_Abort_IT+0xa4>
 8000e56:	2310      	movs	r3, #16
 8000e58:	e000      	b.n	8000e5c <HAL_DMA_Abort_IT+0xa4>
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	4a11      	ldr	r2, [pc, #68]	@ (8000ea4 <HAL_DMA_Abort_IT+0xec>)
 8000e5e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	2201      	movs	r2, #1
 8000e64:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d003      	beq.n	8000e80 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e7c:	6878      	ldr	r0, [r7, #4]
 8000e7e:	4798      	blx	r3
    } 
  }
  return status;
 8000e80:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	3710      	adds	r7, #16
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	40020008 	.word	0x40020008
 8000e90:	4002001c 	.word	0x4002001c
 8000e94:	40020030 	.word	0x40020030
 8000e98:	40020044 	.word	0x40020044
 8000e9c:	40020058 	.word	0x40020058
 8000ea0:	4002006c 	.word	0x4002006c
 8000ea4:	40020000 	.word	0x40020000

08000ea8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b08b      	sub	sp, #44	@ 0x2c
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
 8000eb0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000eba:	e169      	b.n	8001190 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	69fa      	ldr	r2, [r7, #28]
 8000ecc:	4013      	ands	r3, r2
 8000ece:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000ed0:	69ba      	ldr	r2, [r7, #24]
 8000ed2:	69fb      	ldr	r3, [r7, #28]
 8000ed4:	429a      	cmp	r2, r3
 8000ed6:	f040 8158 	bne.w	800118a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	4a9a      	ldr	r2, [pc, #616]	@ (8001148 <HAL_GPIO_Init+0x2a0>)
 8000ee0:	4293      	cmp	r3, r2
 8000ee2:	d05e      	beq.n	8000fa2 <HAL_GPIO_Init+0xfa>
 8000ee4:	4a98      	ldr	r2, [pc, #608]	@ (8001148 <HAL_GPIO_Init+0x2a0>)
 8000ee6:	4293      	cmp	r3, r2
 8000ee8:	d875      	bhi.n	8000fd6 <HAL_GPIO_Init+0x12e>
 8000eea:	4a98      	ldr	r2, [pc, #608]	@ (800114c <HAL_GPIO_Init+0x2a4>)
 8000eec:	4293      	cmp	r3, r2
 8000eee:	d058      	beq.n	8000fa2 <HAL_GPIO_Init+0xfa>
 8000ef0:	4a96      	ldr	r2, [pc, #600]	@ (800114c <HAL_GPIO_Init+0x2a4>)
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	d86f      	bhi.n	8000fd6 <HAL_GPIO_Init+0x12e>
 8000ef6:	4a96      	ldr	r2, [pc, #600]	@ (8001150 <HAL_GPIO_Init+0x2a8>)
 8000ef8:	4293      	cmp	r3, r2
 8000efa:	d052      	beq.n	8000fa2 <HAL_GPIO_Init+0xfa>
 8000efc:	4a94      	ldr	r2, [pc, #592]	@ (8001150 <HAL_GPIO_Init+0x2a8>)
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d869      	bhi.n	8000fd6 <HAL_GPIO_Init+0x12e>
 8000f02:	4a94      	ldr	r2, [pc, #592]	@ (8001154 <HAL_GPIO_Init+0x2ac>)
 8000f04:	4293      	cmp	r3, r2
 8000f06:	d04c      	beq.n	8000fa2 <HAL_GPIO_Init+0xfa>
 8000f08:	4a92      	ldr	r2, [pc, #584]	@ (8001154 <HAL_GPIO_Init+0x2ac>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d863      	bhi.n	8000fd6 <HAL_GPIO_Init+0x12e>
 8000f0e:	4a92      	ldr	r2, [pc, #584]	@ (8001158 <HAL_GPIO_Init+0x2b0>)
 8000f10:	4293      	cmp	r3, r2
 8000f12:	d046      	beq.n	8000fa2 <HAL_GPIO_Init+0xfa>
 8000f14:	4a90      	ldr	r2, [pc, #576]	@ (8001158 <HAL_GPIO_Init+0x2b0>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d85d      	bhi.n	8000fd6 <HAL_GPIO_Init+0x12e>
 8000f1a:	2b12      	cmp	r3, #18
 8000f1c:	d82a      	bhi.n	8000f74 <HAL_GPIO_Init+0xcc>
 8000f1e:	2b12      	cmp	r3, #18
 8000f20:	d859      	bhi.n	8000fd6 <HAL_GPIO_Init+0x12e>
 8000f22:	a201      	add	r2, pc, #4	@ (adr r2, 8000f28 <HAL_GPIO_Init+0x80>)
 8000f24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f28:	08000fa3 	.word	0x08000fa3
 8000f2c:	08000f7d 	.word	0x08000f7d
 8000f30:	08000f8f 	.word	0x08000f8f
 8000f34:	08000fd1 	.word	0x08000fd1
 8000f38:	08000fd7 	.word	0x08000fd7
 8000f3c:	08000fd7 	.word	0x08000fd7
 8000f40:	08000fd7 	.word	0x08000fd7
 8000f44:	08000fd7 	.word	0x08000fd7
 8000f48:	08000fd7 	.word	0x08000fd7
 8000f4c:	08000fd7 	.word	0x08000fd7
 8000f50:	08000fd7 	.word	0x08000fd7
 8000f54:	08000fd7 	.word	0x08000fd7
 8000f58:	08000fd7 	.word	0x08000fd7
 8000f5c:	08000fd7 	.word	0x08000fd7
 8000f60:	08000fd7 	.word	0x08000fd7
 8000f64:	08000fd7 	.word	0x08000fd7
 8000f68:	08000fd7 	.word	0x08000fd7
 8000f6c:	08000f85 	.word	0x08000f85
 8000f70:	08000f99 	.word	0x08000f99
 8000f74:	4a79      	ldr	r2, [pc, #484]	@ (800115c <HAL_GPIO_Init+0x2b4>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d013      	beq.n	8000fa2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000f7a:	e02c      	b.n	8000fd6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	68db      	ldr	r3, [r3, #12]
 8000f80:	623b      	str	r3, [r7, #32]
          break;
 8000f82:	e029      	b.n	8000fd8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	68db      	ldr	r3, [r3, #12]
 8000f88:	3304      	adds	r3, #4
 8000f8a:	623b      	str	r3, [r7, #32]
          break;
 8000f8c:	e024      	b.n	8000fd8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	68db      	ldr	r3, [r3, #12]
 8000f92:	3308      	adds	r3, #8
 8000f94:	623b      	str	r3, [r7, #32]
          break;
 8000f96:	e01f      	b.n	8000fd8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	68db      	ldr	r3, [r3, #12]
 8000f9c:	330c      	adds	r3, #12
 8000f9e:	623b      	str	r3, [r7, #32]
          break;
 8000fa0:	e01a      	b.n	8000fd8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	689b      	ldr	r3, [r3, #8]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d102      	bne.n	8000fb0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000faa:	2304      	movs	r3, #4
 8000fac:	623b      	str	r3, [r7, #32]
          break;
 8000fae:	e013      	b.n	8000fd8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	689b      	ldr	r3, [r3, #8]
 8000fb4:	2b01      	cmp	r3, #1
 8000fb6:	d105      	bne.n	8000fc4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000fb8:	2308      	movs	r3, #8
 8000fba:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	69fa      	ldr	r2, [r7, #28]
 8000fc0:	611a      	str	r2, [r3, #16]
          break;
 8000fc2:	e009      	b.n	8000fd8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000fc4:	2308      	movs	r3, #8
 8000fc6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	69fa      	ldr	r2, [r7, #28]
 8000fcc:	615a      	str	r2, [r3, #20]
          break;
 8000fce:	e003      	b.n	8000fd8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	623b      	str	r3, [r7, #32]
          break;
 8000fd4:	e000      	b.n	8000fd8 <HAL_GPIO_Init+0x130>
          break;
 8000fd6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000fd8:	69bb      	ldr	r3, [r7, #24]
 8000fda:	2bff      	cmp	r3, #255	@ 0xff
 8000fdc:	d801      	bhi.n	8000fe2 <HAL_GPIO_Init+0x13a>
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	e001      	b.n	8000fe6 <HAL_GPIO_Init+0x13e>
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	3304      	adds	r3, #4
 8000fe6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000fe8:	69bb      	ldr	r3, [r7, #24]
 8000fea:	2bff      	cmp	r3, #255	@ 0xff
 8000fec:	d802      	bhi.n	8000ff4 <HAL_GPIO_Init+0x14c>
 8000fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ff0:	009b      	lsls	r3, r3, #2
 8000ff2:	e002      	b.n	8000ffa <HAL_GPIO_Init+0x152>
 8000ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ff6:	3b08      	subs	r3, #8
 8000ff8:	009b      	lsls	r3, r3, #2
 8000ffa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	210f      	movs	r1, #15
 8001002:	693b      	ldr	r3, [r7, #16]
 8001004:	fa01 f303 	lsl.w	r3, r1, r3
 8001008:	43db      	mvns	r3, r3
 800100a:	401a      	ands	r2, r3
 800100c:	6a39      	ldr	r1, [r7, #32]
 800100e:	693b      	ldr	r3, [r7, #16]
 8001010:	fa01 f303 	lsl.w	r3, r1, r3
 8001014:	431a      	orrs	r2, r3
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001022:	2b00      	cmp	r3, #0
 8001024:	f000 80b1 	beq.w	800118a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001028:	4b4d      	ldr	r3, [pc, #308]	@ (8001160 <HAL_GPIO_Init+0x2b8>)
 800102a:	699b      	ldr	r3, [r3, #24]
 800102c:	4a4c      	ldr	r2, [pc, #304]	@ (8001160 <HAL_GPIO_Init+0x2b8>)
 800102e:	f043 0301 	orr.w	r3, r3, #1
 8001032:	6193      	str	r3, [r2, #24]
 8001034:	4b4a      	ldr	r3, [pc, #296]	@ (8001160 <HAL_GPIO_Init+0x2b8>)
 8001036:	699b      	ldr	r3, [r3, #24]
 8001038:	f003 0301 	and.w	r3, r3, #1
 800103c:	60bb      	str	r3, [r7, #8]
 800103e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001040:	4a48      	ldr	r2, [pc, #288]	@ (8001164 <HAL_GPIO_Init+0x2bc>)
 8001042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001044:	089b      	lsrs	r3, r3, #2
 8001046:	3302      	adds	r3, #2
 8001048:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800104c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800104e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001050:	f003 0303 	and.w	r3, r3, #3
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	220f      	movs	r2, #15
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	43db      	mvns	r3, r3
 800105e:	68fa      	ldr	r2, [r7, #12]
 8001060:	4013      	ands	r3, r2
 8001062:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	4a40      	ldr	r2, [pc, #256]	@ (8001168 <HAL_GPIO_Init+0x2c0>)
 8001068:	4293      	cmp	r3, r2
 800106a:	d013      	beq.n	8001094 <HAL_GPIO_Init+0x1ec>
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	4a3f      	ldr	r2, [pc, #252]	@ (800116c <HAL_GPIO_Init+0x2c4>)
 8001070:	4293      	cmp	r3, r2
 8001072:	d00d      	beq.n	8001090 <HAL_GPIO_Init+0x1e8>
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	4a3e      	ldr	r2, [pc, #248]	@ (8001170 <HAL_GPIO_Init+0x2c8>)
 8001078:	4293      	cmp	r3, r2
 800107a:	d007      	beq.n	800108c <HAL_GPIO_Init+0x1e4>
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	4a3d      	ldr	r2, [pc, #244]	@ (8001174 <HAL_GPIO_Init+0x2cc>)
 8001080:	4293      	cmp	r3, r2
 8001082:	d101      	bne.n	8001088 <HAL_GPIO_Init+0x1e0>
 8001084:	2303      	movs	r3, #3
 8001086:	e006      	b.n	8001096 <HAL_GPIO_Init+0x1ee>
 8001088:	2304      	movs	r3, #4
 800108a:	e004      	b.n	8001096 <HAL_GPIO_Init+0x1ee>
 800108c:	2302      	movs	r3, #2
 800108e:	e002      	b.n	8001096 <HAL_GPIO_Init+0x1ee>
 8001090:	2301      	movs	r3, #1
 8001092:	e000      	b.n	8001096 <HAL_GPIO_Init+0x1ee>
 8001094:	2300      	movs	r3, #0
 8001096:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001098:	f002 0203 	and.w	r2, r2, #3
 800109c:	0092      	lsls	r2, r2, #2
 800109e:	4093      	lsls	r3, r2
 80010a0:	68fa      	ldr	r2, [r7, #12]
 80010a2:	4313      	orrs	r3, r2
 80010a4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80010a6:	492f      	ldr	r1, [pc, #188]	@ (8001164 <HAL_GPIO_Init+0x2bc>)
 80010a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010aa:	089b      	lsrs	r3, r3, #2
 80010ac:	3302      	adds	r3, #2
 80010ae:	68fa      	ldr	r2, [r7, #12]
 80010b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d006      	beq.n	80010ce <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80010c0:	4b2d      	ldr	r3, [pc, #180]	@ (8001178 <HAL_GPIO_Init+0x2d0>)
 80010c2:	689a      	ldr	r2, [r3, #8]
 80010c4:	492c      	ldr	r1, [pc, #176]	@ (8001178 <HAL_GPIO_Init+0x2d0>)
 80010c6:	69bb      	ldr	r3, [r7, #24]
 80010c8:	4313      	orrs	r3, r2
 80010ca:	608b      	str	r3, [r1, #8]
 80010cc:	e006      	b.n	80010dc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80010ce:	4b2a      	ldr	r3, [pc, #168]	@ (8001178 <HAL_GPIO_Init+0x2d0>)
 80010d0:	689a      	ldr	r2, [r3, #8]
 80010d2:	69bb      	ldr	r3, [r7, #24]
 80010d4:	43db      	mvns	r3, r3
 80010d6:	4928      	ldr	r1, [pc, #160]	@ (8001178 <HAL_GPIO_Init+0x2d0>)
 80010d8:	4013      	ands	r3, r2
 80010da:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d006      	beq.n	80010f6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80010e8:	4b23      	ldr	r3, [pc, #140]	@ (8001178 <HAL_GPIO_Init+0x2d0>)
 80010ea:	68da      	ldr	r2, [r3, #12]
 80010ec:	4922      	ldr	r1, [pc, #136]	@ (8001178 <HAL_GPIO_Init+0x2d0>)
 80010ee:	69bb      	ldr	r3, [r7, #24]
 80010f0:	4313      	orrs	r3, r2
 80010f2:	60cb      	str	r3, [r1, #12]
 80010f4:	e006      	b.n	8001104 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80010f6:	4b20      	ldr	r3, [pc, #128]	@ (8001178 <HAL_GPIO_Init+0x2d0>)
 80010f8:	68da      	ldr	r2, [r3, #12]
 80010fa:	69bb      	ldr	r3, [r7, #24]
 80010fc:	43db      	mvns	r3, r3
 80010fe:	491e      	ldr	r1, [pc, #120]	@ (8001178 <HAL_GPIO_Init+0x2d0>)
 8001100:	4013      	ands	r3, r2
 8001102:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800110c:	2b00      	cmp	r3, #0
 800110e:	d006      	beq.n	800111e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001110:	4b19      	ldr	r3, [pc, #100]	@ (8001178 <HAL_GPIO_Init+0x2d0>)
 8001112:	685a      	ldr	r2, [r3, #4]
 8001114:	4918      	ldr	r1, [pc, #96]	@ (8001178 <HAL_GPIO_Init+0x2d0>)
 8001116:	69bb      	ldr	r3, [r7, #24]
 8001118:	4313      	orrs	r3, r2
 800111a:	604b      	str	r3, [r1, #4]
 800111c:	e006      	b.n	800112c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800111e:	4b16      	ldr	r3, [pc, #88]	@ (8001178 <HAL_GPIO_Init+0x2d0>)
 8001120:	685a      	ldr	r2, [r3, #4]
 8001122:	69bb      	ldr	r3, [r7, #24]
 8001124:	43db      	mvns	r3, r3
 8001126:	4914      	ldr	r1, [pc, #80]	@ (8001178 <HAL_GPIO_Init+0x2d0>)
 8001128:	4013      	ands	r3, r2
 800112a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001134:	2b00      	cmp	r3, #0
 8001136:	d021      	beq.n	800117c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001138:	4b0f      	ldr	r3, [pc, #60]	@ (8001178 <HAL_GPIO_Init+0x2d0>)
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	490e      	ldr	r1, [pc, #56]	@ (8001178 <HAL_GPIO_Init+0x2d0>)
 800113e:	69bb      	ldr	r3, [r7, #24]
 8001140:	4313      	orrs	r3, r2
 8001142:	600b      	str	r3, [r1, #0]
 8001144:	e021      	b.n	800118a <HAL_GPIO_Init+0x2e2>
 8001146:	bf00      	nop
 8001148:	10320000 	.word	0x10320000
 800114c:	10310000 	.word	0x10310000
 8001150:	10220000 	.word	0x10220000
 8001154:	10210000 	.word	0x10210000
 8001158:	10120000 	.word	0x10120000
 800115c:	10110000 	.word	0x10110000
 8001160:	40021000 	.word	0x40021000
 8001164:	40010000 	.word	0x40010000
 8001168:	40010800 	.word	0x40010800
 800116c:	40010c00 	.word	0x40010c00
 8001170:	40011000 	.word	0x40011000
 8001174:	40011400 	.word	0x40011400
 8001178:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800117c:	4b0b      	ldr	r3, [pc, #44]	@ (80011ac <HAL_GPIO_Init+0x304>)
 800117e:	681a      	ldr	r2, [r3, #0]
 8001180:	69bb      	ldr	r3, [r7, #24]
 8001182:	43db      	mvns	r3, r3
 8001184:	4909      	ldr	r1, [pc, #36]	@ (80011ac <HAL_GPIO_Init+0x304>)
 8001186:	4013      	ands	r3, r2
 8001188:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800118a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800118c:	3301      	adds	r3, #1
 800118e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	681a      	ldr	r2, [r3, #0]
 8001194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001196:	fa22 f303 	lsr.w	r3, r2, r3
 800119a:	2b00      	cmp	r3, #0
 800119c:	f47f ae8e 	bne.w	8000ebc <HAL_GPIO_Init+0x14>
  }
}
 80011a0:	bf00      	nop
 80011a2:	bf00      	nop
 80011a4:	372c      	adds	r7, #44	@ 0x2c
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bc80      	pop	{r7}
 80011aa:	4770      	bx	lr
 80011ac:	40010400 	.word	0x40010400

080011b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
 80011b8:	460b      	mov	r3, r1
 80011ba:	807b      	strh	r3, [r7, #2]
 80011bc:	4613      	mov	r3, r2
 80011be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80011c0:	787b      	ldrb	r3, [r7, #1]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d003      	beq.n	80011ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011c6:	887a      	ldrh	r2, [r7, #2]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80011cc:	e003      	b.n	80011d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80011ce:	887b      	ldrh	r3, [r7, #2]
 80011d0:	041a      	lsls	r2, r3, #16
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	611a      	str	r2, [r3, #16]
}
 80011d6:	bf00      	nop
 80011d8:	370c      	adds	r7, #12
 80011da:	46bd      	mov	sp, r7
 80011dc:	bc80      	pop	{r7}
 80011de:	4770      	bx	lr

080011e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	4603      	mov	r3, r0
 80011e8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80011ea:	4b08      	ldr	r3, [pc, #32]	@ (800120c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80011ec:	695a      	ldr	r2, [r3, #20]
 80011ee:	88fb      	ldrh	r3, [r7, #6]
 80011f0:	4013      	ands	r3, r2
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d006      	beq.n	8001204 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80011f6:	4a05      	ldr	r2, [pc, #20]	@ (800120c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80011f8:	88fb      	ldrh	r3, [r7, #6]
 80011fa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80011fc:	88fb      	ldrh	r3, [r7, #6]
 80011fe:	4618      	mov	r0, r3
 8001200:	f7fe ffa4 	bl	800014c <HAL_GPIO_EXTI_Callback>
  }
}
 8001204:	bf00      	nop
 8001206:	3708      	adds	r7, #8
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40010400 	.word	0x40010400

08001210 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b086      	sub	sp, #24
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d101      	bne.n	8001222 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800121e:	2301      	movs	r3, #1
 8001220:	e272      	b.n	8001708 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f003 0301 	and.w	r3, r3, #1
 800122a:	2b00      	cmp	r3, #0
 800122c:	f000 8087 	beq.w	800133e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001230:	4b92      	ldr	r3, [pc, #584]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	f003 030c 	and.w	r3, r3, #12
 8001238:	2b04      	cmp	r3, #4
 800123a:	d00c      	beq.n	8001256 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800123c:	4b8f      	ldr	r3, [pc, #572]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	f003 030c 	and.w	r3, r3, #12
 8001244:	2b08      	cmp	r3, #8
 8001246:	d112      	bne.n	800126e <HAL_RCC_OscConfig+0x5e>
 8001248:	4b8c      	ldr	r3, [pc, #560]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001250:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001254:	d10b      	bne.n	800126e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001256:	4b89      	ldr	r3, [pc, #548]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800125e:	2b00      	cmp	r3, #0
 8001260:	d06c      	beq.n	800133c <HAL_RCC_OscConfig+0x12c>
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d168      	bne.n	800133c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800126a:	2301      	movs	r3, #1
 800126c:	e24c      	b.n	8001708 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001276:	d106      	bne.n	8001286 <HAL_RCC_OscConfig+0x76>
 8001278:	4b80      	ldr	r3, [pc, #512]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a7f      	ldr	r2, [pc, #508]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 800127e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001282:	6013      	str	r3, [r2, #0]
 8001284:	e02e      	b.n	80012e4 <HAL_RCC_OscConfig+0xd4>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d10c      	bne.n	80012a8 <HAL_RCC_OscConfig+0x98>
 800128e:	4b7b      	ldr	r3, [pc, #492]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4a7a      	ldr	r2, [pc, #488]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 8001294:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001298:	6013      	str	r3, [r2, #0]
 800129a:	4b78      	ldr	r3, [pc, #480]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4a77      	ldr	r2, [pc, #476]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 80012a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80012a4:	6013      	str	r3, [r2, #0]
 80012a6:	e01d      	b.n	80012e4 <HAL_RCC_OscConfig+0xd4>
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80012b0:	d10c      	bne.n	80012cc <HAL_RCC_OscConfig+0xbc>
 80012b2:	4b72      	ldr	r3, [pc, #456]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4a71      	ldr	r2, [pc, #452]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 80012b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012bc:	6013      	str	r3, [r2, #0]
 80012be:	4b6f      	ldr	r3, [pc, #444]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	4a6e      	ldr	r2, [pc, #440]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 80012c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012c8:	6013      	str	r3, [r2, #0]
 80012ca:	e00b      	b.n	80012e4 <HAL_RCC_OscConfig+0xd4>
 80012cc:	4b6b      	ldr	r3, [pc, #428]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a6a      	ldr	r2, [pc, #424]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 80012d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80012d6:	6013      	str	r3, [r2, #0]
 80012d8:	4b68      	ldr	r3, [pc, #416]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a67      	ldr	r2, [pc, #412]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 80012de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80012e2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d013      	beq.n	8001314 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012ec:	f7ff fbee 	bl	8000acc <HAL_GetTick>
 80012f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012f2:	e008      	b.n	8001306 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012f4:	f7ff fbea 	bl	8000acc <HAL_GetTick>
 80012f8:	4602      	mov	r2, r0
 80012fa:	693b      	ldr	r3, [r7, #16]
 80012fc:	1ad3      	subs	r3, r2, r3
 80012fe:	2b64      	cmp	r3, #100	@ 0x64
 8001300:	d901      	bls.n	8001306 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001302:	2303      	movs	r3, #3
 8001304:	e200      	b.n	8001708 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001306:	4b5d      	ldr	r3, [pc, #372]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800130e:	2b00      	cmp	r3, #0
 8001310:	d0f0      	beq.n	80012f4 <HAL_RCC_OscConfig+0xe4>
 8001312:	e014      	b.n	800133e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001314:	f7ff fbda 	bl	8000acc <HAL_GetTick>
 8001318:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800131a:	e008      	b.n	800132e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800131c:	f7ff fbd6 	bl	8000acc <HAL_GetTick>
 8001320:	4602      	mov	r2, r0
 8001322:	693b      	ldr	r3, [r7, #16]
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	2b64      	cmp	r3, #100	@ 0x64
 8001328:	d901      	bls.n	800132e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800132a:	2303      	movs	r3, #3
 800132c:	e1ec      	b.n	8001708 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800132e:	4b53      	ldr	r3, [pc, #332]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001336:	2b00      	cmp	r3, #0
 8001338:	d1f0      	bne.n	800131c <HAL_RCC_OscConfig+0x10c>
 800133a:	e000      	b.n	800133e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800133c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f003 0302 	and.w	r3, r3, #2
 8001346:	2b00      	cmp	r3, #0
 8001348:	d063      	beq.n	8001412 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800134a:	4b4c      	ldr	r3, [pc, #304]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	f003 030c 	and.w	r3, r3, #12
 8001352:	2b00      	cmp	r3, #0
 8001354:	d00b      	beq.n	800136e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001356:	4b49      	ldr	r3, [pc, #292]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	f003 030c 	and.w	r3, r3, #12
 800135e:	2b08      	cmp	r3, #8
 8001360:	d11c      	bne.n	800139c <HAL_RCC_OscConfig+0x18c>
 8001362:	4b46      	ldr	r3, [pc, #280]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800136a:	2b00      	cmp	r3, #0
 800136c:	d116      	bne.n	800139c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800136e:	4b43      	ldr	r3, [pc, #268]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f003 0302 	and.w	r3, r3, #2
 8001376:	2b00      	cmp	r3, #0
 8001378:	d005      	beq.n	8001386 <HAL_RCC_OscConfig+0x176>
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	691b      	ldr	r3, [r3, #16]
 800137e:	2b01      	cmp	r3, #1
 8001380:	d001      	beq.n	8001386 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001382:	2301      	movs	r3, #1
 8001384:	e1c0      	b.n	8001708 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001386:	4b3d      	ldr	r3, [pc, #244]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	695b      	ldr	r3, [r3, #20]
 8001392:	00db      	lsls	r3, r3, #3
 8001394:	4939      	ldr	r1, [pc, #228]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 8001396:	4313      	orrs	r3, r2
 8001398:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800139a:	e03a      	b.n	8001412 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	691b      	ldr	r3, [r3, #16]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d020      	beq.n	80013e6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013a4:	4b36      	ldr	r3, [pc, #216]	@ (8001480 <HAL_RCC_OscConfig+0x270>)
 80013a6:	2201      	movs	r2, #1
 80013a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013aa:	f7ff fb8f 	bl	8000acc <HAL_GetTick>
 80013ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013b0:	e008      	b.n	80013c4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013b2:	f7ff fb8b 	bl	8000acc <HAL_GetTick>
 80013b6:	4602      	mov	r2, r0
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	1ad3      	subs	r3, r2, r3
 80013bc:	2b02      	cmp	r3, #2
 80013be:	d901      	bls.n	80013c4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80013c0:	2303      	movs	r3, #3
 80013c2:	e1a1      	b.n	8001708 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013c4:	4b2d      	ldr	r3, [pc, #180]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f003 0302 	and.w	r3, r3, #2
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d0f0      	beq.n	80013b2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013d0:	4b2a      	ldr	r3, [pc, #168]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	695b      	ldr	r3, [r3, #20]
 80013dc:	00db      	lsls	r3, r3, #3
 80013de:	4927      	ldr	r1, [pc, #156]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 80013e0:	4313      	orrs	r3, r2
 80013e2:	600b      	str	r3, [r1, #0]
 80013e4:	e015      	b.n	8001412 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013e6:	4b26      	ldr	r3, [pc, #152]	@ (8001480 <HAL_RCC_OscConfig+0x270>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013ec:	f7ff fb6e 	bl	8000acc <HAL_GetTick>
 80013f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013f2:	e008      	b.n	8001406 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013f4:	f7ff fb6a 	bl	8000acc <HAL_GetTick>
 80013f8:	4602      	mov	r2, r0
 80013fa:	693b      	ldr	r3, [r7, #16]
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	2b02      	cmp	r3, #2
 8001400:	d901      	bls.n	8001406 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001402:	2303      	movs	r3, #3
 8001404:	e180      	b.n	8001708 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001406:	4b1d      	ldr	r3, [pc, #116]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f003 0302 	and.w	r3, r3, #2
 800140e:	2b00      	cmp	r3, #0
 8001410:	d1f0      	bne.n	80013f4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f003 0308 	and.w	r3, r3, #8
 800141a:	2b00      	cmp	r3, #0
 800141c:	d03a      	beq.n	8001494 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	699b      	ldr	r3, [r3, #24]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d019      	beq.n	800145a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001426:	4b17      	ldr	r3, [pc, #92]	@ (8001484 <HAL_RCC_OscConfig+0x274>)
 8001428:	2201      	movs	r2, #1
 800142a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800142c:	f7ff fb4e 	bl	8000acc <HAL_GetTick>
 8001430:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001432:	e008      	b.n	8001446 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001434:	f7ff fb4a 	bl	8000acc <HAL_GetTick>
 8001438:	4602      	mov	r2, r0
 800143a:	693b      	ldr	r3, [r7, #16]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	2b02      	cmp	r3, #2
 8001440:	d901      	bls.n	8001446 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001442:	2303      	movs	r3, #3
 8001444:	e160      	b.n	8001708 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001446:	4b0d      	ldr	r3, [pc, #52]	@ (800147c <HAL_RCC_OscConfig+0x26c>)
 8001448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800144a:	f003 0302 	and.w	r3, r3, #2
 800144e:	2b00      	cmp	r3, #0
 8001450:	d0f0      	beq.n	8001434 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001452:	2001      	movs	r0, #1
 8001454:	f000 face 	bl	80019f4 <RCC_Delay>
 8001458:	e01c      	b.n	8001494 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800145a:	4b0a      	ldr	r3, [pc, #40]	@ (8001484 <HAL_RCC_OscConfig+0x274>)
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001460:	f7ff fb34 	bl	8000acc <HAL_GetTick>
 8001464:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001466:	e00f      	b.n	8001488 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001468:	f7ff fb30 	bl	8000acc <HAL_GetTick>
 800146c:	4602      	mov	r2, r0
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	1ad3      	subs	r3, r2, r3
 8001472:	2b02      	cmp	r3, #2
 8001474:	d908      	bls.n	8001488 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001476:	2303      	movs	r3, #3
 8001478:	e146      	b.n	8001708 <HAL_RCC_OscConfig+0x4f8>
 800147a:	bf00      	nop
 800147c:	40021000 	.word	0x40021000
 8001480:	42420000 	.word	0x42420000
 8001484:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001488:	4b92      	ldr	r3, [pc, #584]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 800148a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800148c:	f003 0302 	and.w	r3, r3, #2
 8001490:	2b00      	cmp	r3, #0
 8001492:	d1e9      	bne.n	8001468 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f003 0304 	and.w	r3, r3, #4
 800149c:	2b00      	cmp	r3, #0
 800149e:	f000 80a6 	beq.w	80015ee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014a2:	2300      	movs	r3, #0
 80014a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014a6:	4b8b      	ldr	r3, [pc, #556]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 80014a8:	69db      	ldr	r3, [r3, #28]
 80014aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d10d      	bne.n	80014ce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014b2:	4b88      	ldr	r3, [pc, #544]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 80014b4:	69db      	ldr	r3, [r3, #28]
 80014b6:	4a87      	ldr	r2, [pc, #540]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 80014b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014bc:	61d3      	str	r3, [r2, #28]
 80014be:	4b85      	ldr	r3, [pc, #532]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 80014c0:	69db      	ldr	r3, [r3, #28]
 80014c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014c6:	60bb      	str	r3, [r7, #8]
 80014c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014ca:	2301      	movs	r3, #1
 80014cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014ce:	4b82      	ldr	r3, [pc, #520]	@ (80016d8 <HAL_RCC_OscConfig+0x4c8>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d118      	bne.n	800150c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014da:	4b7f      	ldr	r3, [pc, #508]	@ (80016d8 <HAL_RCC_OscConfig+0x4c8>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a7e      	ldr	r2, [pc, #504]	@ (80016d8 <HAL_RCC_OscConfig+0x4c8>)
 80014e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014e6:	f7ff faf1 	bl	8000acc <HAL_GetTick>
 80014ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014ec:	e008      	b.n	8001500 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014ee:	f7ff faed 	bl	8000acc <HAL_GetTick>
 80014f2:	4602      	mov	r2, r0
 80014f4:	693b      	ldr	r3, [r7, #16]
 80014f6:	1ad3      	subs	r3, r2, r3
 80014f8:	2b64      	cmp	r3, #100	@ 0x64
 80014fa:	d901      	bls.n	8001500 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80014fc:	2303      	movs	r3, #3
 80014fe:	e103      	b.n	8001708 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001500:	4b75      	ldr	r3, [pc, #468]	@ (80016d8 <HAL_RCC_OscConfig+0x4c8>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001508:	2b00      	cmp	r3, #0
 800150a:	d0f0      	beq.n	80014ee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	68db      	ldr	r3, [r3, #12]
 8001510:	2b01      	cmp	r3, #1
 8001512:	d106      	bne.n	8001522 <HAL_RCC_OscConfig+0x312>
 8001514:	4b6f      	ldr	r3, [pc, #444]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 8001516:	6a1b      	ldr	r3, [r3, #32]
 8001518:	4a6e      	ldr	r2, [pc, #440]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 800151a:	f043 0301 	orr.w	r3, r3, #1
 800151e:	6213      	str	r3, [r2, #32]
 8001520:	e02d      	b.n	800157e <HAL_RCC_OscConfig+0x36e>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	68db      	ldr	r3, [r3, #12]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d10c      	bne.n	8001544 <HAL_RCC_OscConfig+0x334>
 800152a:	4b6a      	ldr	r3, [pc, #424]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 800152c:	6a1b      	ldr	r3, [r3, #32]
 800152e:	4a69      	ldr	r2, [pc, #420]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 8001530:	f023 0301 	bic.w	r3, r3, #1
 8001534:	6213      	str	r3, [r2, #32]
 8001536:	4b67      	ldr	r3, [pc, #412]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 8001538:	6a1b      	ldr	r3, [r3, #32]
 800153a:	4a66      	ldr	r2, [pc, #408]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 800153c:	f023 0304 	bic.w	r3, r3, #4
 8001540:	6213      	str	r3, [r2, #32]
 8001542:	e01c      	b.n	800157e <HAL_RCC_OscConfig+0x36e>
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	2b05      	cmp	r3, #5
 800154a:	d10c      	bne.n	8001566 <HAL_RCC_OscConfig+0x356>
 800154c:	4b61      	ldr	r3, [pc, #388]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 800154e:	6a1b      	ldr	r3, [r3, #32]
 8001550:	4a60      	ldr	r2, [pc, #384]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 8001552:	f043 0304 	orr.w	r3, r3, #4
 8001556:	6213      	str	r3, [r2, #32]
 8001558:	4b5e      	ldr	r3, [pc, #376]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 800155a:	6a1b      	ldr	r3, [r3, #32]
 800155c:	4a5d      	ldr	r2, [pc, #372]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 800155e:	f043 0301 	orr.w	r3, r3, #1
 8001562:	6213      	str	r3, [r2, #32]
 8001564:	e00b      	b.n	800157e <HAL_RCC_OscConfig+0x36e>
 8001566:	4b5b      	ldr	r3, [pc, #364]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 8001568:	6a1b      	ldr	r3, [r3, #32]
 800156a:	4a5a      	ldr	r2, [pc, #360]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 800156c:	f023 0301 	bic.w	r3, r3, #1
 8001570:	6213      	str	r3, [r2, #32]
 8001572:	4b58      	ldr	r3, [pc, #352]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 8001574:	6a1b      	ldr	r3, [r3, #32]
 8001576:	4a57      	ldr	r2, [pc, #348]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 8001578:	f023 0304 	bic.w	r3, r3, #4
 800157c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	68db      	ldr	r3, [r3, #12]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d015      	beq.n	80015b2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001586:	f7ff faa1 	bl	8000acc <HAL_GetTick>
 800158a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800158c:	e00a      	b.n	80015a4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800158e:	f7ff fa9d 	bl	8000acc <HAL_GetTick>
 8001592:	4602      	mov	r2, r0
 8001594:	693b      	ldr	r3, [r7, #16]
 8001596:	1ad3      	subs	r3, r2, r3
 8001598:	f241 3288 	movw	r2, #5000	@ 0x1388
 800159c:	4293      	cmp	r3, r2
 800159e:	d901      	bls.n	80015a4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80015a0:	2303      	movs	r3, #3
 80015a2:	e0b1      	b.n	8001708 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015a4:	4b4b      	ldr	r3, [pc, #300]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 80015a6:	6a1b      	ldr	r3, [r3, #32]
 80015a8:	f003 0302 	and.w	r3, r3, #2
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d0ee      	beq.n	800158e <HAL_RCC_OscConfig+0x37e>
 80015b0:	e014      	b.n	80015dc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015b2:	f7ff fa8b 	bl	8000acc <HAL_GetTick>
 80015b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015b8:	e00a      	b.n	80015d0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015ba:	f7ff fa87 	bl	8000acc <HAL_GetTick>
 80015be:	4602      	mov	r2, r0
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	1ad3      	subs	r3, r2, r3
 80015c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d901      	bls.n	80015d0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80015cc:	2303      	movs	r3, #3
 80015ce:	e09b      	b.n	8001708 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015d0:	4b40      	ldr	r3, [pc, #256]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 80015d2:	6a1b      	ldr	r3, [r3, #32]
 80015d4:	f003 0302 	and.w	r3, r3, #2
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d1ee      	bne.n	80015ba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80015dc:	7dfb      	ldrb	r3, [r7, #23]
 80015de:	2b01      	cmp	r3, #1
 80015e0:	d105      	bne.n	80015ee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015e2:	4b3c      	ldr	r3, [pc, #240]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 80015e4:	69db      	ldr	r3, [r3, #28]
 80015e6:	4a3b      	ldr	r2, [pc, #236]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 80015e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80015ec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	69db      	ldr	r3, [r3, #28]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	f000 8087 	beq.w	8001706 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015f8:	4b36      	ldr	r3, [pc, #216]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f003 030c 	and.w	r3, r3, #12
 8001600:	2b08      	cmp	r3, #8
 8001602:	d061      	beq.n	80016c8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	69db      	ldr	r3, [r3, #28]
 8001608:	2b02      	cmp	r3, #2
 800160a:	d146      	bne.n	800169a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800160c:	4b33      	ldr	r3, [pc, #204]	@ (80016dc <HAL_RCC_OscConfig+0x4cc>)
 800160e:	2200      	movs	r2, #0
 8001610:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001612:	f7ff fa5b 	bl	8000acc <HAL_GetTick>
 8001616:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001618:	e008      	b.n	800162c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800161a:	f7ff fa57 	bl	8000acc <HAL_GetTick>
 800161e:	4602      	mov	r2, r0
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	1ad3      	subs	r3, r2, r3
 8001624:	2b02      	cmp	r3, #2
 8001626:	d901      	bls.n	800162c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001628:	2303      	movs	r3, #3
 800162a:	e06d      	b.n	8001708 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800162c:	4b29      	ldr	r3, [pc, #164]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001634:	2b00      	cmp	r3, #0
 8001636:	d1f0      	bne.n	800161a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	6a1b      	ldr	r3, [r3, #32]
 800163c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001640:	d108      	bne.n	8001654 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001642:	4b24      	ldr	r3, [pc, #144]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	4921      	ldr	r1, [pc, #132]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 8001650:	4313      	orrs	r3, r2
 8001652:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001654:	4b1f      	ldr	r3, [pc, #124]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	6a19      	ldr	r1, [r3, #32]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001664:	430b      	orrs	r3, r1
 8001666:	491b      	ldr	r1, [pc, #108]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 8001668:	4313      	orrs	r3, r2
 800166a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800166c:	4b1b      	ldr	r3, [pc, #108]	@ (80016dc <HAL_RCC_OscConfig+0x4cc>)
 800166e:	2201      	movs	r2, #1
 8001670:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001672:	f7ff fa2b 	bl	8000acc <HAL_GetTick>
 8001676:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001678:	e008      	b.n	800168c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800167a:	f7ff fa27 	bl	8000acc <HAL_GetTick>
 800167e:	4602      	mov	r2, r0
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	1ad3      	subs	r3, r2, r3
 8001684:	2b02      	cmp	r3, #2
 8001686:	d901      	bls.n	800168c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001688:	2303      	movs	r3, #3
 800168a:	e03d      	b.n	8001708 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800168c:	4b11      	ldr	r3, [pc, #68]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001694:	2b00      	cmp	r3, #0
 8001696:	d0f0      	beq.n	800167a <HAL_RCC_OscConfig+0x46a>
 8001698:	e035      	b.n	8001706 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800169a:	4b10      	ldr	r3, [pc, #64]	@ (80016dc <HAL_RCC_OscConfig+0x4cc>)
 800169c:	2200      	movs	r2, #0
 800169e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016a0:	f7ff fa14 	bl	8000acc <HAL_GetTick>
 80016a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016a6:	e008      	b.n	80016ba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016a8:	f7ff fa10 	bl	8000acc <HAL_GetTick>
 80016ac:	4602      	mov	r2, r0
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	1ad3      	subs	r3, r2, r3
 80016b2:	2b02      	cmp	r3, #2
 80016b4:	d901      	bls.n	80016ba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80016b6:	2303      	movs	r3, #3
 80016b8:	e026      	b.n	8001708 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016ba:	4b06      	ldr	r3, [pc, #24]	@ (80016d4 <HAL_RCC_OscConfig+0x4c4>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d1f0      	bne.n	80016a8 <HAL_RCC_OscConfig+0x498>
 80016c6:	e01e      	b.n	8001706 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	69db      	ldr	r3, [r3, #28]
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d107      	bne.n	80016e0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80016d0:	2301      	movs	r3, #1
 80016d2:	e019      	b.n	8001708 <HAL_RCC_OscConfig+0x4f8>
 80016d4:	40021000 	.word	0x40021000
 80016d8:	40007000 	.word	0x40007000
 80016dc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80016e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001710 <HAL_RCC_OscConfig+0x500>)
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6a1b      	ldr	r3, [r3, #32]
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d106      	bne.n	8001702 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016fe:	429a      	cmp	r2, r3
 8001700:	d001      	beq.n	8001706 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e000      	b.n	8001708 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001706:	2300      	movs	r3, #0
}
 8001708:	4618      	mov	r0, r3
 800170a:	3718      	adds	r7, #24
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	40021000 	.word	0x40021000

08001714 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d101      	bne.n	8001728 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001724:	2301      	movs	r3, #1
 8001726:	e0d0      	b.n	80018ca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001728:	4b6a      	ldr	r3, [pc, #424]	@ (80018d4 <HAL_RCC_ClockConfig+0x1c0>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f003 0307 	and.w	r3, r3, #7
 8001730:	683a      	ldr	r2, [r7, #0]
 8001732:	429a      	cmp	r2, r3
 8001734:	d910      	bls.n	8001758 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001736:	4b67      	ldr	r3, [pc, #412]	@ (80018d4 <HAL_RCC_ClockConfig+0x1c0>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f023 0207 	bic.w	r2, r3, #7
 800173e:	4965      	ldr	r1, [pc, #404]	@ (80018d4 <HAL_RCC_ClockConfig+0x1c0>)
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	4313      	orrs	r3, r2
 8001744:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001746:	4b63      	ldr	r3, [pc, #396]	@ (80018d4 <HAL_RCC_ClockConfig+0x1c0>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f003 0307 	and.w	r3, r3, #7
 800174e:	683a      	ldr	r2, [r7, #0]
 8001750:	429a      	cmp	r2, r3
 8001752:	d001      	beq.n	8001758 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001754:	2301      	movs	r3, #1
 8001756:	e0b8      	b.n	80018ca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f003 0302 	and.w	r3, r3, #2
 8001760:	2b00      	cmp	r3, #0
 8001762:	d020      	beq.n	80017a6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f003 0304 	and.w	r3, r3, #4
 800176c:	2b00      	cmp	r3, #0
 800176e:	d005      	beq.n	800177c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001770:	4b59      	ldr	r3, [pc, #356]	@ (80018d8 <HAL_RCC_ClockConfig+0x1c4>)
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	4a58      	ldr	r2, [pc, #352]	@ (80018d8 <HAL_RCC_ClockConfig+0x1c4>)
 8001776:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800177a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f003 0308 	and.w	r3, r3, #8
 8001784:	2b00      	cmp	r3, #0
 8001786:	d005      	beq.n	8001794 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001788:	4b53      	ldr	r3, [pc, #332]	@ (80018d8 <HAL_RCC_ClockConfig+0x1c4>)
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	4a52      	ldr	r2, [pc, #328]	@ (80018d8 <HAL_RCC_ClockConfig+0x1c4>)
 800178e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001792:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001794:	4b50      	ldr	r3, [pc, #320]	@ (80018d8 <HAL_RCC_ClockConfig+0x1c4>)
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	494d      	ldr	r1, [pc, #308]	@ (80018d8 <HAL_RCC_ClockConfig+0x1c4>)
 80017a2:	4313      	orrs	r3, r2
 80017a4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f003 0301 	and.w	r3, r3, #1
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d040      	beq.n	8001834 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	d107      	bne.n	80017ca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017ba:	4b47      	ldr	r3, [pc, #284]	@ (80018d8 <HAL_RCC_ClockConfig+0x1c4>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d115      	bne.n	80017f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017c6:	2301      	movs	r3, #1
 80017c8:	e07f      	b.n	80018ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	2b02      	cmp	r3, #2
 80017d0:	d107      	bne.n	80017e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017d2:	4b41      	ldr	r3, [pc, #260]	@ (80018d8 <HAL_RCC_ClockConfig+0x1c4>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d109      	bne.n	80017f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e073      	b.n	80018ca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017e2:	4b3d      	ldr	r3, [pc, #244]	@ (80018d8 <HAL_RCC_ClockConfig+0x1c4>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 0302 	and.w	r3, r3, #2
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d101      	bne.n	80017f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	e06b      	b.n	80018ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017f2:	4b39      	ldr	r3, [pc, #228]	@ (80018d8 <HAL_RCC_ClockConfig+0x1c4>)
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	f023 0203 	bic.w	r2, r3, #3
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	4936      	ldr	r1, [pc, #216]	@ (80018d8 <HAL_RCC_ClockConfig+0x1c4>)
 8001800:	4313      	orrs	r3, r2
 8001802:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001804:	f7ff f962 	bl	8000acc <HAL_GetTick>
 8001808:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800180a:	e00a      	b.n	8001822 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800180c:	f7ff f95e 	bl	8000acc <HAL_GetTick>
 8001810:	4602      	mov	r2, r0
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	f241 3288 	movw	r2, #5000	@ 0x1388
 800181a:	4293      	cmp	r3, r2
 800181c:	d901      	bls.n	8001822 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800181e:	2303      	movs	r3, #3
 8001820:	e053      	b.n	80018ca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001822:	4b2d      	ldr	r3, [pc, #180]	@ (80018d8 <HAL_RCC_ClockConfig+0x1c4>)
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	f003 020c 	and.w	r2, r3, #12
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	429a      	cmp	r2, r3
 8001832:	d1eb      	bne.n	800180c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001834:	4b27      	ldr	r3, [pc, #156]	@ (80018d4 <HAL_RCC_ClockConfig+0x1c0>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f003 0307 	and.w	r3, r3, #7
 800183c:	683a      	ldr	r2, [r7, #0]
 800183e:	429a      	cmp	r2, r3
 8001840:	d210      	bcs.n	8001864 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001842:	4b24      	ldr	r3, [pc, #144]	@ (80018d4 <HAL_RCC_ClockConfig+0x1c0>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f023 0207 	bic.w	r2, r3, #7
 800184a:	4922      	ldr	r1, [pc, #136]	@ (80018d4 <HAL_RCC_ClockConfig+0x1c0>)
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	4313      	orrs	r3, r2
 8001850:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001852:	4b20      	ldr	r3, [pc, #128]	@ (80018d4 <HAL_RCC_ClockConfig+0x1c0>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f003 0307 	and.w	r3, r3, #7
 800185a:	683a      	ldr	r2, [r7, #0]
 800185c:	429a      	cmp	r2, r3
 800185e:	d001      	beq.n	8001864 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001860:	2301      	movs	r3, #1
 8001862:	e032      	b.n	80018ca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f003 0304 	and.w	r3, r3, #4
 800186c:	2b00      	cmp	r3, #0
 800186e:	d008      	beq.n	8001882 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001870:	4b19      	ldr	r3, [pc, #100]	@ (80018d8 <HAL_RCC_ClockConfig+0x1c4>)
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	68db      	ldr	r3, [r3, #12]
 800187c:	4916      	ldr	r1, [pc, #88]	@ (80018d8 <HAL_RCC_ClockConfig+0x1c4>)
 800187e:	4313      	orrs	r3, r2
 8001880:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f003 0308 	and.w	r3, r3, #8
 800188a:	2b00      	cmp	r3, #0
 800188c:	d009      	beq.n	80018a2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800188e:	4b12      	ldr	r3, [pc, #72]	@ (80018d8 <HAL_RCC_ClockConfig+0x1c4>)
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	691b      	ldr	r3, [r3, #16]
 800189a:	00db      	lsls	r3, r3, #3
 800189c:	490e      	ldr	r1, [pc, #56]	@ (80018d8 <HAL_RCC_ClockConfig+0x1c4>)
 800189e:	4313      	orrs	r3, r2
 80018a0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80018a2:	f000 f821 	bl	80018e8 <HAL_RCC_GetSysClockFreq>
 80018a6:	4602      	mov	r2, r0
 80018a8:	4b0b      	ldr	r3, [pc, #44]	@ (80018d8 <HAL_RCC_ClockConfig+0x1c4>)
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	091b      	lsrs	r3, r3, #4
 80018ae:	f003 030f 	and.w	r3, r3, #15
 80018b2:	490a      	ldr	r1, [pc, #40]	@ (80018dc <HAL_RCC_ClockConfig+0x1c8>)
 80018b4:	5ccb      	ldrb	r3, [r1, r3]
 80018b6:	fa22 f303 	lsr.w	r3, r2, r3
 80018ba:	4a09      	ldr	r2, [pc, #36]	@ (80018e0 <HAL_RCC_ClockConfig+0x1cc>)
 80018bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80018be:	4b09      	ldr	r3, [pc, #36]	@ (80018e4 <HAL_RCC_ClockConfig+0x1d0>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff f8c0 	bl	8000a48 <HAL_InitTick>

  return HAL_OK;
 80018c8:	2300      	movs	r3, #0
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	3710      	adds	r7, #16
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	40022000 	.word	0x40022000
 80018d8:	40021000 	.word	0x40021000
 80018dc:	0800399c 	.word	0x0800399c
 80018e0:	20000000 	.word	0x20000000
 80018e4:	20000004 	.word	0x20000004

080018e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b087      	sub	sp, #28
 80018ec:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80018ee:	2300      	movs	r3, #0
 80018f0:	60fb      	str	r3, [r7, #12]
 80018f2:	2300      	movs	r3, #0
 80018f4:	60bb      	str	r3, [r7, #8]
 80018f6:	2300      	movs	r3, #0
 80018f8:	617b      	str	r3, [r7, #20]
 80018fa:	2300      	movs	r3, #0
 80018fc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80018fe:	2300      	movs	r3, #0
 8001900:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001902:	4b1e      	ldr	r3, [pc, #120]	@ (800197c <HAL_RCC_GetSysClockFreq+0x94>)
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	f003 030c 	and.w	r3, r3, #12
 800190e:	2b04      	cmp	r3, #4
 8001910:	d002      	beq.n	8001918 <HAL_RCC_GetSysClockFreq+0x30>
 8001912:	2b08      	cmp	r3, #8
 8001914:	d003      	beq.n	800191e <HAL_RCC_GetSysClockFreq+0x36>
 8001916:	e027      	b.n	8001968 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001918:	4b19      	ldr	r3, [pc, #100]	@ (8001980 <HAL_RCC_GetSysClockFreq+0x98>)
 800191a:	613b      	str	r3, [r7, #16]
      break;
 800191c:	e027      	b.n	800196e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	0c9b      	lsrs	r3, r3, #18
 8001922:	f003 030f 	and.w	r3, r3, #15
 8001926:	4a17      	ldr	r2, [pc, #92]	@ (8001984 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001928:	5cd3      	ldrb	r3, [r2, r3]
 800192a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001932:	2b00      	cmp	r3, #0
 8001934:	d010      	beq.n	8001958 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001936:	4b11      	ldr	r3, [pc, #68]	@ (800197c <HAL_RCC_GetSysClockFreq+0x94>)
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	0c5b      	lsrs	r3, r3, #17
 800193c:	f003 0301 	and.w	r3, r3, #1
 8001940:	4a11      	ldr	r2, [pc, #68]	@ (8001988 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001942:	5cd3      	ldrb	r3, [r2, r3]
 8001944:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	4a0d      	ldr	r2, [pc, #52]	@ (8001980 <HAL_RCC_GetSysClockFreq+0x98>)
 800194a:	fb03 f202 	mul.w	r2, r3, r2
 800194e:	68bb      	ldr	r3, [r7, #8]
 8001950:	fbb2 f3f3 	udiv	r3, r2, r3
 8001954:	617b      	str	r3, [r7, #20]
 8001956:	e004      	b.n	8001962 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	4a0c      	ldr	r2, [pc, #48]	@ (800198c <HAL_RCC_GetSysClockFreq+0xa4>)
 800195c:	fb02 f303 	mul.w	r3, r2, r3
 8001960:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	613b      	str	r3, [r7, #16]
      break;
 8001966:	e002      	b.n	800196e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001968:	4b05      	ldr	r3, [pc, #20]	@ (8001980 <HAL_RCC_GetSysClockFreq+0x98>)
 800196a:	613b      	str	r3, [r7, #16]
      break;
 800196c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800196e:	693b      	ldr	r3, [r7, #16]
}
 8001970:	4618      	mov	r0, r3
 8001972:	371c      	adds	r7, #28
 8001974:	46bd      	mov	sp, r7
 8001976:	bc80      	pop	{r7}
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	40021000 	.word	0x40021000
 8001980:	007a1200 	.word	0x007a1200
 8001984:	080039b4 	.word	0x080039b4
 8001988:	080039c4 	.word	0x080039c4
 800198c:	003d0900 	.word	0x003d0900

08001990 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001994:	4b02      	ldr	r3, [pc, #8]	@ (80019a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8001996:	681b      	ldr	r3, [r3, #0]
}
 8001998:	4618      	mov	r0, r3
 800199a:	46bd      	mov	sp, r7
 800199c:	bc80      	pop	{r7}
 800199e:	4770      	bx	lr
 80019a0:	20000000 	.word	0x20000000

080019a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80019a8:	f7ff fff2 	bl	8001990 <HAL_RCC_GetHCLKFreq>
 80019ac:	4602      	mov	r2, r0
 80019ae:	4b05      	ldr	r3, [pc, #20]	@ (80019c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	0a1b      	lsrs	r3, r3, #8
 80019b4:	f003 0307 	and.w	r3, r3, #7
 80019b8:	4903      	ldr	r1, [pc, #12]	@ (80019c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80019ba:	5ccb      	ldrb	r3, [r1, r3]
 80019bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	40021000 	.word	0x40021000
 80019c8:	080039ac 	.word	0x080039ac

080019cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80019d0:	f7ff ffde 	bl	8001990 <HAL_RCC_GetHCLKFreq>
 80019d4:	4602      	mov	r2, r0
 80019d6:	4b05      	ldr	r3, [pc, #20]	@ (80019ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	0adb      	lsrs	r3, r3, #11
 80019dc:	f003 0307 	and.w	r3, r3, #7
 80019e0:	4903      	ldr	r1, [pc, #12]	@ (80019f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80019e2:	5ccb      	ldrb	r3, [r1, r3]
 80019e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	40021000 	.word	0x40021000
 80019f0:	080039ac 	.word	0x080039ac

080019f4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b085      	sub	sp, #20
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80019fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001a28 <RCC_Delay+0x34>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a0a      	ldr	r2, [pc, #40]	@ (8001a2c <RCC_Delay+0x38>)
 8001a02:	fba2 2303 	umull	r2, r3, r2, r3
 8001a06:	0a5b      	lsrs	r3, r3, #9
 8001a08:	687a      	ldr	r2, [r7, #4]
 8001a0a:	fb02 f303 	mul.w	r3, r2, r3
 8001a0e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001a10:	bf00      	nop
  }
  while (Delay --);
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	1e5a      	subs	r2, r3, #1
 8001a16:	60fa      	str	r2, [r7, #12]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d1f9      	bne.n	8001a10 <RCC_Delay+0x1c>
}
 8001a1c:	bf00      	nop
 8001a1e:	bf00      	nop
 8001a20:	3714      	adds	r7, #20
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bc80      	pop	{r7}
 8001a26:	4770      	bx	lr
 8001a28:	20000000 	.word	0x20000000
 8001a2c:	10624dd3 	.word	0x10624dd3

08001a30 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d101      	bne.n	8001a42 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e076      	b.n	8001b30 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d108      	bne.n	8001a5c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001a52:	d009      	beq.n	8001a68 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2200      	movs	r2, #0
 8001a58:	61da      	str	r2, [r3, #28]
 8001a5a:	e005      	b.n	8001a68 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2200      	movs	r2, #0
 8001a60:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2200      	movs	r2, #0
 8001a66:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d106      	bne.n	8001a88 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001a82:	6878      	ldr	r0, [r7, #4]
 8001a84:	f7fe fe8c 	bl	80007a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2202      	movs	r2, #2
 8001a8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	681a      	ldr	r2, [r3, #0]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001a9e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8001ab0:	431a      	orrs	r2, r3
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	68db      	ldr	r3, [r3, #12]
 8001ab6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001aba:	431a      	orrs	r2, r3
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	691b      	ldr	r3, [r3, #16]
 8001ac0:	f003 0302 	and.w	r3, r3, #2
 8001ac4:	431a      	orrs	r2, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	695b      	ldr	r3, [r3, #20]
 8001aca:	f003 0301 	and.w	r3, r3, #1
 8001ace:	431a      	orrs	r2, r3
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	699b      	ldr	r3, [r3, #24]
 8001ad4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ad8:	431a      	orrs	r2, r3
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	69db      	ldr	r3, [r3, #28]
 8001ade:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001ae2:	431a      	orrs	r2, r3
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6a1b      	ldr	r3, [r3, #32]
 8001ae8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001aec:	ea42 0103 	orr.w	r1, r2, r3
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001af4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	430a      	orrs	r2, r1
 8001afe:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	699b      	ldr	r3, [r3, #24]
 8001b04:	0c1a      	lsrs	r2, r3, #16
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f002 0204 	and.w	r2, r2, #4
 8001b0e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	69da      	ldr	r2, [r3, #28]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001b1e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2200      	movs	r2, #0
 8001b24:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2201      	movs	r2, #1
 8001b2a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8001b2e:	2300      	movs	r3, #0
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3708      	adds	r7, #8
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}

08001b38 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b088      	sub	sp, #32
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	60f8      	str	r0, [r7, #12]
 8001b40:	60b9      	str	r1, [r7, #8]
 8001b42:	603b      	str	r3, [r7, #0]
 8001b44:	4613      	mov	r3, r2
 8001b46:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001b48:	f7fe ffc0 	bl	8000acc <HAL_GetTick>
 8001b4c:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8001b4e:	88fb      	ldrh	r3, [r7, #6]
 8001b50:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d001      	beq.n	8001b62 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8001b5e:	2302      	movs	r3, #2
 8001b60:	e12a      	b.n	8001db8 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8001b62:	68bb      	ldr	r3, [r7, #8]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d002      	beq.n	8001b6e <HAL_SPI_Transmit+0x36>
 8001b68:	88fb      	ldrh	r3, [r7, #6]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d101      	bne.n	8001b72 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e122      	b.n	8001db8 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d101      	bne.n	8001b80 <HAL_SPI_Transmit+0x48>
 8001b7c:	2302      	movs	r3, #2
 8001b7e:	e11b      	b.n	8001db8 <HAL_SPI_Transmit+0x280>
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	2201      	movs	r2, #1
 8001b84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	2203      	movs	r2, #3
 8001b8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	2200      	movs	r2, #0
 8001b94:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	68ba      	ldr	r2, [r7, #8]
 8001b9a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	88fa      	ldrh	r2, [r7, #6]
 8001ba0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	88fa      	ldrh	r2, [r7, #6]
 8001ba6:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	2200      	movs	r2, #0
 8001bac:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001bce:	d10f      	bne.n	8001bf0 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	681a      	ldr	r2, [r3, #0]
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001bde:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001bee:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001bfa:	2b40      	cmp	r3, #64	@ 0x40
 8001bfc:	d007      	beq.n	8001c0e <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001c0c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	68db      	ldr	r3, [r3, #12]
 8001c12:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001c16:	d152      	bne.n	8001cbe <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d002      	beq.n	8001c26 <HAL_SPI_Transmit+0xee>
 8001c20:	8b7b      	ldrh	r3, [r7, #26]
 8001c22:	2b01      	cmp	r3, #1
 8001c24:	d145      	bne.n	8001cb2 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2a:	881a      	ldrh	r2, [r3, #0]
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c36:	1c9a      	adds	r2, r3, #2
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001c40:	b29b      	uxth	r3, r3
 8001c42:	3b01      	subs	r3, #1
 8001c44:	b29a      	uxth	r2, r3
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001c4a:	e032      	b.n	8001cb2 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	f003 0302 	and.w	r3, r3, #2
 8001c56:	2b02      	cmp	r3, #2
 8001c58:	d112      	bne.n	8001c80 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5e:	881a      	ldrh	r2, [r3, #0]
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6a:	1c9a      	adds	r2, r3, #2
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001c74:	b29b      	uxth	r3, r3
 8001c76:	3b01      	subs	r3, #1
 8001c78:	b29a      	uxth	r2, r3
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8001c7e:	e018      	b.n	8001cb2 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001c80:	f7fe ff24 	bl	8000acc <HAL_GetTick>
 8001c84:	4602      	mov	r2, r0
 8001c86:	69fb      	ldr	r3, [r7, #28]
 8001c88:	1ad3      	subs	r3, r2, r3
 8001c8a:	683a      	ldr	r2, [r7, #0]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d803      	bhi.n	8001c98 <HAL_SPI_Transmit+0x160>
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c96:	d102      	bne.n	8001c9e <HAL_SPI_Transmit+0x166>
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d109      	bne.n	8001cb2 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	2200      	movs	r2, #0
 8001caa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	e082      	b.n	8001db8 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001cb6:	b29b      	uxth	r3, r3
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d1c7      	bne.n	8001c4c <HAL_SPI_Transmit+0x114>
 8001cbc:	e053      	b.n	8001d66 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d002      	beq.n	8001ccc <HAL_SPI_Transmit+0x194>
 8001cc6:	8b7b      	ldrh	r3, [r7, #26]
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d147      	bne.n	8001d5c <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	330c      	adds	r3, #12
 8001cd6:	7812      	ldrb	r2, [r2, #0]
 8001cd8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cde:	1c5a      	adds	r2, r3, #1
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001ce8:	b29b      	uxth	r3, r3
 8001cea:	3b01      	subs	r3, #1
 8001cec:	b29a      	uxth	r2, r3
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8001cf2:	e033      	b.n	8001d5c <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	f003 0302 	and.w	r3, r3, #2
 8001cfe:	2b02      	cmp	r3, #2
 8001d00:	d113      	bne.n	8001d2a <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	330c      	adds	r3, #12
 8001d0c:	7812      	ldrb	r2, [r2, #0]
 8001d0e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d14:	1c5a      	adds	r2, r3, #1
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001d1e:	b29b      	uxth	r3, r3
 8001d20:	3b01      	subs	r3, #1
 8001d22:	b29a      	uxth	r2, r3
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	86da      	strh	r2, [r3, #54]	@ 0x36
 8001d28:	e018      	b.n	8001d5c <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001d2a:	f7fe fecf 	bl	8000acc <HAL_GetTick>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	69fb      	ldr	r3, [r7, #28]
 8001d32:	1ad3      	subs	r3, r2, r3
 8001d34:	683a      	ldr	r2, [r7, #0]
 8001d36:	429a      	cmp	r2, r3
 8001d38:	d803      	bhi.n	8001d42 <HAL_SPI_Transmit+0x20a>
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d40:	d102      	bne.n	8001d48 <HAL_SPI_Transmit+0x210>
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d109      	bne.n	8001d5c <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	2200      	movs	r2, #0
 8001d54:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001d58:	2303      	movs	r3, #3
 8001d5a:	e02d      	b.n	8001db8 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001d60:	b29b      	uxth	r3, r3
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d1c6      	bne.n	8001cf4 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001d66:	69fa      	ldr	r2, [r7, #28]
 8001d68:	6839      	ldr	r1, [r7, #0]
 8001d6a:	68f8      	ldr	r0, [r7, #12]
 8001d6c:	f000 fbc4 	bl	80024f8 <SPI_EndRxTxTransaction>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d002      	beq.n	8001d7c <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	2220      	movs	r2, #32
 8001d7a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d10a      	bne.n	8001d9a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001d84:	2300      	movs	r3, #0
 8001d86:	617b      	str	r3, [r7, #20]
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	68db      	ldr	r3, [r3, #12]
 8001d8e:	617b      	str	r3, [r7, #20]
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	617b      	str	r3, [r7, #20]
 8001d98:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	2200      	movs	r2, #0
 8001da6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d001      	beq.n	8001db6 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	e000      	b.n	8001db8 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8001db6:	2300      	movs	r3, #0
  }
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3720      	adds	r7, #32
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}

08001dc0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b088      	sub	sp, #32
 8001dc4:	af02      	add	r7, sp, #8
 8001dc6:	60f8      	str	r0, [r7, #12]
 8001dc8:	60b9      	str	r1, [r7, #8]
 8001dca:	603b      	str	r3, [r7, #0]
 8001dcc:	4613      	mov	r3, r2
 8001dce:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	2b01      	cmp	r3, #1
 8001dda:	d001      	beq.n	8001de0 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8001ddc:	2302      	movs	r3, #2
 8001dde:	e104      	b.n	8001fea <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001de8:	d112      	bne.n	8001e10 <HAL_SPI_Receive+0x50>
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d10e      	bne.n	8001e10 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	2204      	movs	r2, #4
 8001df6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8001dfa:	88fa      	ldrh	r2, [r7, #6]
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	9300      	str	r3, [sp, #0]
 8001e00:	4613      	mov	r3, r2
 8001e02:	68ba      	ldr	r2, [r7, #8]
 8001e04:	68b9      	ldr	r1, [r7, #8]
 8001e06:	68f8      	ldr	r0, [r7, #12]
 8001e08:	f000 f8f3 	bl	8001ff2 <HAL_SPI_TransmitReceive>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	e0ec      	b.n	8001fea <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001e10:	f7fe fe5c 	bl	8000acc <HAL_GetTick>
 8001e14:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8001e16:	68bb      	ldr	r3, [r7, #8]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d002      	beq.n	8001e22 <HAL_SPI_Receive+0x62>
 8001e1c:	88fb      	ldrh	r3, [r7, #6]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d101      	bne.n	8001e26 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	e0e1      	b.n	8001fea <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d101      	bne.n	8001e34 <HAL_SPI_Receive+0x74>
 8001e30:	2302      	movs	r3, #2
 8001e32:	e0da      	b.n	8001fea <HAL_SPI_Receive+0x22a>
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	2201      	movs	r2, #1
 8001e38:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	2204      	movs	r2, #4
 8001e40:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	2200      	movs	r2, #0
 8001e48:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	68ba      	ldr	r2, [r7, #8]
 8001e4e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	88fa      	ldrh	r2, [r7, #6]
 8001e54:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	88fa      	ldrh	r2, [r7, #6]
 8001e5a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	2200      	movs	r2, #0
 8001e66:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	2200      	movs	r2, #0
 8001e72:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	2200      	movs	r2, #0
 8001e78:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001e82:	d10f      	bne.n	8001ea4 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001e92:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001ea2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001eae:	2b40      	cmp	r3, #64	@ 0x40
 8001eb0:	d007      	beq.n	8001ec2 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001ec0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	68db      	ldr	r3, [r3, #12]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d170      	bne.n	8001fac <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8001eca:	e035      	b.n	8001f38 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	689b      	ldr	r3, [r3, #8]
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	2b01      	cmp	r3, #1
 8001ed8:	d115      	bne.n	8001f06 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f103 020c 	add.w	r2, r3, #12
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ee6:	7812      	ldrb	r2, [r2, #0]
 8001ee8:	b2d2      	uxtb	r2, r2
 8001eea:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ef0:	1c5a      	adds	r2, r3, #1
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	3b01      	subs	r3, #1
 8001efe:	b29a      	uxth	r2, r3
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001f04:	e018      	b.n	8001f38 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001f06:	f7fe fde1 	bl	8000acc <HAL_GetTick>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	1ad3      	subs	r3, r2, r3
 8001f10:	683a      	ldr	r2, [r7, #0]
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d803      	bhi.n	8001f1e <HAL_SPI_Receive+0x15e>
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f1c:	d102      	bne.n	8001f24 <HAL_SPI_Receive+0x164>
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d109      	bne.n	8001f38 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	2201      	movs	r2, #1
 8001f28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001f34:	2303      	movs	r3, #3
 8001f36:	e058      	b.n	8001fea <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001f3c:	b29b      	uxth	r3, r3
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d1c4      	bne.n	8001ecc <HAL_SPI_Receive+0x10c>
 8001f42:	e038      	b.n	8001fb6 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	f003 0301 	and.w	r3, r3, #1
 8001f4e:	2b01      	cmp	r3, #1
 8001f50:	d113      	bne.n	8001f7a <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	68da      	ldr	r2, [r3, #12]
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f5c:	b292      	uxth	r2, r2
 8001f5e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f64:	1c9a      	adds	r2, r3, #2
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001f6e:	b29b      	uxth	r3, r3
 8001f70:	3b01      	subs	r3, #1
 8001f72:	b29a      	uxth	r2, r3
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001f78:	e018      	b.n	8001fac <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001f7a:	f7fe fda7 	bl	8000acc <HAL_GetTick>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	1ad3      	subs	r3, r2, r3
 8001f84:	683a      	ldr	r2, [r7, #0]
 8001f86:	429a      	cmp	r2, r3
 8001f88:	d803      	bhi.n	8001f92 <HAL_SPI_Receive+0x1d2>
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f90:	d102      	bne.n	8001f98 <HAL_SPI_Receive+0x1d8>
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d109      	bne.n	8001fac <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001fa8:	2303      	movs	r3, #3
 8001faa:	e01e      	b.n	8001fea <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001fb0:	b29b      	uxth	r3, r3
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d1c6      	bne.n	8001f44 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001fb6:	697a      	ldr	r2, [r7, #20]
 8001fb8:	6839      	ldr	r1, [r7, #0]
 8001fba:	68f8      	ldr	r0, [r7, #12]
 8001fbc:	f000 fa4a 	bl	8002454 <SPI_EndRxTransaction>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d002      	beq.n	8001fcc <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	2220      	movs	r2, #32
 8001fca:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	2201      	movs	r2, #1
 8001fd0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d001      	beq.n	8001fe8 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	e000      	b.n	8001fea <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8001fe8:	2300      	movs	r3, #0
  }
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3718      	adds	r7, #24
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}

08001ff2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001ff2:	b580      	push	{r7, lr}
 8001ff4:	b08a      	sub	sp, #40	@ 0x28
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	60f8      	str	r0, [r7, #12]
 8001ffa:	60b9      	str	r1, [r7, #8]
 8001ffc:	607a      	str	r2, [r7, #4]
 8001ffe:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002000:	2301      	movs	r3, #1
 8002002:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002004:	f7fe fd62 	bl	8000acc <HAL_GetTick>
 8002008:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002010:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002018:	887b      	ldrh	r3, [r7, #2]
 800201a:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800201c:	7ffb      	ldrb	r3, [r7, #31]
 800201e:	2b01      	cmp	r3, #1
 8002020:	d00c      	beq.n	800203c <HAL_SPI_TransmitReceive+0x4a>
 8002022:	69bb      	ldr	r3, [r7, #24]
 8002024:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002028:	d106      	bne.n	8002038 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	689b      	ldr	r3, [r3, #8]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d102      	bne.n	8002038 <HAL_SPI_TransmitReceive+0x46>
 8002032:	7ffb      	ldrb	r3, [r7, #31]
 8002034:	2b04      	cmp	r3, #4
 8002036:	d001      	beq.n	800203c <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002038:	2302      	movs	r3, #2
 800203a:	e17f      	b.n	800233c <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d005      	beq.n	800204e <HAL_SPI_TransmitReceive+0x5c>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d002      	beq.n	800204e <HAL_SPI_TransmitReceive+0x5c>
 8002048:	887b      	ldrh	r3, [r7, #2]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d101      	bne.n	8002052 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e174      	b.n	800233c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002058:	2b01      	cmp	r3, #1
 800205a:	d101      	bne.n	8002060 <HAL_SPI_TransmitReceive+0x6e>
 800205c:	2302      	movs	r3, #2
 800205e:	e16d      	b.n	800233c <HAL_SPI_TransmitReceive+0x34a>
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	2201      	movs	r2, #1
 8002064:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800206e:	b2db      	uxtb	r3, r3
 8002070:	2b04      	cmp	r3, #4
 8002072:	d003      	beq.n	800207c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	2205      	movs	r2, #5
 8002078:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	2200      	movs	r2, #0
 8002080:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	687a      	ldr	r2, [r7, #4]
 8002086:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	887a      	ldrh	r2, [r7, #2]
 800208c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	887a      	ldrh	r2, [r7, #2]
 8002092:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	68ba      	ldr	r2, [r7, #8]
 8002098:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	887a      	ldrh	r2, [r7, #2]
 800209e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	887a      	ldrh	r2, [r7, #2]
 80020a4:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	2200      	movs	r2, #0
 80020aa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	2200      	movs	r2, #0
 80020b0:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020bc:	2b40      	cmp	r3, #64	@ 0x40
 80020be:	d007      	beq.n	80020d0 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80020ce:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	68db      	ldr	r3, [r3, #12]
 80020d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80020d8:	d17e      	bne.n	80021d8 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d002      	beq.n	80020e8 <HAL_SPI_TransmitReceive+0xf6>
 80020e2:	8afb      	ldrh	r3, [r7, #22]
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d16c      	bne.n	80021c2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ec:	881a      	ldrh	r2, [r3, #0]
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f8:	1c9a      	adds	r2, r3, #2
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002102:	b29b      	uxth	r3, r3
 8002104:	3b01      	subs	r3, #1
 8002106:	b29a      	uxth	r2, r3
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800210c:	e059      	b.n	80021c2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	f003 0302 	and.w	r3, r3, #2
 8002118:	2b02      	cmp	r3, #2
 800211a:	d11b      	bne.n	8002154 <HAL_SPI_TransmitReceive+0x162>
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002120:	b29b      	uxth	r3, r3
 8002122:	2b00      	cmp	r3, #0
 8002124:	d016      	beq.n	8002154 <HAL_SPI_TransmitReceive+0x162>
 8002126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002128:	2b01      	cmp	r3, #1
 800212a:	d113      	bne.n	8002154 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002130:	881a      	ldrh	r2, [r3, #0]
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800213c:	1c9a      	adds	r2, r3, #2
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002146:	b29b      	uxth	r3, r3
 8002148:	3b01      	subs	r3, #1
 800214a:	b29a      	uxth	r2, r3
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002150:	2300      	movs	r3, #0
 8002152:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	f003 0301 	and.w	r3, r3, #1
 800215e:	2b01      	cmp	r3, #1
 8002160:	d119      	bne.n	8002196 <HAL_SPI_TransmitReceive+0x1a4>
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002166:	b29b      	uxth	r3, r3
 8002168:	2b00      	cmp	r3, #0
 800216a:	d014      	beq.n	8002196 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	68da      	ldr	r2, [r3, #12]
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002176:	b292      	uxth	r2, r2
 8002178:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800217e:	1c9a      	adds	r2, r3, #2
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002188:	b29b      	uxth	r3, r3
 800218a:	3b01      	subs	r3, #1
 800218c:	b29a      	uxth	r2, r3
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002192:	2301      	movs	r3, #1
 8002194:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002196:	f7fe fc99 	bl	8000acc <HAL_GetTick>
 800219a:	4602      	mov	r2, r0
 800219c:	6a3b      	ldr	r3, [r7, #32]
 800219e:	1ad3      	subs	r3, r2, r3
 80021a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80021a2:	429a      	cmp	r2, r3
 80021a4:	d80d      	bhi.n	80021c2 <HAL_SPI_TransmitReceive+0x1d0>
 80021a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021ac:	d009      	beq.n	80021c2 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	2201      	movs	r2, #1
 80021b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	2200      	movs	r2, #0
 80021ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80021be:	2303      	movs	r3, #3
 80021c0:	e0bc      	b.n	800233c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80021c6:	b29b      	uxth	r3, r3
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d1a0      	bne.n	800210e <HAL_SPI_TransmitReceive+0x11c>
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80021d0:	b29b      	uxth	r3, r3
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d19b      	bne.n	800210e <HAL_SPI_TransmitReceive+0x11c>
 80021d6:	e082      	b.n	80022de <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d002      	beq.n	80021e6 <HAL_SPI_TransmitReceive+0x1f4>
 80021e0:	8afb      	ldrh	r3, [r7, #22]
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d171      	bne.n	80022ca <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	330c      	adds	r3, #12
 80021f0:	7812      	ldrb	r2, [r2, #0]
 80021f2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f8:	1c5a      	adds	r2, r3, #1
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002202:	b29b      	uxth	r3, r3
 8002204:	3b01      	subs	r3, #1
 8002206:	b29a      	uxth	r2, r3
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800220c:	e05d      	b.n	80022ca <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	f003 0302 	and.w	r3, r3, #2
 8002218:	2b02      	cmp	r3, #2
 800221a:	d11c      	bne.n	8002256 <HAL_SPI_TransmitReceive+0x264>
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002220:	b29b      	uxth	r3, r3
 8002222:	2b00      	cmp	r3, #0
 8002224:	d017      	beq.n	8002256 <HAL_SPI_TransmitReceive+0x264>
 8002226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002228:	2b01      	cmp	r3, #1
 800222a:	d114      	bne.n	8002256 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	330c      	adds	r3, #12
 8002236:	7812      	ldrb	r2, [r2, #0]
 8002238:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800223e:	1c5a      	adds	r2, r3, #1
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002248:	b29b      	uxth	r3, r3
 800224a:	3b01      	subs	r3, #1
 800224c:	b29a      	uxth	r2, r3
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002252:	2300      	movs	r3, #0
 8002254:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	f003 0301 	and.w	r3, r3, #1
 8002260:	2b01      	cmp	r3, #1
 8002262:	d119      	bne.n	8002298 <HAL_SPI_TransmitReceive+0x2a6>
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002268:	b29b      	uxth	r3, r3
 800226a:	2b00      	cmp	r3, #0
 800226c:	d014      	beq.n	8002298 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	68da      	ldr	r2, [r3, #12]
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002278:	b2d2      	uxtb	r2, r2
 800227a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002280:	1c5a      	adds	r2, r3, #1
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800228a:	b29b      	uxth	r3, r3
 800228c:	3b01      	subs	r3, #1
 800228e:	b29a      	uxth	r2, r3
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002294:	2301      	movs	r3, #1
 8002296:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002298:	f7fe fc18 	bl	8000acc <HAL_GetTick>
 800229c:	4602      	mov	r2, r0
 800229e:	6a3b      	ldr	r3, [r7, #32]
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80022a4:	429a      	cmp	r2, r3
 80022a6:	d803      	bhi.n	80022b0 <HAL_SPI_TransmitReceive+0x2be>
 80022a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022ae:	d102      	bne.n	80022b6 <HAL_SPI_TransmitReceive+0x2c4>
 80022b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d109      	bne.n	80022ca <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2201      	movs	r2, #1
 80022ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	2200      	movs	r2, #0
 80022c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80022c6:	2303      	movs	r3, #3
 80022c8:	e038      	b.n	800233c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80022ce:	b29b      	uxth	r3, r3
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d19c      	bne.n	800220e <HAL_SPI_TransmitReceive+0x21c>
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80022d8:	b29b      	uxth	r3, r3
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d197      	bne.n	800220e <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80022de:	6a3a      	ldr	r2, [r7, #32]
 80022e0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80022e2:	68f8      	ldr	r0, [r7, #12]
 80022e4:	f000 f908 	bl	80024f8 <SPI_EndRxTxTransaction>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d008      	beq.n	8002300 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2220      	movs	r2, #32
 80022f2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	2200      	movs	r2, #0
 80022f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	e01d      	b.n	800233c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d10a      	bne.n	800231e <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002308:	2300      	movs	r3, #0
 800230a:	613b      	str	r3, [r7, #16]
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	68db      	ldr	r3, [r3, #12]
 8002312:	613b      	str	r3, [r7, #16]
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	613b      	str	r3, [r7, #16]
 800231c:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2201      	movs	r2, #1
 8002322:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	2200      	movs	r2, #0
 800232a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002332:	2b00      	cmp	r3, #0
 8002334:	d001      	beq.n	800233a <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e000      	b.n	800233c <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800233a:	2300      	movs	r3, #0
  }
}
 800233c:	4618      	mov	r0, r3
 800233e:	3728      	adds	r7, #40	@ 0x28
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}

08002344 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b088      	sub	sp, #32
 8002348:	af00      	add	r7, sp, #0
 800234a:	60f8      	str	r0, [r7, #12]
 800234c:	60b9      	str	r1, [r7, #8]
 800234e:	603b      	str	r3, [r7, #0]
 8002350:	4613      	mov	r3, r2
 8002352:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002354:	f7fe fbba 	bl	8000acc <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800235c:	1a9b      	subs	r3, r3, r2
 800235e:	683a      	ldr	r2, [r7, #0]
 8002360:	4413      	add	r3, r2
 8002362:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002364:	f7fe fbb2 	bl	8000acc <HAL_GetTick>
 8002368:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800236a:	4b39      	ldr	r3, [pc, #228]	@ (8002450 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	015b      	lsls	r3, r3, #5
 8002370:	0d1b      	lsrs	r3, r3, #20
 8002372:	69fa      	ldr	r2, [r7, #28]
 8002374:	fb02 f303 	mul.w	r3, r2, r3
 8002378:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800237a:	e054      	b.n	8002426 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002382:	d050      	beq.n	8002426 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002384:	f7fe fba2 	bl	8000acc <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	69bb      	ldr	r3, [r7, #24]
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	69fa      	ldr	r2, [r7, #28]
 8002390:	429a      	cmp	r2, r3
 8002392:	d902      	bls.n	800239a <SPI_WaitFlagStateUntilTimeout+0x56>
 8002394:	69fb      	ldr	r3, [r7, #28]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d13d      	bne.n	8002416 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	685a      	ldr	r2, [r3, #4]
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80023a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80023b2:	d111      	bne.n	80023d8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80023bc:	d004      	beq.n	80023c8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023c6:	d107      	bne.n	80023d8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80023d6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80023e0:	d10f      	bne.n	8002402 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80023f0:	601a      	str	r2, [r3, #0]
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002400:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	2201      	movs	r2, #1
 8002406:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	2200      	movs	r2, #0
 800240e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002412:	2303      	movs	r3, #3
 8002414:	e017      	b.n	8002446 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d101      	bne.n	8002420 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800241c:	2300      	movs	r3, #0
 800241e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	3b01      	subs	r3, #1
 8002424:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	689a      	ldr	r2, [r3, #8]
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	4013      	ands	r3, r2
 8002430:	68ba      	ldr	r2, [r7, #8]
 8002432:	429a      	cmp	r2, r3
 8002434:	bf0c      	ite	eq
 8002436:	2301      	moveq	r3, #1
 8002438:	2300      	movne	r3, #0
 800243a:	b2db      	uxtb	r3, r3
 800243c:	461a      	mov	r2, r3
 800243e:	79fb      	ldrb	r3, [r7, #7]
 8002440:	429a      	cmp	r2, r3
 8002442:	d19b      	bne.n	800237c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002444:	2300      	movs	r3, #0
}
 8002446:	4618      	mov	r0, r3
 8002448:	3720      	adds	r7, #32
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	20000000 	.word	0x20000000

08002454 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b086      	sub	sp, #24
 8002458:	af02      	add	r7, sp, #8
 800245a:	60f8      	str	r0, [r7, #12]
 800245c:	60b9      	str	r1, [r7, #8]
 800245e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002468:	d111      	bne.n	800248e <SPI_EndRxTransaction+0x3a>
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002472:	d004      	beq.n	800247e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	689b      	ldr	r3, [r3, #8]
 8002478:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800247c:	d107      	bne.n	800248e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800248c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002496:	d117      	bne.n	80024c8 <SPI_EndRxTransaction+0x74>
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024a0:	d112      	bne.n	80024c8 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	9300      	str	r3, [sp, #0]
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	2200      	movs	r2, #0
 80024aa:	2101      	movs	r1, #1
 80024ac:	68f8      	ldr	r0, [r7, #12]
 80024ae:	f7ff ff49 	bl	8002344 <SPI_WaitFlagStateUntilTimeout>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d01a      	beq.n	80024ee <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024bc:	f043 0220 	orr.w	r2, r3, #32
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80024c4:	2303      	movs	r3, #3
 80024c6:	e013      	b.n	80024f0 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	9300      	str	r3, [sp, #0]
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	2200      	movs	r2, #0
 80024d0:	2180      	movs	r1, #128	@ 0x80
 80024d2:	68f8      	ldr	r0, [r7, #12]
 80024d4:	f7ff ff36 	bl	8002344 <SPI_WaitFlagStateUntilTimeout>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d007      	beq.n	80024ee <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024e2:	f043 0220 	orr.w	r2, r3, #32
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80024ea:	2303      	movs	r3, #3
 80024ec:	e000      	b.n	80024f0 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80024ee:	2300      	movs	r3, #0
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3710      	adds	r7, #16
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b086      	sub	sp, #24
 80024fc:	af02      	add	r7, sp, #8
 80024fe:	60f8      	str	r0, [r7, #12]
 8002500:	60b9      	str	r1, [r7, #8]
 8002502:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	9300      	str	r3, [sp, #0]
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	2201      	movs	r2, #1
 800250c:	2102      	movs	r1, #2
 800250e:	68f8      	ldr	r0, [r7, #12]
 8002510:	f7ff ff18 	bl	8002344 <SPI_WaitFlagStateUntilTimeout>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d007      	beq.n	800252a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800251e:	f043 0220 	orr.w	r2, r3, #32
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002526:	2303      	movs	r3, #3
 8002528:	e013      	b.n	8002552 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	9300      	str	r3, [sp, #0]
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	2200      	movs	r2, #0
 8002532:	2180      	movs	r1, #128	@ 0x80
 8002534:	68f8      	ldr	r0, [r7, #12]
 8002536:	f7ff ff05 	bl	8002344 <SPI_WaitFlagStateUntilTimeout>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d007      	beq.n	8002550 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002544:	f043 0220 	orr.w	r2, r3, #32
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800254c:	2303      	movs	r3, #3
 800254e:	e000      	b.n	8002552 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8002550:	2300      	movs	r3, #0
}
 8002552:	4618      	mov	r0, r3
 8002554:	3710      	adds	r7, #16
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}

0800255a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800255a:	b580      	push	{r7, lr}
 800255c:	b082      	sub	sp, #8
 800255e:	af00      	add	r7, sp, #0
 8002560:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d101      	bne.n	800256c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002568:	2301      	movs	r3, #1
 800256a:	e042      	b.n	80025f2 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002572:	b2db      	uxtb	r3, r3
 8002574:	2b00      	cmp	r3, #0
 8002576:	d106      	bne.n	8002586 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2200      	movs	r2, #0
 800257c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002580:	6878      	ldr	r0, [r7, #4]
 8002582:	f7fe f959 	bl	8000838 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2224      	movs	r2, #36	@ 0x24
 800258a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	68da      	ldr	r2, [r3, #12]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800259c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f000 fc80 	bl	8002ea4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	691a      	ldr	r2, [r3, #16]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80025b2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	695a      	ldr	r2, [r3, #20]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80025c2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	68da      	ldr	r2, [r3, #12]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80025d2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2200      	movs	r2, #0
 80025d8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2220      	movs	r2, #32
 80025de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2220      	movs	r2, #32
 80025e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2200      	movs	r2, #0
 80025ee:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80025f0:	2300      	movs	r3, #0
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3708      	adds	r7, #8
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
	...

080025fc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b0ba      	sub	sp, #232	@ 0xe8
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	68db      	ldr	r3, [r3, #12]
 8002614:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	695b      	ldr	r3, [r3, #20]
 800261e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002622:	2300      	movs	r3, #0
 8002624:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002628:	2300      	movs	r3, #0
 800262a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800262e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002632:	f003 030f 	and.w	r3, r3, #15
 8002636:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800263a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800263e:	2b00      	cmp	r3, #0
 8002640:	d10f      	bne.n	8002662 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002642:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002646:	f003 0320 	and.w	r3, r3, #32
 800264a:	2b00      	cmp	r3, #0
 800264c:	d009      	beq.n	8002662 <HAL_UART_IRQHandler+0x66>
 800264e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002652:	f003 0320 	and.w	r3, r3, #32
 8002656:	2b00      	cmp	r3, #0
 8002658:	d003      	beq.n	8002662 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	f000 fb63 	bl	8002d26 <UART_Receive_IT>
      return;
 8002660:	e25b      	b.n	8002b1a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002662:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002666:	2b00      	cmp	r3, #0
 8002668:	f000 80de 	beq.w	8002828 <HAL_UART_IRQHandler+0x22c>
 800266c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002670:	f003 0301 	and.w	r3, r3, #1
 8002674:	2b00      	cmp	r3, #0
 8002676:	d106      	bne.n	8002686 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002678:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800267c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002680:	2b00      	cmp	r3, #0
 8002682:	f000 80d1 	beq.w	8002828 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002686:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800268a:	f003 0301 	and.w	r3, r3, #1
 800268e:	2b00      	cmp	r3, #0
 8002690:	d00b      	beq.n	80026aa <HAL_UART_IRQHandler+0xae>
 8002692:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002696:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800269a:	2b00      	cmp	r3, #0
 800269c:	d005      	beq.n	80026aa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026a2:	f043 0201 	orr.w	r2, r3, #1
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80026aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80026ae:	f003 0304 	and.w	r3, r3, #4
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d00b      	beq.n	80026ce <HAL_UART_IRQHandler+0xd2>
 80026b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80026ba:	f003 0301 	and.w	r3, r3, #1
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d005      	beq.n	80026ce <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026c6:	f043 0202 	orr.w	r2, r3, #2
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80026ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80026d2:	f003 0302 	and.w	r3, r3, #2
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d00b      	beq.n	80026f2 <HAL_UART_IRQHandler+0xf6>
 80026da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80026de:	f003 0301 	and.w	r3, r3, #1
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d005      	beq.n	80026f2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ea:	f043 0204 	orr.w	r2, r3, #4
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80026f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80026f6:	f003 0308 	and.w	r3, r3, #8
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d011      	beq.n	8002722 <HAL_UART_IRQHandler+0x126>
 80026fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002702:	f003 0320 	and.w	r3, r3, #32
 8002706:	2b00      	cmp	r3, #0
 8002708:	d105      	bne.n	8002716 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800270a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800270e:	f003 0301 	and.w	r3, r3, #1
 8002712:	2b00      	cmp	r3, #0
 8002714:	d005      	beq.n	8002722 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800271a:	f043 0208 	orr.w	r2, r3, #8
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002726:	2b00      	cmp	r3, #0
 8002728:	f000 81f2 	beq.w	8002b10 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800272c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002730:	f003 0320 	and.w	r3, r3, #32
 8002734:	2b00      	cmp	r3, #0
 8002736:	d008      	beq.n	800274a <HAL_UART_IRQHandler+0x14e>
 8002738:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800273c:	f003 0320 	and.w	r3, r3, #32
 8002740:	2b00      	cmp	r3, #0
 8002742:	d002      	beq.n	800274a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002744:	6878      	ldr	r0, [r7, #4]
 8002746:	f000 faee 	bl	8002d26 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	695b      	ldr	r3, [r3, #20]
 8002750:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002754:	2b00      	cmp	r3, #0
 8002756:	bf14      	ite	ne
 8002758:	2301      	movne	r3, #1
 800275a:	2300      	moveq	r3, #0
 800275c:	b2db      	uxtb	r3, r3
 800275e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002766:	f003 0308 	and.w	r3, r3, #8
 800276a:	2b00      	cmp	r3, #0
 800276c:	d103      	bne.n	8002776 <HAL_UART_IRQHandler+0x17a>
 800276e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002772:	2b00      	cmp	r3, #0
 8002774:	d04f      	beq.n	8002816 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f000 f9f8 	bl	8002b6c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	695b      	ldr	r3, [r3, #20]
 8002782:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002786:	2b00      	cmp	r3, #0
 8002788:	d041      	beq.n	800280e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	3314      	adds	r3, #20
 8002790:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002794:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002798:	e853 3f00 	ldrex	r3, [r3]
 800279c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80027a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80027a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80027a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	3314      	adds	r3, #20
 80027b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80027b6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80027ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80027c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80027c6:	e841 2300 	strex	r3, r2, [r1]
 80027ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80027ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d1d9      	bne.n	800278a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d013      	beq.n	8002806 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027e2:	4a7e      	ldr	r2, [pc, #504]	@ (80029dc <HAL_UART_IRQHandler+0x3e0>)
 80027e4:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027ea:	4618      	mov	r0, r3
 80027ec:	f7fe fae4 	bl	8000db8 <HAL_DMA_Abort_IT>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d016      	beq.n	8002824 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027fc:	687a      	ldr	r2, [r7, #4]
 80027fe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002800:	4610      	mov	r0, r2
 8002802:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002804:	e00e      	b.n	8002824 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002806:	6878      	ldr	r0, [r7, #4]
 8002808:	f000 f99c 	bl	8002b44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800280c:	e00a      	b.n	8002824 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f000 f998 	bl	8002b44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002814:	e006      	b.n	8002824 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002816:	6878      	ldr	r0, [r7, #4]
 8002818:	f000 f994 	bl	8002b44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2200      	movs	r2, #0
 8002820:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002822:	e175      	b.n	8002b10 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002824:	bf00      	nop
    return;
 8002826:	e173      	b.n	8002b10 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800282c:	2b01      	cmp	r3, #1
 800282e:	f040 814f 	bne.w	8002ad0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002832:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002836:	f003 0310 	and.w	r3, r3, #16
 800283a:	2b00      	cmp	r3, #0
 800283c:	f000 8148 	beq.w	8002ad0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002840:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002844:	f003 0310 	and.w	r3, r3, #16
 8002848:	2b00      	cmp	r3, #0
 800284a:	f000 8141 	beq.w	8002ad0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800284e:	2300      	movs	r3, #0
 8002850:	60bb      	str	r3, [r7, #8]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	60bb      	str	r3, [r7, #8]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	60bb      	str	r3, [r7, #8]
 8002862:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	695b      	ldr	r3, [r3, #20]
 800286a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800286e:	2b00      	cmp	r3, #0
 8002870:	f000 80b6 	beq.w	80029e0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002880:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002884:	2b00      	cmp	r3, #0
 8002886:	f000 8145 	beq.w	8002b14 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800288e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002892:	429a      	cmp	r2, r3
 8002894:	f080 813e 	bcs.w	8002b14 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800289e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028a4:	699b      	ldr	r3, [r3, #24]
 80028a6:	2b20      	cmp	r3, #32
 80028a8:	f000 8088 	beq.w	80029bc <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	330c      	adds	r3, #12
 80028b2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028b6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80028ba:	e853 3f00 	ldrex	r3, [r3]
 80028be:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80028c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80028c6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80028ca:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	330c      	adds	r3, #12
 80028d4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80028d8:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80028dc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028e0:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80028e4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80028e8:	e841 2300 	strex	r3, r2, [r1]
 80028ec:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80028f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d1d9      	bne.n	80028ac <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	3314      	adds	r3, #20
 80028fe:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002900:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002902:	e853 3f00 	ldrex	r3, [r3]
 8002906:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002908:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800290a:	f023 0301 	bic.w	r3, r3, #1
 800290e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	3314      	adds	r3, #20
 8002918:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800291c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002920:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002922:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002924:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002928:	e841 2300 	strex	r3, r2, [r1]
 800292c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800292e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002930:	2b00      	cmp	r3, #0
 8002932:	d1e1      	bne.n	80028f8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	3314      	adds	r3, #20
 800293a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800293c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800293e:	e853 3f00 	ldrex	r3, [r3]
 8002942:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002944:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002946:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800294a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	3314      	adds	r3, #20
 8002954:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002958:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800295a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800295c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800295e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002960:	e841 2300 	strex	r3, r2, [r1]
 8002964:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002966:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002968:	2b00      	cmp	r3, #0
 800296a:	d1e3      	bne.n	8002934 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2220      	movs	r2, #32
 8002970:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2200      	movs	r2, #0
 8002978:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	330c      	adds	r3, #12
 8002980:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002982:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002984:	e853 3f00 	ldrex	r3, [r3]
 8002988:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800298a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800298c:	f023 0310 	bic.w	r3, r3, #16
 8002990:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	330c      	adds	r3, #12
 800299a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800299e:	65ba      	str	r2, [r7, #88]	@ 0x58
 80029a0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029a2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80029a4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80029a6:	e841 2300 	strex	r3, r2, [r1]
 80029aa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80029ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d1e3      	bne.n	800297a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029b6:	4618      	mov	r0, r3
 80029b8:	f7fe f9c3 	bl	8000d42 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2202      	movs	r2, #2
 80029c0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80029ca:	b29b      	uxth	r3, r3
 80029cc:	1ad3      	subs	r3, r2, r3
 80029ce:	b29b      	uxth	r3, r3
 80029d0:	4619      	mov	r1, r3
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f000 f8bf 	bl	8002b56 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80029d8:	e09c      	b.n	8002b14 <HAL_UART_IRQHandler+0x518>
 80029da:	bf00      	nop
 80029dc:	08002c31 	.word	0x08002c31
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80029e8:	b29b      	uxth	r3, r3
 80029ea:	1ad3      	subs	r3, r2, r3
 80029ec:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80029f4:	b29b      	uxth	r3, r3
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	f000 808e 	beq.w	8002b18 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80029fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	f000 8089 	beq.w	8002b18 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	330c      	adds	r3, #12
 8002a0c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a10:	e853 3f00 	ldrex	r3, [r3]
 8002a14:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002a16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002a1c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	330c      	adds	r3, #12
 8002a26:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002a2a:	647a      	str	r2, [r7, #68]	@ 0x44
 8002a2c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a2e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002a30:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002a32:	e841 2300 	strex	r3, r2, [r1]
 8002a36:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002a38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d1e3      	bne.n	8002a06 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	3314      	adds	r3, #20
 8002a44:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a48:	e853 3f00 	ldrex	r3, [r3]
 8002a4c:	623b      	str	r3, [r7, #32]
   return(result);
 8002a4e:	6a3b      	ldr	r3, [r7, #32]
 8002a50:	f023 0301 	bic.w	r3, r3, #1
 8002a54:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	3314      	adds	r3, #20
 8002a5e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002a62:	633a      	str	r2, [r7, #48]	@ 0x30
 8002a64:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002a68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a6a:	e841 2300 	strex	r3, r2, [r1]
 8002a6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002a70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d1e3      	bne.n	8002a3e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2220      	movs	r2, #32
 8002a7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	330c      	adds	r3, #12
 8002a8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	e853 3f00 	ldrex	r3, [r3]
 8002a92:	60fb      	str	r3, [r7, #12]
   return(result);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	f023 0310 	bic.w	r3, r3, #16
 8002a9a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	330c      	adds	r3, #12
 8002aa4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002aa8:	61fa      	str	r2, [r7, #28]
 8002aaa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aac:	69b9      	ldr	r1, [r7, #24]
 8002aae:	69fa      	ldr	r2, [r7, #28]
 8002ab0:	e841 2300 	strex	r3, r2, [r1]
 8002ab4:	617b      	str	r3, [r7, #20]
   return(result);
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d1e3      	bne.n	8002a84 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2202      	movs	r2, #2
 8002ac0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002ac2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	6878      	ldr	r0, [r7, #4]
 8002aca:	f000 f844 	bl	8002b56 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002ace:	e023      	b.n	8002b18 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002ad0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002ad4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d009      	beq.n	8002af0 <HAL_UART_IRQHandler+0x4f4>
 8002adc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002ae0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d003      	beq.n	8002af0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	f000 f8b5 	bl	8002c58 <UART_Transmit_IT>
    return;
 8002aee:	e014      	b.n	8002b1a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002af0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002af4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d00e      	beq.n	8002b1a <HAL_UART_IRQHandler+0x51e>
 8002afc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002b00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d008      	beq.n	8002b1a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002b08:	6878      	ldr	r0, [r7, #4]
 8002b0a:	f000 f8f4 	bl	8002cf6 <UART_EndTransmit_IT>
    return;
 8002b0e:	e004      	b.n	8002b1a <HAL_UART_IRQHandler+0x51e>
    return;
 8002b10:	bf00      	nop
 8002b12:	e002      	b.n	8002b1a <HAL_UART_IRQHandler+0x51e>
      return;
 8002b14:	bf00      	nop
 8002b16:	e000      	b.n	8002b1a <HAL_UART_IRQHandler+0x51e>
      return;
 8002b18:	bf00      	nop
  }
}
 8002b1a:	37e8      	adds	r7, #232	@ 0xe8
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002b28:	bf00      	nop
 8002b2a:	370c      	adds	r7, #12
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bc80      	pop	{r7}
 8002b30:	4770      	bx	lr

08002b32 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002b32:	b480      	push	{r7}
 8002b34:	b083      	sub	sp, #12
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002b3a:	bf00      	nop
 8002b3c:	370c      	adds	r7, #12
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bc80      	pop	{r7}
 8002b42:	4770      	bx	lr

08002b44 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002b4c:	bf00      	nop
 8002b4e:	370c      	adds	r7, #12
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bc80      	pop	{r7}
 8002b54:	4770      	bx	lr

08002b56 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002b56:	b480      	push	{r7}
 8002b58:	b083      	sub	sp, #12
 8002b5a:	af00      	add	r7, sp, #0
 8002b5c:	6078      	str	r0, [r7, #4]
 8002b5e:	460b      	mov	r3, r1
 8002b60:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002b62:	bf00      	nop
 8002b64:	370c      	adds	r7, #12
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bc80      	pop	{r7}
 8002b6a:	4770      	bx	lr

08002b6c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b095      	sub	sp, #84	@ 0x54
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	330c      	adds	r3, #12
 8002b7a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b7e:	e853 3f00 	ldrex	r3, [r3]
 8002b82:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002b84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b86:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002b8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	330c      	adds	r3, #12
 8002b92:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002b94:	643a      	str	r2, [r7, #64]	@ 0x40
 8002b96:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b98:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002b9a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002b9c:	e841 2300 	strex	r3, r2, [r1]
 8002ba0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002ba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d1e5      	bne.n	8002b74 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	3314      	adds	r3, #20
 8002bae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bb0:	6a3b      	ldr	r3, [r7, #32]
 8002bb2:	e853 3f00 	ldrex	r3, [r3]
 8002bb6:	61fb      	str	r3, [r7, #28]
   return(result);
 8002bb8:	69fb      	ldr	r3, [r7, #28]
 8002bba:	f023 0301 	bic.w	r3, r3, #1
 8002bbe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	3314      	adds	r3, #20
 8002bc6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002bc8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002bca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bcc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002bce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002bd0:	e841 2300 	strex	r3, r2, [r1]
 8002bd4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d1e5      	bne.n	8002ba8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d119      	bne.n	8002c18 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	330c      	adds	r3, #12
 8002bea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	e853 3f00 	ldrex	r3, [r3]
 8002bf2:	60bb      	str	r3, [r7, #8]
   return(result);
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	f023 0310 	bic.w	r3, r3, #16
 8002bfa:	647b      	str	r3, [r7, #68]	@ 0x44
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	330c      	adds	r3, #12
 8002c02:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002c04:	61ba      	str	r2, [r7, #24]
 8002c06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c08:	6979      	ldr	r1, [r7, #20]
 8002c0a:	69ba      	ldr	r2, [r7, #24]
 8002c0c:	e841 2300 	strex	r3, r2, [r1]
 8002c10:	613b      	str	r3, [r7, #16]
   return(result);
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d1e5      	bne.n	8002be4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2220      	movs	r2, #32
 8002c1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2200      	movs	r2, #0
 8002c24:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002c26:	bf00      	nop
 8002c28:	3754      	adds	r7, #84	@ 0x54
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bc80      	pop	{r7}
 8002c2e:	4770      	bx	lr

08002c30 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b084      	sub	sp, #16
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c3c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	2200      	movs	r2, #0
 8002c42:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2200      	movs	r2, #0
 8002c48:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002c4a:	68f8      	ldr	r0, [r7, #12]
 8002c4c:	f7ff ff7a 	bl	8002b44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002c50:	bf00      	nop
 8002c52:	3710      	adds	r7, #16
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}

08002c58 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b085      	sub	sp, #20
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c66:	b2db      	uxtb	r3, r3
 8002c68:	2b21      	cmp	r3, #33	@ 0x21
 8002c6a:	d13e      	bne.n	8002cea <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	689b      	ldr	r3, [r3, #8]
 8002c70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c74:	d114      	bne.n	8002ca0 <UART_Transmit_IT+0x48>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	691b      	ldr	r3, [r3, #16]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d110      	bne.n	8002ca0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6a1b      	ldr	r3, [r3, #32]
 8002c82:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	881b      	ldrh	r3, [r3, #0]
 8002c88:	461a      	mov	r2, r3
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c92:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6a1b      	ldr	r3, [r3, #32]
 8002c98:	1c9a      	adds	r2, r3, #2
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	621a      	str	r2, [r3, #32]
 8002c9e:	e008      	b.n	8002cb2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6a1b      	ldr	r3, [r3, #32]
 8002ca4:	1c59      	adds	r1, r3, #1
 8002ca6:	687a      	ldr	r2, [r7, #4]
 8002ca8:	6211      	str	r1, [r2, #32]
 8002caa:	781a      	ldrb	r2, [r3, #0]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002cb6:	b29b      	uxth	r3, r3
 8002cb8:	3b01      	subs	r3, #1
 8002cba:	b29b      	uxth	r3, r3
 8002cbc:	687a      	ldr	r2, [r7, #4]
 8002cbe:	4619      	mov	r1, r3
 8002cc0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d10f      	bne.n	8002ce6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	68da      	ldr	r2, [r3, #12]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002cd4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	68da      	ldr	r2, [r3, #12]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002ce4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	e000      	b.n	8002cec <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002cea:	2302      	movs	r3, #2
  }
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	3714      	adds	r7, #20
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bc80      	pop	{r7}
 8002cf4:	4770      	bx	lr

08002cf6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002cf6:	b580      	push	{r7, lr}
 8002cf8:	b082      	sub	sp, #8
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	68da      	ldr	r2, [r3, #12]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002d0c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2220      	movs	r2, #32
 8002d12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f7ff ff02 	bl	8002b20 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002d1c:	2300      	movs	r3, #0
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3708      	adds	r7, #8
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}

08002d26 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002d26:	b580      	push	{r7, lr}
 8002d28:	b08c      	sub	sp, #48	@ 0x30
 8002d2a:	af00      	add	r7, sp, #0
 8002d2c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002d34:	b2db      	uxtb	r3, r3
 8002d36:	2b22      	cmp	r3, #34	@ 0x22
 8002d38:	f040 80ae 	bne.w	8002e98 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d44:	d117      	bne.n	8002d76 <UART_Receive_IT+0x50>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	691b      	ldr	r3, [r3, #16]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d113      	bne.n	8002d76 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d56:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	b29b      	uxth	r3, r3
 8002d60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d64:	b29a      	uxth	r2, r3
 8002d66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d68:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d6e:	1c9a      	adds	r2, r3, #2
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	629a      	str	r2, [r3, #40]	@ 0x28
 8002d74:	e026      	b.n	8002dc4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d88:	d007      	beq.n	8002d9a <UART_Receive_IT+0x74>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	689b      	ldr	r3, [r3, #8]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d10a      	bne.n	8002da8 <UART_Receive_IT+0x82>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	691b      	ldr	r3, [r3, #16]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d106      	bne.n	8002da8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	b2da      	uxtb	r2, r3
 8002da2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002da4:	701a      	strb	r2, [r3, #0]
 8002da6:	e008      	b.n	8002dba <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002db4:	b2da      	uxtb	r2, r3
 8002db6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002db8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dbe:	1c5a      	adds	r2, r3, #1
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002dc8:	b29b      	uxth	r3, r3
 8002dca:	3b01      	subs	r3, #1
 8002dcc:	b29b      	uxth	r3, r3
 8002dce:	687a      	ldr	r2, [r7, #4]
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d15d      	bne.n	8002e94 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	68da      	ldr	r2, [r3, #12]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f022 0220 	bic.w	r2, r2, #32
 8002de6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	68da      	ldr	r2, [r3, #12]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002df6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	695a      	ldr	r2, [r3, #20]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f022 0201 	bic.w	r2, r2, #1
 8002e06:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2220      	movs	r2, #32
 8002e0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2200      	movs	r2, #0
 8002e14:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	d135      	bne.n	8002e8a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	330c      	adds	r3, #12
 8002e2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	e853 3f00 	ldrex	r3, [r3]
 8002e32:	613b      	str	r3, [r7, #16]
   return(result);
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	f023 0310 	bic.w	r3, r3, #16
 8002e3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	330c      	adds	r3, #12
 8002e42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e44:	623a      	str	r2, [r7, #32]
 8002e46:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e48:	69f9      	ldr	r1, [r7, #28]
 8002e4a:	6a3a      	ldr	r2, [r7, #32]
 8002e4c:	e841 2300 	strex	r3, r2, [r1]
 8002e50:	61bb      	str	r3, [r7, #24]
   return(result);
 8002e52:	69bb      	ldr	r3, [r7, #24]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d1e5      	bne.n	8002e24 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0310 	and.w	r3, r3, #16
 8002e62:	2b10      	cmp	r3, #16
 8002e64:	d10a      	bne.n	8002e7c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002e66:	2300      	movs	r3, #0
 8002e68:	60fb      	str	r3, [r7, #12]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	60fb      	str	r3, [r7, #12]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	60fb      	str	r3, [r7, #12]
 8002e7a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002e80:	4619      	mov	r1, r3
 8002e82:	6878      	ldr	r0, [r7, #4]
 8002e84:	f7ff fe67 	bl	8002b56 <HAL_UARTEx_RxEventCallback>
 8002e88:	e002      	b.n	8002e90 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	f7ff fe51 	bl	8002b32 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002e90:	2300      	movs	r3, #0
 8002e92:	e002      	b.n	8002e9a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002e94:	2300      	movs	r3, #0
 8002e96:	e000      	b.n	8002e9a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002e98:	2302      	movs	r3, #2
  }
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3730      	adds	r7, #48	@ 0x30
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
	...

08002ea4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b084      	sub	sp, #16
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	691b      	ldr	r3, [r3, #16]
 8002eb2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	68da      	ldr	r2, [r3, #12]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	430a      	orrs	r2, r1
 8002ec0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	689a      	ldr	r2, [r3, #8]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	691b      	ldr	r3, [r3, #16]
 8002eca:	431a      	orrs	r2, r3
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	695b      	ldr	r3, [r3, #20]
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	68db      	ldr	r3, [r3, #12]
 8002eda:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002ede:	f023 030c 	bic.w	r3, r3, #12
 8002ee2:	687a      	ldr	r2, [r7, #4]
 8002ee4:	6812      	ldr	r2, [r2, #0]
 8002ee6:	68b9      	ldr	r1, [r7, #8]
 8002ee8:	430b      	orrs	r3, r1
 8002eea:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	695b      	ldr	r3, [r3, #20]
 8002ef2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	699a      	ldr	r2, [r3, #24]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	430a      	orrs	r2, r1
 8002f00:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a2c      	ldr	r2, [pc, #176]	@ (8002fb8 <UART_SetConfig+0x114>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d103      	bne.n	8002f14 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002f0c:	f7fe fd5e 	bl	80019cc <HAL_RCC_GetPCLK2Freq>
 8002f10:	60f8      	str	r0, [r7, #12]
 8002f12:	e002      	b.n	8002f1a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002f14:	f7fe fd46 	bl	80019a4 <HAL_RCC_GetPCLK1Freq>
 8002f18:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002f1a:	68fa      	ldr	r2, [r7, #12]
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	009b      	lsls	r3, r3, #2
 8002f20:	4413      	add	r3, r2
 8002f22:	009a      	lsls	r2, r3, #2
 8002f24:	441a      	add	r2, r3
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f30:	4a22      	ldr	r2, [pc, #136]	@ (8002fbc <UART_SetConfig+0x118>)
 8002f32:	fba2 2303 	umull	r2, r3, r2, r3
 8002f36:	095b      	lsrs	r3, r3, #5
 8002f38:	0119      	lsls	r1, r3, #4
 8002f3a:	68fa      	ldr	r2, [r7, #12]
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	4413      	add	r3, r2
 8002f42:	009a      	lsls	r2, r3, #2
 8002f44:	441a      	add	r2, r3
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002f50:	4b1a      	ldr	r3, [pc, #104]	@ (8002fbc <UART_SetConfig+0x118>)
 8002f52:	fba3 0302 	umull	r0, r3, r3, r2
 8002f56:	095b      	lsrs	r3, r3, #5
 8002f58:	2064      	movs	r0, #100	@ 0x64
 8002f5a:	fb00 f303 	mul.w	r3, r0, r3
 8002f5e:	1ad3      	subs	r3, r2, r3
 8002f60:	011b      	lsls	r3, r3, #4
 8002f62:	3332      	adds	r3, #50	@ 0x32
 8002f64:	4a15      	ldr	r2, [pc, #84]	@ (8002fbc <UART_SetConfig+0x118>)
 8002f66:	fba2 2303 	umull	r2, r3, r2, r3
 8002f6a:	095b      	lsrs	r3, r3, #5
 8002f6c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f70:	4419      	add	r1, r3
 8002f72:	68fa      	ldr	r2, [r7, #12]
 8002f74:	4613      	mov	r3, r2
 8002f76:	009b      	lsls	r3, r3, #2
 8002f78:	4413      	add	r3, r2
 8002f7a:	009a      	lsls	r2, r3, #2
 8002f7c:	441a      	add	r2, r3
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	fbb2 f2f3 	udiv	r2, r2, r3
 8002f88:	4b0c      	ldr	r3, [pc, #48]	@ (8002fbc <UART_SetConfig+0x118>)
 8002f8a:	fba3 0302 	umull	r0, r3, r3, r2
 8002f8e:	095b      	lsrs	r3, r3, #5
 8002f90:	2064      	movs	r0, #100	@ 0x64
 8002f92:	fb00 f303 	mul.w	r3, r0, r3
 8002f96:	1ad3      	subs	r3, r2, r3
 8002f98:	011b      	lsls	r3, r3, #4
 8002f9a:	3332      	adds	r3, #50	@ 0x32
 8002f9c:	4a07      	ldr	r2, [pc, #28]	@ (8002fbc <UART_SetConfig+0x118>)
 8002f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8002fa2:	095b      	lsrs	r3, r3, #5
 8002fa4:	f003 020f 	and.w	r2, r3, #15
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	440a      	add	r2, r1
 8002fae:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002fb0:	bf00      	nop
 8002fb2:	3710      	adds	r7, #16
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	40013800 	.word	0x40013800
 8002fbc:	51eb851f 	.word	0x51eb851f

08002fc0 <siprintf>:
 8002fc0:	b40e      	push	{r1, r2, r3}
 8002fc2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002fc6:	b510      	push	{r4, lr}
 8002fc8:	2400      	movs	r4, #0
 8002fca:	b09d      	sub	sp, #116	@ 0x74
 8002fcc:	ab1f      	add	r3, sp, #124	@ 0x7c
 8002fce:	9002      	str	r0, [sp, #8]
 8002fd0:	9006      	str	r0, [sp, #24]
 8002fd2:	9107      	str	r1, [sp, #28]
 8002fd4:	9104      	str	r1, [sp, #16]
 8002fd6:	4809      	ldr	r0, [pc, #36]	@ (8002ffc <siprintf+0x3c>)
 8002fd8:	4909      	ldr	r1, [pc, #36]	@ (8003000 <siprintf+0x40>)
 8002fda:	f853 2b04 	ldr.w	r2, [r3], #4
 8002fde:	9105      	str	r1, [sp, #20]
 8002fe0:	6800      	ldr	r0, [r0, #0]
 8002fe2:	a902      	add	r1, sp, #8
 8002fe4:	9301      	str	r3, [sp, #4]
 8002fe6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8002fe8:	f000 f9a0 	bl	800332c <_svfiprintf_r>
 8002fec:	9b02      	ldr	r3, [sp, #8]
 8002fee:	701c      	strb	r4, [r3, #0]
 8002ff0:	b01d      	add	sp, #116	@ 0x74
 8002ff2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ff6:	b003      	add	sp, #12
 8002ff8:	4770      	bx	lr
 8002ffa:	bf00      	nop
 8002ffc:	2000000c 	.word	0x2000000c
 8003000:	ffff0208 	.word	0xffff0208

08003004 <memset>:
 8003004:	4603      	mov	r3, r0
 8003006:	4402      	add	r2, r0
 8003008:	4293      	cmp	r3, r2
 800300a:	d100      	bne.n	800300e <memset+0xa>
 800300c:	4770      	bx	lr
 800300e:	f803 1b01 	strb.w	r1, [r3], #1
 8003012:	e7f9      	b.n	8003008 <memset+0x4>

08003014 <__errno>:
 8003014:	4b01      	ldr	r3, [pc, #4]	@ (800301c <__errno+0x8>)
 8003016:	6818      	ldr	r0, [r3, #0]
 8003018:	4770      	bx	lr
 800301a:	bf00      	nop
 800301c:	2000000c 	.word	0x2000000c

08003020 <__libc_init_array>:
 8003020:	b570      	push	{r4, r5, r6, lr}
 8003022:	2600      	movs	r6, #0
 8003024:	4d0c      	ldr	r5, [pc, #48]	@ (8003058 <__libc_init_array+0x38>)
 8003026:	4c0d      	ldr	r4, [pc, #52]	@ (800305c <__libc_init_array+0x3c>)
 8003028:	1b64      	subs	r4, r4, r5
 800302a:	10a4      	asrs	r4, r4, #2
 800302c:	42a6      	cmp	r6, r4
 800302e:	d109      	bne.n	8003044 <__libc_init_array+0x24>
 8003030:	f000 fc76 	bl	8003920 <_init>
 8003034:	2600      	movs	r6, #0
 8003036:	4d0a      	ldr	r5, [pc, #40]	@ (8003060 <__libc_init_array+0x40>)
 8003038:	4c0a      	ldr	r4, [pc, #40]	@ (8003064 <__libc_init_array+0x44>)
 800303a:	1b64      	subs	r4, r4, r5
 800303c:	10a4      	asrs	r4, r4, #2
 800303e:	42a6      	cmp	r6, r4
 8003040:	d105      	bne.n	800304e <__libc_init_array+0x2e>
 8003042:	bd70      	pop	{r4, r5, r6, pc}
 8003044:	f855 3b04 	ldr.w	r3, [r5], #4
 8003048:	4798      	blx	r3
 800304a:	3601      	adds	r6, #1
 800304c:	e7ee      	b.n	800302c <__libc_init_array+0xc>
 800304e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003052:	4798      	blx	r3
 8003054:	3601      	adds	r6, #1
 8003056:	e7f2      	b.n	800303e <__libc_init_array+0x1e>
 8003058:	080039fc 	.word	0x080039fc
 800305c:	080039fc 	.word	0x080039fc
 8003060:	080039fc 	.word	0x080039fc
 8003064:	08003a00 	.word	0x08003a00

08003068 <__retarget_lock_acquire_recursive>:
 8003068:	4770      	bx	lr

0800306a <__retarget_lock_release_recursive>:
 800306a:	4770      	bx	lr

0800306c <memcpy>:
 800306c:	440a      	add	r2, r1
 800306e:	4291      	cmp	r1, r2
 8003070:	f100 33ff 	add.w	r3, r0, #4294967295
 8003074:	d100      	bne.n	8003078 <memcpy+0xc>
 8003076:	4770      	bx	lr
 8003078:	b510      	push	{r4, lr}
 800307a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800307e:	4291      	cmp	r1, r2
 8003080:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003084:	d1f9      	bne.n	800307a <memcpy+0xe>
 8003086:	bd10      	pop	{r4, pc}

08003088 <_free_r>:
 8003088:	b538      	push	{r3, r4, r5, lr}
 800308a:	4605      	mov	r5, r0
 800308c:	2900      	cmp	r1, #0
 800308e:	d040      	beq.n	8003112 <_free_r+0x8a>
 8003090:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003094:	1f0c      	subs	r4, r1, #4
 8003096:	2b00      	cmp	r3, #0
 8003098:	bfb8      	it	lt
 800309a:	18e4      	addlt	r4, r4, r3
 800309c:	f000 f8de 	bl	800325c <__malloc_lock>
 80030a0:	4a1c      	ldr	r2, [pc, #112]	@ (8003114 <_free_r+0x8c>)
 80030a2:	6813      	ldr	r3, [r2, #0]
 80030a4:	b933      	cbnz	r3, 80030b4 <_free_r+0x2c>
 80030a6:	6063      	str	r3, [r4, #4]
 80030a8:	6014      	str	r4, [r2, #0]
 80030aa:	4628      	mov	r0, r5
 80030ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80030b0:	f000 b8da 	b.w	8003268 <__malloc_unlock>
 80030b4:	42a3      	cmp	r3, r4
 80030b6:	d908      	bls.n	80030ca <_free_r+0x42>
 80030b8:	6820      	ldr	r0, [r4, #0]
 80030ba:	1821      	adds	r1, r4, r0
 80030bc:	428b      	cmp	r3, r1
 80030be:	bf01      	itttt	eq
 80030c0:	6819      	ldreq	r1, [r3, #0]
 80030c2:	685b      	ldreq	r3, [r3, #4]
 80030c4:	1809      	addeq	r1, r1, r0
 80030c6:	6021      	streq	r1, [r4, #0]
 80030c8:	e7ed      	b.n	80030a6 <_free_r+0x1e>
 80030ca:	461a      	mov	r2, r3
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	b10b      	cbz	r3, 80030d4 <_free_r+0x4c>
 80030d0:	42a3      	cmp	r3, r4
 80030d2:	d9fa      	bls.n	80030ca <_free_r+0x42>
 80030d4:	6811      	ldr	r1, [r2, #0]
 80030d6:	1850      	adds	r0, r2, r1
 80030d8:	42a0      	cmp	r0, r4
 80030da:	d10b      	bne.n	80030f4 <_free_r+0x6c>
 80030dc:	6820      	ldr	r0, [r4, #0]
 80030de:	4401      	add	r1, r0
 80030e0:	1850      	adds	r0, r2, r1
 80030e2:	4283      	cmp	r3, r0
 80030e4:	6011      	str	r1, [r2, #0]
 80030e6:	d1e0      	bne.n	80030aa <_free_r+0x22>
 80030e8:	6818      	ldr	r0, [r3, #0]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	4408      	add	r0, r1
 80030ee:	6010      	str	r0, [r2, #0]
 80030f0:	6053      	str	r3, [r2, #4]
 80030f2:	e7da      	b.n	80030aa <_free_r+0x22>
 80030f4:	d902      	bls.n	80030fc <_free_r+0x74>
 80030f6:	230c      	movs	r3, #12
 80030f8:	602b      	str	r3, [r5, #0]
 80030fa:	e7d6      	b.n	80030aa <_free_r+0x22>
 80030fc:	6820      	ldr	r0, [r4, #0]
 80030fe:	1821      	adds	r1, r4, r0
 8003100:	428b      	cmp	r3, r1
 8003102:	bf01      	itttt	eq
 8003104:	6819      	ldreq	r1, [r3, #0]
 8003106:	685b      	ldreq	r3, [r3, #4]
 8003108:	1809      	addeq	r1, r1, r0
 800310a:	6021      	streq	r1, [r4, #0]
 800310c:	6063      	str	r3, [r4, #4]
 800310e:	6054      	str	r4, [r2, #4]
 8003110:	e7cb      	b.n	80030aa <_free_r+0x22>
 8003112:	bd38      	pop	{r3, r4, r5, pc}
 8003114:	20000274 	.word	0x20000274

08003118 <sbrk_aligned>:
 8003118:	b570      	push	{r4, r5, r6, lr}
 800311a:	4e0f      	ldr	r6, [pc, #60]	@ (8003158 <sbrk_aligned+0x40>)
 800311c:	460c      	mov	r4, r1
 800311e:	6831      	ldr	r1, [r6, #0]
 8003120:	4605      	mov	r5, r0
 8003122:	b911      	cbnz	r1, 800312a <sbrk_aligned+0x12>
 8003124:	f000 fba8 	bl	8003878 <_sbrk_r>
 8003128:	6030      	str	r0, [r6, #0]
 800312a:	4621      	mov	r1, r4
 800312c:	4628      	mov	r0, r5
 800312e:	f000 fba3 	bl	8003878 <_sbrk_r>
 8003132:	1c43      	adds	r3, r0, #1
 8003134:	d103      	bne.n	800313e <sbrk_aligned+0x26>
 8003136:	f04f 34ff 	mov.w	r4, #4294967295
 800313a:	4620      	mov	r0, r4
 800313c:	bd70      	pop	{r4, r5, r6, pc}
 800313e:	1cc4      	adds	r4, r0, #3
 8003140:	f024 0403 	bic.w	r4, r4, #3
 8003144:	42a0      	cmp	r0, r4
 8003146:	d0f8      	beq.n	800313a <sbrk_aligned+0x22>
 8003148:	1a21      	subs	r1, r4, r0
 800314a:	4628      	mov	r0, r5
 800314c:	f000 fb94 	bl	8003878 <_sbrk_r>
 8003150:	3001      	adds	r0, #1
 8003152:	d1f2      	bne.n	800313a <sbrk_aligned+0x22>
 8003154:	e7ef      	b.n	8003136 <sbrk_aligned+0x1e>
 8003156:	bf00      	nop
 8003158:	20000270 	.word	0x20000270

0800315c <_malloc_r>:
 800315c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003160:	1ccd      	adds	r5, r1, #3
 8003162:	f025 0503 	bic.w	r5, r5, #3
 8003166:	3508      	adds	r5, #8
 8003168:	2d0c      	cmp	r5, #12
 800316a:	bf38      	it	cc
 800316c:	250c      	movcc	r5, #12
 800316e:	2d00      	cmp	r5, #0
 8003170:	4606      	mov	r6, r0
 8003172:	db01      	blt.n	8003178 <_malloc_r+0x1c>
 8003174:	42a9      	cmp	r1, r5
 8003176:	d904      	bls.n	8003182 <_malloc_r+0x26>
 8003178:	230c      	movs	r3, #12
 800317a:	6033      	str	r3, [r6, #0]
 800317c:	2000      	movs	r0, #0
 800317e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003182:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003258 <_malloc_r+0xfc>
 8003186:	f000 f869 	bl	800325c <__malloc_lock>
 800318a:	f8d8 3000 	ldr.w	r3, [r8]
 800318e:	461c      	mov	r4, r3
 8003190:	bb44      	cbnz	r4, 80031e4 <_malloc_r+0x88>
 8003192:	4629      	mov	r1, r5
 8003194:	4630      	mov	r0, r6
 8003196:	f7ff ffbf 	bl	8003118 <sbrk_aligned>
 800319a:	1c43      	adds	r3, r0, #1
 800319c:	4604      	mov	r4, r0
 800319e:	d158      	bne.n	8003252 <_malloc_r+0xf6>
 80031a0:	f8d8 4000 	ldr.w	r4, [r8]
 80031a4:	4627      	mov	r7, r4
 80031a6:	2f00      	cmp	r7, #0
 80031a8:	d143      	bne.n	8003232 <_malloc_r+0xd6>
 80031aa:	2c00      	cmp	r4, #0
 80031ac:	d04b      	beq.n	8003246 <_malloc_r+0xea>
 80031ae:	6823      	ldr	r3, [r4, #0]
 80031b0:	4639      	mov	r1, r7
 80031b2:	4630      	mov	r0, r6
 80031b4:	eb04 0903 	add.w	r9, r4, r3
 80031b8:	f000 fb5e 	bl	8003878 <_sbrk_r>
 80031bc:	4581      	cmp	r9, r0
 80031be:	d142      	bne.n	8003246 <_malloc_r+0xea>
 80031c0:	6821      	ldr	r1, [r4, #0]
 80031c2:	4630      	mov	r0, r6
 80031c4:	1a6d      	subs	r5, r5, r1
 80031c6:	4629      	mov	r1, r5
 80031c8:	f7ff ffa6 	bl	8003118 <sbrk_aligned>
 80031cc:	3001      	adds	r0, #1
 80031ce:	d03a      	beq.n	8003246 <_malloc_r+0xea>
 80031d0:	6823      	ldr	r3, [r4, #0]
 80031d2:	442b      	add	r3, r5
 80031d4:	6023      	str	r3, [r4, #0]
 80031d6:	f8d8 3000 	ldr.w	r3, [r8]
 80031da:	685a      	ldr	r2, [r3, #4]
 80031dc:	bb62      	cbnz	r2, 8003238 <_malloc_r+0xdc>
 80031de:	f8c8 7000 	str.w	r7, [r8]
 80031e2:	e00f      	b.n	8003204 <_malloc_r+0xa8>
 80031e4:	6822      	ldr	r2, [r4, #0]
 80031e6:	1b52      	subs	r2, r2, r5
 80031e8:	d420      	bmi.n	800322c <_malloc_r+0xd0>
 80031ea:	2a0b      	cmp	r2, #11
 80031ec:	d917      	bls.n	800321e <_malloc_r+0xc2>
 80031ee:	1961      	adds	r1, r4, r5
 80031f0:	42a3      	cmp	r3, r4
 80031f2:	6025      	str	r5, [r4, #0]
 80031f4:	bf18      	it	ne
 80031f6:	6059      	strne	r1, [r3, #4]
 80031f8:	6863      	ldr	r3, [r4, #4]
 80031fa:	bf08      	it	eq
 80031fc:	f8c8 1000 	streq.w	r1, [r8]
 8003200:	5162      	str	r2, [r4, r5]
 8003202:	604b      	str	r3, [r1, #4]
 8003204:	4630      	mov	r0, r6
 8003206:	f000 f82f 	bl	8003268 <__malloc_unlock>
 800320a:	f104 000b 	add.w	r0, r4, #11
 800320e:	1d23      	adds	r3, r4, #4
 8003210:	f020 0007 	bic.w	r0, r0, #7
 8003214:	1ac2      	subs	r2, r0, r3
 8003216:	bf1c      	itt	ne
 8003218:	1a1b      	subne	r3, r3, r0
 800321a:	50a3      	strne	r3, [r4, r2]
 800321c:	e7af      	b.n	800317e <_malloc_r+0x22>
 800321e:	6862      	ldr	r2, [r4, #4]
 8003220:	42a3      	cmp	r3, r4
 8003222:	bf0c      	ite	eq
 8003224:	f8c8 2000 	streq.w	r2, [r8]
 8003228:	605a      	strne	r2, [r3, #4]
 800322a:	e7eb      	b.n	8003204 <_malloc_r+0xa8>
 800322c:	4623      	mov	r3, r4
 800322e:	6864      	ldr	r4, [r4, #4]
 8003230:	e7ae      	b.n	8003190 <_malloc_r+0x34>
 8003232:	463c      	mov	r4, r7
 8003234:	687f      	ldr	r7, [r7, #4]
 8003236:	e7b6      	b.n	80031a6 <_malloc_r+0x4a>
 8003238:	461a      	mov	r2, r3
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	42a3      	cmp	r3, r4
 800323e:	d1fb      	bne.n	8003238 <_malloc_r+0xdc>
 8003240:	2300      	movs	r3, #0
 8003242:	6053      	str	r3, [r2, #4]
 8003244:	e7de      	b.n	8003204 <_malloc_r+0xa8>
 8003246:	230c      	movs	r3, #12
 8003248:	4630      	mov	r0, r6
 800324a:	6033      	str	r3, [r6, #0]
 800324c:	f000 f80c 	bl	8003268 <__malloc_unlock>
 8003250:	e794      	b.n	800317c <_malloc_r+0x20>
 8003252:	6005      	str	r5, [r0, #0]
 8003254:	e7d6      	b.n	8003204 <_malloc_r+0xa8>
 8003256:	bf00      	nop
 8003258:	20000274 	.word	0x20000274

0800325c <__malloc_lock>:
 800325c:	4801      	ldr	r0, [pc, #4]	@ (8003264 <__malloc_lock+0x8>)
 800325e:	f7ff bf03 	b.w	8003068 <__retarget_lock_acquire_recursive>
 8003262:	bf00      	nop
 8003264:	2000026c 	.word	0x2000026c

08003268 <__malloc_unlock>:
 8003268:	4801      	ldr	r0, [pc, #4]	@ (8003270 <__malloc_unlock+0x8>)
 800326a:	f7ff befe 	b.w	800306a <__retarget_lock_release_recursive>
 800326e:	bf00      	nop
 8003270:	2000026c 	.word	0x2000026c

08003274 <__ssputs_r>:
 8003274:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003278:	461f      	mov	r7, r3
 800327a:	688e      	ldr	r6, [r1, #8]
 800327c:	4682      	mov	sl, r0
 800327e:	42be      	cmp	r6, r7
 8003280:	460c      	mov	r4, r1
 8003282:	4690      	mov	r8, r2
 8003284:	680b      	ldr	r3, [r1, #0]
 8003286:	d82d      	bhi.n	80032e4 <__ssputs_r+0x70>
 8003288:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800328c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003290:	d026      	beq.n	80032e0 <__ssputs_r+0x6c>
 8003292:	6965      	ldr	r5, [r4, #20]
 8003294:	6909      	ldr	r1, [r1, #16]
 8003296:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800329a:	eba3 0901 	sub.w	r9, r3, r1
 800329e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80032a2:	1c7b      	adds	r3, r7, #1
 80032a4:	444b      	add	r3, r9
 80032a6:	106d      	asrs	r5, r5, #1
 80032a8:	429d      	cmp	r5, r3
 80032aa:	bf38      	it	cc
 80032ac:	461d      	movcc	r5, r3
 80032ae:	0553      	lsls	r3, r2, #21
 80032b0:	d527      	bpl.n	8003302 <__ssputs_r+0x8e>
 80032b2:	4629      	mov	r1, r5
 80032b4:	f7ff ff52 	bl	800315c <_malloc_r>
 80032b8:	4606      	mov	r6, r0
 80032ba:	b360      	cbz	r0, 8003316 <__ssputs_r+0xa2>
 80032bc:	464a      	mov	r2, r9
 80032be:	6921      	ldr	r1, [r4, #16]
 80032c0:	f7ff fed4 	bl	800306c <memcpy>
 80032c4:	89a3      	ldrh	r3, [r4, #12]
 80032c6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80032ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80032ce:	81a3      	strh	r3, [r4, #12]
 80032d0:	6126      	str	r6, [r4, #16]
 80032d2:	444e      	add	r6, r9
 80032d4:	6026      	str	r6, [r4, #0]
 80032d6:	463e      	mov	r6, r7
 80032d8:	6165      	str	r5, [r4, #20]
 80032da:	eba5 0509 	sub.w	r5, r5, r9
 80032de:	60a5      	str	r5, [r4, #8]
 80032e0:	42be      	cmp	r6, r7
 80032e2:	d900      	bls.n	80032e6 <__ssputs_r+0x72>
 80032e4:	463e      	mov	r6, r7
 80032e6:	4632      	mov	r2, r6
 80032e8:	4641      	mov	r1, r8
 80032ea:	6820      	ldr	r0, [r4, #0]
 80032ec:	f000 faaa 	bl	8003844 <memmove>
 80032f0:	2000      	movs	r0, #0
 80032f2:	68a3      	ldr	r3, [r4, #8]
 80032f4:	1b9b      	subs	r3, r3, r6
 80032f6:	60a3      	str	r3, [r4, #8]
 80032f8:	6823      	ldr	r3, [r4, #0]
 80032fa:	4433      	add	r3, r6
 80032fc:	6023      	str	r3, [r4, #0]
 80032fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003302:	462a      	mov	r2, r5
 8003304:	f000 fad6 	bl	80038b4 <_realloc_r>
 8003308:	4606      	mov	r6, r0
 800330a:	2800      	cmp	r0, #0
 800330c:	d1e0      	bne.n	80032d0 <__ssputs_r+0x5c>
 800330e:	4650      	mov	r0, sl
 8003310:	6921      	ldr	r1, [r4, #16]
 8003312:	f7ff feb9 	bl	8003088 <_free_r>
 8003316:	230c      	movs	r3, #12
 8003318:	f8ca 3000 	str.w	r3, [sl]
 800331c:	89a3      	ldrh	r3, [r4, #12]
 800331e:	f04f 30ff 	mov.w	r0, #4294967295
 8003322:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003326:	81a3      	strh	r3, [r4, #12]
 8003328:	e7e9      	b.n	80032fe <__ssputs_r+0x8a>
	...

0800332c <_svfiprintf_r>:
 800332c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003330:	4698      	mov	r8, r3
 8003332:	898b      	ldrh	r3, [r1, #12]
 8003334:	4607      	mov	r7, r0
 8003336:	061b      	lsls	r3, r3, #24
 8003338:	460d      	mov	r5, r1
 800333a:	4614      	mov	r4, r2
 800333c:	b09d      	sub	sp, #116	@ 0x74
 800333e:	d510      	bpl.n	8003362 <_svfiprintf_r+0x36>
 8003340:	690b      	ldr	r3, [r1, #16]
 8003342:	b973      	cbnz	r3, 8003362 <_svfiprintf_r+0x36>
 8003344:	2140      	movs	r1, #64	@ 0x40
 8003346:	f7ff ff09 	bl	800315c <_malloc_r>
 800334a:	6028      	str	r0, [r5, #0]
 800334c:	6128      	str	r0, [r5, #16]
 800334e:	b930      	cbnz	r0, 800335e <_svfiprintf_r+0x32>
 8003350:	230c      	movs	r3, #12
 8003352:	603b      	str	r3, [r7, #0]
 8003354:	f04f 30ff 	mov.w	r0, #4294967295
 8003358:	b01d      	add	sp, #116	@ 0x74
 800335a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800335e:	2340      	movs	r3, #64	@ 0x40
 8003360:	616b      	str	r3, [r5, #20]
 8003362:	2300      	movs	r3, #0
 8003364:	9309      	str	r3, [sp, #36]	@ 0x24
 8003366:	2320      	movs	r3, #32
 8003368:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800336c:	2330      	movs	r3, #48	@ 0x30
 800336e:	f04f 0901 	mov.w	r9, #1
 8003372:	f8cd 800c 	str.w	r8, [sp, #12]
 8003376:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003510 <_svfiprintf_r+0x1e4>
 800337a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800337e:	4623      	mov	r3, r4
 8003380:	469a      	mov	sl, r3
 8003382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003386:	b10a      	cbz	r2, 800338c <_svfiprintf_r+0x60>
 8003388:	2a25      	cmp	r2, #37	@ 0x25
 800338a:	d1f9      	bne.n	8003380 <_svfiprintf_r+0x54>
 800338c:	ebba 0b04 	subs.w	fp, sl, r4
 8003390:	d00b      	beq.n	80033aa <_svfiprintf_r+0x7e>
 8003392:	465b      	mov	r3, fp
 8003394:	4622      	mov	r2, r4
 8003396:	4629      	mov	r1, r5
 8003398:	4638      	mov	r0, r7
 800339a:	f7ff ff6b 	bl	8003274 <__ssputs_r>
 800339e:	3001      	adds	r0, #1
 80033a0:	f000 80a7 	beq.w	80034f2 <_svfiprintf_r+0x1c6>
 80033a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80033a6:	445a      	add	r2, fp
 80033a8:	9209      	str	r2, [sp, #36]	@ 0x24
 80033aa:	f89a 3000 	ldrb.w	r3, [sl]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	f000 809f 	beq.w	80034f2 <_svfiprintf_r+0x1c6>
 80033b4:	2300      	movs	r3, #0
 80033b6:	f04f 32ff 	mov.w	r2, #4294967295
 80033ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80033be:	f10a 0a01 	add.w	sl, sl, #1
 80033c2:	9304      	str	r3, [sp, #16]
 80033c4:	9307      	str	r3, [sp, #28]
 80033c6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80033ca:	931a      	str	r3, [sp, #104]	@ 0x68
 80033cc:	4654      	mov	r4, sl
 80033ce:	2205      	movs	r2, #5
 80033d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80033d4:	484e      	ldr	r0, [pc, #312]	@ (8003510 <_svfiprintf_r+0x1e4>)
 80033d6:	f000 fa5f 	bl	8003898 <memchr>
 80033da:	9a04      	ldr	r2, [sp, #16]
 80033dc:	b9d8      	cbnz	r0, 8003416 <_svfiprintf_r+0xea>
 80033de:	06d0      	lsls	r0, r2, #27
 80033e0:	bf44      	itt	mi
 80033e2:	2320      	movmi	r3, #32
 80033e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80033e8:	0711      	lsls	r1, r2, #28
 80033ea:	bf44      	itt	mi
 80033ec:	232b      	movmi	r3, #43	@ 0x2b
 80033ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80033f2:	f89a 3000 	ldrb.w	r3, [sl]
 80033f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80033f8:	d015      	beq.n	8003426 <_svfiprintf_r+0xfa>
 80033fa:	4654      	mov	r4, sl
 80033fc:	2000      	movs	r0, #0
 80033fe:	f04f 0c0a 	mov.w	ip, #10
 8003402:	9a07      	ldr	r2, [sp, #28]
 8003404:	4621      	mov	r1, r4
 8003406:	f811 3b01 	ldrb.w	r3, [r1], #1
 800340a:	3b30      	subs	r3, #48	@ 0x30
 800340c:	2b09      	cmp	r3, #9
 800340e:	d94b      	bls.n	80034a8 <_svfiprintf_r+0x17c>
 8003410:	b1b0      	cbz	r0, 8003440 <_svfiprintf_r+0x114>
 8003412:	9207      	str	r2, [sp, #28]
 8003414:	e014      	b.n	8003440 <_svfiprintf_r+0x114>
 8003416:	eba0 0308 	sub.w	r3, r0, r8
 800341a:	fa09 f303 	lsl.w	r3, r9, r3
 800341e:	4313      	orrs	r3, r2
 8003420:	46a2      	mov	sl, r4
 8003422:	9304      	str	r3, [sp, #16]
 8003424:	e7d2      	b.n	80033cc <_svfiprintf_r+0xa0>
 8003426:	9b03      	ldr	r3, [sp, #12]
 8003428:	1d19      	adds	r1, r3, #4
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	9103      	str	r1, [sp, #12]
 800342e:	2b00      	cmp	r3, #0
 8003430:	bfbb      	ittet	lt
 8003432:	425b      	neglt	r3, r3
 8003434:	f042 0202 	orrlt.w	r2, r2, #2
 8003438:	9307      	strge	r3, [sp, #28]
 800343a:	9307      	strlt	r3, [sp, #28]
 800343c:	bfb8      	it	lt
 800343e:	9204      	strlt	r2, [sp, #16]
 8003440:	7823      	ldrb	r3, [r4, #0]
 8003442:	2b2e      	cmp	r3, #46	@ 0x2e
 8003444:	d10a      	bne.n	800345c <_svfiprintf_r+0x130>
 8003446:	7863      	ldrb	r3, [r4, #1]
 8003448:	2b2a      	cmp	r3, #42	@ 0x2a
 800344a:	d132      	bne.n	80034b2 <_svfiprintf_r+0x186>
 800344c:	9b03      	ldr	r3, [sp, #12]
 800344e:	3402      	adds	r4, #2
 8003450:	1d1a      	adds	r2, r3, #4
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	9203      	str	r2, [sp, #12]
 8003456:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800345a:	9305      	str	r3, [sp, #20]
 800345c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003514 <_svfiprintf_r+0x1e8>
 8003460:	2203      	movs	r2, #3
 8003462:	4650      	mov	r0, sl
 8003464:	7821      	ldrb	r1, [r4, #0]
 8003466:	f000 fa17 	bl	8003898 <memchr>
 800346a:	b138      	cbz	r0, 800347c <_svfiprintf_r+0x150>
 800346c:	2240      	movs	r2, #64	@ 0x40
 800346e:	9b04      	ldr	r3, [sp, #16]
 8003470:	eba0 000a 	sub.w	r0, r0, sl
 8003474:	4082      	lsls	r2, r0
 8003476:	4313      	orrs	r3, r2
 8003478:	3401      	adds	r4, #1
 800347a:	9304      	str	r3, [sp, #16]
 800347c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003480:	2206      	movs	r2, #6
 8003482:	4825      	ldr	r0, [pc, #148]	@ (8003518 <_svfiprintf_r+0x1ec>)
 8003484:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003488:	f000 fa06 	bl	8003898 <memchr>
 800348c:	2800      	cmp	r0, #0
 800348e:	d036      	beq.n	80034fe <_svfiprintf_r+0x1d2>
 8003490:	4b22      	ldr	r3, [pc, #136]	@ (800351c <_svfiprintf_r+0x1f0>)
 8003492:	bb1b      	cbnz	r3, 80034dc <_svfiprintf_r+0x1b0>
 8003494:	9b03      	ldr	r3, [sp, #12]
 8003496:	3307      	adds	r3, #7
 8003498:	f023 0307 	bic.w	r3, r3, #7
 800349c:	3308      	adds	r3, #8
 800349e:	9303      	str	r3, [sp, #12]
 80034a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80034a2:	4433      	add	r3, r6
 80034a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80034a6:	e76a      	b.n	800337e <_svfiprintf_r+0x52>
 80034a8:	460c      	mov	r4, r1
 80034aa:	2001      	movs	r0, #1
 80034ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80034b0:	e7a8      	b.n	8003404 <_svfiprintf_r+0xd8>
 80034b2:	2300      	movs	r3, #0
 80034b4:	f04f 0c0a 	mov.w	ip, #10
 80034b8:	4619      	mov	r1, r3
 80034ba:	3401      	adds	r4, #1
 80034bc:	9305      	str	r3, [sp, #20]
 80034be:	4620      	mov	r0, r4
 80034c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80034c4:	3a30      	subs	r2, #48	@ 0x30
 80034c6:	2a09      	cmp	r2, #9
 80034c8:	d903      	bls.n	80034d2 <_svfiprintf_r+0x1a6>
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d0c6      	beq.n	800345c <_svfiprintf_r+0x130>
 80034ce:	9105      	str	r1, [sp, #20]
 80034d0:	e7c4      	b.n	800345c <_svfiprintf_r+0x130>
 80034d2:	4604      	mov	r4, r0
 80034d4:	2301      	movs	r3, #1
 80034d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80034da:	e7f0      	b.n	80034be <_svfiprintf_r+0x192>
 80034dc:	ab03      	add	r3, sp, #12
 80034de:	9300      	str	r3, [sp, #0]
 80034e0:	462a      	mov	r2, r5
 80034e2:	4638      	mov	r0, r7
 80034e4:	4b0e      	ldr	r3, [pc, #56]	@ (8003520 <_svfiprintf_r+0x1f4>)
 80034e6:	a904      	add	r1, sp, #16
 80034e8:	f3af 8000 	nop.w
 80034ec:	1c42      	adds	r2, r0, #1
 80034ee:	4606      	mov	r6, r0
 80034f0:	d1d6      	bne.n	80034a0 <_svfiprintf_r+0x174>
 80034f2:	89ab      	ldrh	r3, [r5, #12]
 80034f4:	065b      	lsls	r3, r3, #25
 80034f6:	f53f af2d 	bmi.w	8003354 <_svfiprintf_r+0x28>
 80034fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80034fc:	e72c      	b.n	8003358 <_svfiprintf_r+0x2c>
 80034fe:	ab03      	add	r3, sp, #12
 8003500:	9300      	str	r3, [sp, #0]
 8003502:	462a      	mov	r2, r5
 8003504:	4638      	mov	r0, r7
 8003506:	4b06      	ldr	r3, [pc, #24]	@ (8003520 <_svfiprintf_r+0x1f4>)
 8003508:	a904      	add	r1, sp, #16
 800350a:	f000 f87d 	bl	8003608 <_printf_i>
 800350e:	e7ed      	b.n	80034ec <_svfiprintf_r+0x1c0>
 8003510:	080039c6 	.word	0x080039c6
 8003514:	080039cc 	.word	0x080039cc
 8003518:	080039d0 	.word	0x080039d0
 800351c:	00000000 	.word	0x00000000
 8003520:	08003275 	.word	0x08003275

08003524 <_printf_common>:
 8003524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003528:	4616      	mov	r6, r2
 800352a:	4698      	mov	r8, r3
 800352c:	688a      	ldr	r2, [r1, #8]
 800352e:	690b      	ldr	r3, [r1, #16]
 8003530:	4607      	mov	r7, r0
 8003532:	4293      	cmp	r3, r2
 8003534:	bfb8      	it	lt
 8003536:	4613      	movlt	r3, r2
 8003538:	6033      	str	r3, [r6, #0]
 800353a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800353e:	460c      	mov	r4, r1
 8003540:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003544:	b10a      	cbz	r2, 800354a <_printf_common+0x26>
 8003546:	3301      	adds	r3, #1
 8003548:	6033      	str	r3, [r6, #0]
 800354a:	6823      	ldr	r3, [r4, #0]
 800354c:	0699      	lsls	r1, r3, #26
 800354e:	bf42      	ittt	mi
 8003550:	6833      	ldrmi	r3, [r6, #0]
 8003552:	3302      	addmi	r3, #2
 8003554:	6033      	strmi	r3, [r6, #0]
 8003556:	6825      	ldr	r5, [r4, #0]
 8003558:	f015 0506 	ands.w	r5, r5, #6
 800355c:	d106      	bne.n	800356c <_printf_common+0x48>
 800355e:	f104 0a19 	add.w	sl, r4, #25
 8003562:	68e3      	ldr	r3, [r4, #12]
 8003564:	6832      	ldr	r2, [r6, #0]
 8003566:	1a9b      	subs	r3, r3, r2
 8003568:	42ab      	cmp	r3, r5
 800356a:	dc2b      	bgt.n	80035c4 <_printf_common+0xa0>
 800356c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003570:	6822      	ldr	r2, [r4, #0]
 8003572:	3b00      	subs	r3, #0
 8003574:	bf18      	it	ne
 8003576:	2301      	movne	r3, #1
 8003578:	0692      	lsls	r2, r2, #26
 800357a:	d430      	bmi.n	80035de <_printf_common+0xba>
 800357c:	4641      	mov	r1, r8
 800357e:	4638      	mov	r0, r7
 8003580:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003584:	47c8      	blx	r9
 8003586:	3001      	adds	r0, #1
 8003588:	d023      	beq.n	80035d2 <_printf_common+0xae>
 800358a:	6823      	ldr	r3, [r4, #0]
 800358c:	6922      	ldr	r2, [r4, #16]
 800358e:	f003 0306 	and.w	r3, r3, #6
 8003592:	2b04      	cmp	r3, #4
 8003594:	bf14      	ite	ne
 8003596:	2500      	movne	r5, #0
 8003598:	6833      	ldreq	r3, [r6, #0]
 800359a:	f04f 0600 	mov.w	r6, #0
 800359e:	bf08      	it	eq
 80035a0:	68e5      	ldreq	r5, [r4, #12]
 80035a2:	f104 041a 	add.w	r4, r4, #26
 80035a6:	bf08      	it	eq
 80035a8:	1aed      	subeq	r5, r5, r3
 80035aa:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80035ae:	bf08      	it	eq
 80035b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80035b4:	4293      	cmp	r3, r2
 80035b6:	bfc4      	itt	gt
 80035b8:	1a9b      	subgt	r3, r3, r2
 80035ba:	18ed      	addgt	r5, r5, r3
 80035bc:	42b5      	cmp	r5, r6
 80035be:	d11a      	bne.n	80035f6 <_printf_common+0xd2>
 80035c0:	2000      	movs	r0, #0
 80035c2:	e008      	b.n	80035d6 <_printf_common+0xb2>
 80035c4:	2301      	movs	r3, #1
 80035c6:	4652      	mov	r2, sl
 80035c8:	4641      	mov	r1, r8
 80035ca:	4638      	mov	r0, r7
 80035cc:	47c8      	blx	r9
 80035ce:	3001      	adds	r0, #1
 80035d0:	d103      	bne.n	80035da <_printf_common+0xb6>
 80035d2:	f04f 30ff 	mov.w	r0, #4294967295
 80035d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035da:	3501      	adds	r5, #1
 80035dc:	e7c1      	b.n	8003562 <_printf_common+0x3e>
 80035de:	2030      	movs	r0, #48	@ 0x30
 80035e0:	18e1      	adds	r1, r4, r3
 80035e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80035e6:	1c5a      	adds	r2, r3, #1
 80035e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80035ec:	4422      	add	r2, r4
 80035ee:	3302      	adds	r3, #2
 80035f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80035f4:	e7c2      	b.n	800357c <_printf_common+0x58>
 80035f6:	2301      	movs	r3, #1
 80035f8:	4622      	mov	r2, r4
 80035fa:	4641      	mov	r1, r8
 80035fc:	4638      	mov	r0, r7
 80035fe:	47c8      	blx	r9
 8003600:	3001      	adds	r0, #1
 8003602:	d0e6      	beq.n	80035d2 <_printf_common+0xae>
 8003604:	3601      	adds	r6, #1
 8003606:	e7d9      	b.n	80035bc <_printf_common+0x98>

08003608 <_printf_i>:
 8003608:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800360c:	7e0f      	ldrb	r7, [r1, #24]
 800360e:	4691      	mov	r9, r2
 8003610:	2f78      	cmp	r7, #120	@ 0x78
 8003612:	4680      	mov	r8, r0
 8003614:	460c      	mov	r4, r1
 8003616:	469a      	mov	sl, r3
 8003618:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800361a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800361e:	d807      	bhi.n	8003630 <_printf_i+0x28>
 8003620:	2f62      	cmp	r7, #98	@ 0x62
 8003622:	d80a      	bhi.n	800363a <_printf_i+0x32>
 8003624:	2f00      	cmp	r7, #0
 8003626:	f000 80d1 	beq.w	80037cc <_printf_i+0x1c4>
 800362a:	2f58      	cmp	r7, #88	@ 0x58
 800362c:	f000 80b8 	beq.w	80037a0 <_printf_i+0x198>
 8003630:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003634:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003638:	e03a      	b.n	80036b0 <_printf_i+0xa8>
 800363a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800363e:	2b15      	cmp	r3, #21
 8003640:	d8f6      	bhi.n	8003630 <_printf_i+0x28>
 8003642:	a101      	add	r1, pc, #4	@ (adr r1, 8003648 <_printf_i+0x40>)
 8003644:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003648:	080036a1 	.word	0x080036a1
 800364c:	080036b5 	.word	0x080036b5
 8003650:	08003631 	.word	0x08003631
 8003654:	08003631 	.word	0x08003631
 8003658:	08003631 	.word	0x08003631
 800365c:	08003631 	.word	0x08003631
 8003660:	080036b5 	.word	0x080036b5
 8003664:	08003631 	.word	0x08003631
 8003668:	08003631 	.word	0x08003631
 800366c:	08003631 	.word	0x08003631
 8003670:	08003631 	.word	0x08003631
 8003674:	080037b3 	.word	0x080037b3
 8003678:	080036df 	.word	0x080036df
 800367c:	0800376d 	.word	0x0800376d
 8003680:	08003631 	.word	0x08003631
 8003684:	08003631 	.word	0x08003631
 8003688:	080037d5 	.word	0x080037d5
 800368c:	08003631 	.word	0x08003631
 8003690:	080036df 	.word	0x080036df
 8003694:	08003631 	.word	0x08003631
 8003698:	08003631 	.word	0x08003631
 800369c:	08003775 	.word	0x08003775
 80036a0:	6833      	ldr	r3, [r6, #0]
 80036a2:	1d1a      	adds	r2, r3, #4
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	6032      	str	r2, [r6, #0]
 80036a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80036ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80036b0:	2301      	movs	r3, #1
 80036b2:	e09c      	b.n	80037ee <_printf_i+0x1e6>
 80036b4:	6833      	ldr	r3, [r6, #0]
 80036b6:	6820      	ldr	r0, [r4, #0]
 80036b8:	1d19      	adds	r1, r3, #4
 80036ba:	6031      	str	r1, [r6, #0]
 80036bc:	0606      	lsls	r6, r0, #24
 80036be:	d501      	bpl.n	80036c4 <_printf_i+0xbc>
 80036c0:	681d      	ldr	r5, [r3, #0]
 80036c2:	e003      	b.n	80036cc <_printf_i+0xc4>
 80036c4:	0645      	lsls	r5, r0, #25
 80036c6:	d5fb      	bpl.n	80036c0 <_printf_i+0xb8>
 80036c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80036cc:	2d00      	cmp	r5, #0
 80036ce:	da03      	bge.n	80036d8 <_printf_i+0xd0>
 80036d0:	232d      	movs	r3, #45	@ 0x2d
 80036d2:	426d      	negs	r5, r5
 80036d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80036d8:	230a      	movs	r3, #10
 80036da:	4858      	ldr	r0, [pc, #352]	@ (800383c <_printf_i+0x234>)
 80036dc:	e011      	b.n	8003702 <_printf_i+0xfa>
 80036de:	6821      	ldr	r1, [r4, #0]
 80036e0:	6833      	ldr	r3, [r6, #0]
 80036e2:	0608      	lsls	r0, r1, #24
 80036e4:	f853 5b04 	ldr.w	r5, [r3], #4
 80036e8:	d402      	bmi.n	80036f0 <_printf_i+0xe8>
 80036ea:	0649      	lsls	r1, r1, #25
 80036ec:	bf48      	it	mi
 80036ee:	b2ad      	uxthmi	r5, r5
 80036f0:	2f6f      	cmp	r7, #111	@ 0x6f
 80036f2:	6033      	str	r3, [r6, #0]
 80036f4:	bf14      	ite	ne
 80036f6:	230a      	movne	r3, #10
 80036f8:	2308      	moveq	r3, #8
 80036fa:	4850      	ldr	r0, [pc, #320]	@ (800383c <_printf_i+0x234>)
 80036fc:	2100      	movs	r1, #0
 80036fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003702:	6866      	ldr	r6, [r4, #4]
 8003704:	2e00      	cmp	r6, #0
 8003706:	60a6      	str	r6, [r4, #8]
 8003708:	db05      	blt.n	8003716 <_printf_i+0x10e>
 800370a:	6821      	ldr	r1, [r4, #0]
 800370c:	432e      	orrs	r6, r5
 800370e:	f021 0104 	bic.w	r1, r1, #4
 8003712:	6021      	str	r1, [r4, #0]
 8003714:	d04b      	beq.n	80037ae <_printf_i+0x1a6>
 8003716:	4616      	mov	r6, r2
 8003718:	fbb5 f1f3 	udiv	r1, r5, r3
 800371c:	fb03 5711 	mls	r7, r3, r1, r5
 8003720:	5dc7      	ldrb	r7, [r0, r7]
 8003722:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003726:	462f      	mov	r7, r5
 8003728:	42bb      	cmp	r3, r7
 800372a:	460d      	mov	r5, r1
 800372c:	d9f4      	bls.n	8003718 <_printf_i+0x110>
 800372e:	2b08      	cmp	r3, #8
 8003730:	d10b      	bne.n	800374a <_printf_i+0x142>
 8003732:	6823      	ldr	r3, [r4, #0]
 8003734:	07df      	lsls	r7, r3, #31
 8003736:	d508      	bpl.n	800374a <_printf_i+0x142>
 8003738:	6923      	ldr	r3, [r4, #16]
 800373a:	6861      	ldr	r1, [r4, #4]
 800373c:	4299      	cmp	r1, r3
 800373e:	bfde      	ittt	le
 8003740:	2330      	movle	r3, #48	@ 0x30
 8003742:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003746:	f106 36ff 	addle.w	r6, r6, #4294967295
 800374a:	1b92      	subs	r2, r2, r6
 800374c:	6122      	str	r2, [r4, #16]
 800374e:	464b      	mov	r3, r9
 8003750:	4621      	mov	r1, r4
 8003752:	4640      	mov	r0, r8
 8003754:	f8cd a000 	str.w	sl, [sp]
 8003758:	aa03      	add	r2, sp, #12
 800375a:	f7ff fee3 	bl	8003524 <_printf_common>
 800375e:	3001      	adds	r0, #1
 8003760:	d14a      	bne.n	80037f8 <_printf_i+0x1f0>
 8003762:	f04f 30ff 	mov.w	r0, #4294967295
 8003766:	b004      	add	sp, #16
 8003768:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800376c:	6823      	ldr	r3, [r4, #0]
 800376e:	f043 0320 	orr.w	r3, r3, #32
 8003772:	6023      	str	r3, [r4, #0]
 8003774:	2778      	movs	r7, #120	@ 0x78
 8003776:	4832      	ldr	r0, [pc, #200]	@ (8003840 <_printf_i+0x238>)
 8003778:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800377c:	6823      	ldr	r3, [r4, #0]
 800377e:	6831      	ldr	r1, [r6, #0]
 8003780:	061f      	lsls	r7, r3, #24
 8003782:	f851 5b04 	ldr.w	r5, [r1], #4
 8003786:	d402      	bmi.n	800378e <_printf_i+0x186>
 8003788:	065f      	lsls	r7, r3, #25
 800378a:	bf48      	it	mi
 800378c:	b2ad      	uxthmi	r5, r5
 800378e:	6031      	str	r1, [r6, #0]
 8003790:	07d9      	lsls	r1, r3, #31
 8003792:	bf44      	itt	mi
 8003794:	f043 0320 	orrmi.w	r3, r3, #32
 8003798:	6023      	strmi	r3, [r4, #0]
 800379a:	b11d      	cbz	r5, 80037a4 <_printf_i+0x19c>
 800379c:	2310      	movs	r3, #16
 800379e:	e7ad      	b.n	80036fc <_printf_i+0xf4>
 80037a0:	4826      	ldr	r0, [pc, #152]	@ (800383c <_printf_i+0x234>)
 80037a2:	e7e9      	b.n	8003778 <_printf_i+0x170>
 80037a4:	6823      	ldr	r3, [r4, #0]
 80037a6:	f023 0320 	bic.w	r3, r3, #32
 80037aa:	6023      	str	r3, [r4, #0]
 80037ac:	e7f6      	b.n	800379c <_printf_i+0x194>
 80037ae:	4616      	mov	r6, r2
 80037b0:	e7bd      	b.n	800372e <_printf_i+0x126>
 80037b2:	6833      	ldr	r3, [r6, #0]
 80037b4:	6825      	ldr	r5, [r4, #0]
 80037b6:	1d18      	adds	r0, r3, #4
 80037b8:	6961      	ldr	r1, [r4, #20]
 80037ba:	6030      	str	r0, [r6, #0]
 80037bc:	062e      	lsls	r6, r5, #24
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	d501      	bpl.n	80037c6 <_printf_i+0x1be>
 80037c2:	6019      	str	r1, [r3, #0]
 80037c4:	e002      	b.n	80037cc <_printf_i+0x1c4>
 80037c6:	0668      	lsls	r0, r5, #25
 80037c8:	d5fb      	bpl.n	80037c2 <_printf_i+0x1ba>
 80037ca:	8019      	strh	r1, [r3, #0]
 80037cc:	2300      	movs	r3, #0
 80037ce:	4616      	mov	r6, r2
 80037d0:	6123      	str	r3, [r4, #16]
 80037d2:	e7bc      	b.n	800374e <_printf_i+0x146>
 80037d4:	6833      	ldr	r3, [r6, #0]
 80037d6:	2100      	movs	r1, #0
 80037d8:	1d1a      	adds	r2, r3, #4
 80037da:	6032      	str	r2, [r6, #0]
 80037dc:	681e      	ldr	r6, [r3, #0]
 80037de:	6862      	ldr	r2, [r4, #4]
 80037e0:	4630      	mov	r0, r6
 80037e2:	f000 f859 	bl	8003898 <memchr>
 80037e6:	b108      	cbz	r0, 80037ec <_printf_i+0x1e4>
 80037e8:	1b80      	subs	r0, r0, r6
 80037ea:	6060      	str	r0, [r4, #4]
 80037ec:	6863      	ldr	r3, [r4, #4]
 80037ee:	6123      	str	r3, [r4, #16]
 80037f0:	2300      	movs	r3, #0
 80037f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80037f6:	e7aa      	b.n	800374e <_printf_i+0x146>
 80037f8:	4632      	mov	r2, r6
 80037fa:	4649      	mov	r1, r9
 80037fc:	4640      	mov	r0, r8
 80037fe:	6923      	ldr	r3, [r4, #16]
 8003800:	47d0      	blx	sl
 8003802:	3001      	adds	r0, #1
 8003804:	d0ad      	beq.n	8003762 <_printf_i+0x15a>
 8003806:	6823      	ldr	r3, [r4, #0]
 8003808:	079b      	lsls	r3, r3, #30
 800380a:	d413      	bmi.n	8003834 <_printf_i+0x22c>
 800380c:	68e0      	ldr	r0, [r4, #12]
 800380e:	9b03      	ldr	r3, [sp, #12]
 8003810:	4298      	cmp	r0, r3
 8003812:	bfb8      	it	lt
 8003814:	4618      	movlt	r0, r3
 8003816:	e7a6      	b.n	8003766 <_printf_i+0x15e>
 8003818:	2301      	movs	r3, #1
 800381a:	4632      	mov	r2, r6
 800381c:	4649      	mov	r1, r9
 800381e:	4640      	mov	r0, r8
 8003820:	47d0      	blx	sl
 8003822:	3001      	adds	r0, #1
 8003824:	d09d      	beq.n	8003762 <_printf_i+0x15a>
 8003826:	3501      	adds	r5, #1
 8003828:	68e3      	ldr	r3, [r4, #12]
 800382a:	9903      	ldr	r1, [sp, #12]
 800382c:	1a5b      	subs	r3, r3, r1
 800382e:	42ab      	cmp	r3, r5
 8003830:	dcf2      	bgt.n	8003818 <_printf_i+0x210>
 8003832:	e7eb      	b.n	800380c <_printf_i+0x204>
 8003834:	2500      	movs	r5, #0
 8003836:	f104 0619 	add.w	r6, r4, #25
 800383a:	e7f5      	b.n	8003828 <_printf_i+0x220>
 800383c:	080039d7 	.word	0x080039d7
 8003840:	080039e8 	.word	0x080039e8

08003844 <memmove>:
 8003844:	4288      	cmp	r0, r1
 8003846:	b510      	push	{r4, lr}
 8003848:	eb01 0402 	add.w	r4, r1, r2
 800384c:	d902      	bls.n	8003854 <memmove+0x10>
 800384e:	4284      	cmp	r4, r0
 8003850:	4623      	mov	r3, r4
 8003852:	d807      	bhi.n	8003864 <memmove+0x20>
 8003854:	1e43      	subs	r3, r0, #1
 8003856:	42a1      	cmp	r1, r4
 8003858:	d008      	beq.n	800386c <memmove+0x28>
 800385a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800385e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003862:	e7f8      	b.n	8003856 <memmove+0x12>
 8003864:	4601      	mov	r1, r0
 8003866:	4402      	add	r2, r0
 8003868:	428a      	cmp	r2, r1
 800386a:	d100      	bne.n	800386e <memmove+0x2a>
 800386c:	bd10      	pop	{r4, pc}
 800386e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003872:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003876:	e7f7      	b.n	8003868 <memmove+0x24>

08003878 <_sbrk_r>:
 8003878:	b538      	push	{r3, r4, r5, lr}
 800387a:	2300      	movs	r3, #0
 800387c:	4d05      	ldr	r5, [pc, #20]	@ (8003894 <_sbrk_r+0x1c>)
 800387e:	4604      	mov	r4, r0
 8003880:	4608      	mov	r0, r1
 8003882:	602b      	str	r3, [r5, #0]
 8003884:	f7fd f868 	bl	8000958 <_sbrk>
 8003888:	1c43      	adds	r3, r0, #1
 800388a:	d102      	bne.n	8003892 <_sbrk_r+0x1a>
 800388c:	682b      	ldr	r3, [r5, #0]
 800388e:	b103      	cbz	r3, 8003892 <_sbrk_r+0x1a>
 8003890:	6023      	str	r3, [r4, #0]
 8003892:	bd38      	pop	{r3, r4, r5, pc}
 8003894:	20000268 	.word	0x20000268

08003898 <memchr>:
 8003898:	4603      	mov	r3, r0
 800389a:	b510      	push	{r4, lr}
 800389c:	b2c9      	uxtb	r1, r1
 800389e:	4402      	add	r2, r0
 80038a0:	4293      	cmp	r3, r2
 80038a2:	4618      	mov	r0, r3
 80038a4:	d101      	bne.n	80038aa <memchr+0x12>
 80038a6:	2000      	movs	r0, #0
 80038a8:	e003      	b.n	80038b2 <memchr+0x1a>
 80038aa:	7804      	ldrb	r4, [r0, #0]
 80038ac:	3301      	adds	r3, #1
 80038ae:	428c      	cmp	r4, r1
 80038b0:	d1f6      	bne.n	80038a0 <memchr+0x8>
 80038b2:	bd10      	pop	{r4, pc}

080038b4 <_realloc_r>:
 80038b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80038b8:	4607      	mov	r7, r0
 80038ba:	4614      	mov	r4, r2
 80038bc:	460d      	mov	r5, r1
 80038be:	b921      	cbnz	r1, 80038ca <_realloc_r+0x16>
 80038c0:	4611      	mov	r1, r2
 80038c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80038c6:	f7ff bc49 	b.w	800315c <_malloc_r>
 80038ca:	b92a      	cbnz	r2, 80038d8 <_realloc_r+0x24>
 80038cc:	f7ff fbdc 	bl	8003088 <_free_r>
 80038d0:	4625      	mov	r5, r4
 80038d2:	4628      	mov	r0, r5
 80038d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80038d8:	f000 f81a 	bl	8003910 <_malloc_usable_size_r>
 80038dc:	4284      	cmp	r4, r0
 80038de:	4606      	mov	r6, r0
 80038e0:	d802      	bhi.n	80038e8 <_realloc_r+0x34>
 80038e2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80038e6:	d8f4      	bhi.n	80038d2 <_realloc_r+0x1e>
 80038e8:	4621      	mov	r1, r4
 80038ea:	4638      	mov	r0, r7
 80038ec:	f7ff fc36 	bl	800315c <_malloc_r>
 80038f0:	4680      	mov	r8, r0
 80038f2:	b908      	cbnz	r0, 80038f8 <_realloc_r+0x44>
 80038f4:	4645      	mov	r5, r8
 80038f6:	e7ec      	b.n	80038d2 <_realloc_r+0x1e>
 80038f8:	42b4      	cmp	r4, r6
 80038fa:	4622      	mov	r2, r4
 80038fc:	4629      	mov	r1, r5
 80038fe:	bf28      	it	cs
 8003900:	4632      	movcs	r2, r6
 8003902:	f7ff fbb3 	bl	800306c <memcpy>
 8003906:	4629      	mov	r1, r5
 8003908:	4638      	mov	r0, r7
 800390a:	f7ff fbbd 	bl	8003088 <_free_r>
 800390e:	e7f1      	b.n	80038f4 <_realloc_r+0x40>

08003910 <_malloc_usable_size_r>:
 8003910:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003914:	1f18      	subs	r0, r3, #4
 8003916:	2b00      	cmp	r3, #0
 8003918:	bfbc      	itt	lt
 800391a:	580b      	ldrlt	r3, [r1, r0]
 800391c:	18c0      	addlt	r0, r0, r3
 800391e:	4770      	bx	lr

08003920 <_init>:
 8003920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003922:	bf00      	nop
 8003924:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003926:	bc08      	pop	{r3}
 8003928:	469e      	mov	lr, r3
 800392a:	4770      	bx	lr

0800392c <_fini>:
 800392c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800392e:	bf00      	nop
 8003930:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003932:	bc08      	pop	{r3}
 8003934:	469e      	mov	lr, r3
 8003936:	4770      	bx	lr
