
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000228                       # Number of seconds simulated
sim_ticks                                   227554000                       # Number of ticks simulated
final_tick                                  227554000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  67811                       # Simulator instruction rate (inst/s)
host_op_rate                                   123572                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               86230984                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448288                       # Number of bytes of host memory used
host_seconds                                     2.64                       # Real time elapsed on the host
sim_insts                                      178945                       # Number of instructions simulated
sim_ops                                        326091                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    227554000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          89088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         191040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             280128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        89088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         89088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        36480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           36480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          570                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                570                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         391502676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         839536989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1231039665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    391502676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        391502676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      160313596                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            160313596                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      160313596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        391502676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        839536989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1391353261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000046637750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           87                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           87                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9795                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1330                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4378                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1449                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4378                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1449                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 276928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   90624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  280192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                92736                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     51                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               37                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     227552000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4378                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1449                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    324.822695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   202.604471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   320.270167                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          330     29.26%     29.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          307     27.22%     56.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          140     12.41%     68.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           84      7.45%     76.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           60      5.32%     81.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           35      3.10%     84.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      1.86%     86.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      2.04%     88.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          128     11.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1128                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           87                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.597701                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.505548                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     66.026679                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             44     50.57%     50.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            29     33.33%     83.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             5      5.75%     89.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            7      8.05%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      1.15%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            87                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           87                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.275862                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.262198                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.693653                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               73     83.91%     83.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      6.90%     90.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6      6.90%     97.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      2.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            87                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        86144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       190784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        90624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 378565087.847280204296                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 838411981.331903576851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 398252722.430719733238                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1393                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2985                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1449                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     51028250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    104891750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5391501250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36631.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35139.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3720842.82                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     74788750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               155920000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   21635000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17284.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36034.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1216.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       398.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1231.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    407.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.45                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3506                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1102                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.37                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      39051.31                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5640600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2982870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                19677840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5329620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         17824560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             37936350                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               431040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        63565260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         1475040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              154863180                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            680.555736                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            143113000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       151000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       7540000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      3839250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      76601750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    139422000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2463300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1297890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                11209800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2061900                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         17824560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             31542660                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               942720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        65507820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         4711680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              137562330                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            604.526091                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            155937250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1279000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       7540000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     12271000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      62797750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    143666250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    227554000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   90844                       # Number of BP lookups
system.cpu.branchPred.condPredicted             90844                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              7627                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                70915                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2453                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                495                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           70915                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              30005                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            40910                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3767                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    227554000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       73869                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       19146                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1198                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           127                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    227554000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    227554000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       50286                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           255                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       227554000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           455109                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              89874                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         427054                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       90844                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              32458                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        273457                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   15582                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          4                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                  112                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           819                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          207                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                     50140                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2607                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             372264                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.111808                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.262708                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   246893     66.32%     66.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5290      1.42%     67.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     7071      1.90%     69.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    12857      3.45%     73.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     7464      2.01%     75.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    10222      2.75%     77.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     4606      1.24%     79.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3343      0.90%     79.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    74518     20.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               372264                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.199609                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.938355                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    73607                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                188176                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     89258                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 13432                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   7791                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 715005                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   7791                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    81156                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  133710                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5759                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     93270                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 50578                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 680960                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2742                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11336                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    276                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  34838                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              843900                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1728953                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           998562                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             34014                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                408324                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   435576                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                159                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            109                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     54723                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                85996                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               23771                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1565                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              455                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     623641                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 226                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    528084                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2886                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          297775                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       426395                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            162                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        372264                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.418574                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.244761                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              236597     63.56%     63.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               22290      5.99%     69.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               17637      4.74%     74.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               21035      5.65%     79.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               22307      5.99%     85.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               18801      5.05%     90.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               17277      4.64%     95.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               10040      2.70%     98.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                6280      1.69%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          372264                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    9163     83.38%     83.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    34      0.31%     83.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      0.08%     83.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     83.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     15      0.14%     83.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.02%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.01%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                50      0.46%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult               56      0.51%     84.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    941      8.56%     93.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   592      5.39%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                61      0.56%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               65      0.59%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              5164      0.98%      0.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                412921     78.19%     79.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  196      0.04%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1620      0.31%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3055      0.58%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.01%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  703      0.13%     80.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1728      0.33%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1727      0.33%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 925      0.18%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                728      0.14%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             978      0.19%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             123      0.02%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            875      0.17%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                72732     13.77%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               18738      3.55%     98.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            4552      0.86%     99.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1255      0.24%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 528084                       # Type of FU issued
system.cpu.iq.rate                           1.160346                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       10989                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020809                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1406059                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            890438                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       482520                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               36248                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              31272                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        16565                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 515767                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   18142                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             4448                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        41130                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9059                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           29                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           557                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   7791                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   91306                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5758                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              623867                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               285                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 85996                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                23771                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                147                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    750                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4595                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             70                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2306                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7568                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 9874                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                512087                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 73755                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             15997                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        92891                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    49130                       # Number of branches executed
system.cpu.iew.exec_stores                      19136                       # Number of stores executed
system.cpu.iew.exec_rate                     1.125196                       # Inst execution rate
system.cpu.iew.wb_sent                         503641                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        499085                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    389106                       # num instructions producing a value
system.cpu.iew.wb_consumers                    628709                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.096627                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.618897                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          297791                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7734                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       327337                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.996194                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.165451                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       242386     74.05%     74.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        22940      7.01%     81.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        10617      3.24%     84.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        16999      5.19%     89.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6189      1.89%     91.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3970      1.21%     92.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2810      0.86%     93.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1954      0.60%     94.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        19472      5.95%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       327337                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               178945                       # Number of instructions committed
system.cpu.commit.committedOps                 326091                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          59578                       # Number of memory references committed
system.cpu.commit.loads                         44866                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      36104                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      12346                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    315901                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1208                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1953      0.60%      0.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           255191     78.26%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             179      0.05%     78.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.45%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2242      0.69%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.02%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.14%     80.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             925      0.28%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.33%     80.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            724      0.22%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.09%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd          972      0.30%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          108      0.03%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult          864      0.26%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           42224     12.95%     94.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          13726      4.21%     98.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2642      0.81%     99.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          986      0.30%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            326091                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 19472                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       931747                       # The number of ROB reads
system.cpu.rob.rob_writes                     1293140                       # The number of ROB writes
system.cpu.timesIdled                             805                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82845                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      178945                       # Number of Instructions Simulated
system.cpu.committedOps                        326091                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.543290                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.543290                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.393192                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.393192                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   699539                       # number of integer regfile reads
system.cpu.int_regfile_writes                  419204                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     22407                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    14838                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    257626                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   177534                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  208054                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    227554000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           824.423509                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               44615                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1961                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.751147                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   824.423509                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.805101                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.805101                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          868                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            167863                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           167863                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    227554000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        53509                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           53509                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data        14141                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          14141                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        67650                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            67650                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        67650                       # number of overall hits
system.cpu.dcache.overall_hits::total           67650                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14214                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14214                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          575                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          575                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        14789                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14789                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        14789                       # number of overall misses
system.cpu.dcache.overall_misses::total         14789                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    767370500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    767370500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     37695999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37695999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    805066499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    805066499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    805066499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    805066499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        67723                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        67723                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data        14716                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        14716                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data        82439                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        82439                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        82439                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        82439                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.209884                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.209884                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039073                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039073                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.179393                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.179393                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.179393                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.179393                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53986.949486                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53986.949486                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65558.259130                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65558.259130                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54436.844885                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54436.844885                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54436.844885                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54436.844885                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        15807                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          180                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               201                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    78.641791                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           36                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          570                       # number of writebacks
system.cpu.dcache.writebacks::total               570                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11797                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11797                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11804                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11804                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11804                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11804                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2417                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2417                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          568                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          568                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         2985                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2985                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2985                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2985                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    163012500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    163012500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     36644999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36644999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    199657499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    199657499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    199657499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    199657499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.035689                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035689                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.038597                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038597                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036209                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036209                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036209                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036209                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67444.145635                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67444.145635                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64515.843310                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64515.843310                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66886.934338                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66886.934338                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66886.934338                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66886.934338                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1961                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    227554000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           451.942831                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               36379                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               881                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             41.292849                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   451.942831                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.882701                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.882701                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          240                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          149                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            101672                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           101672                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    227554000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        48291                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           48291                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        48291                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            48291                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        48291                       # number of overall hits
system.cpu.icache.overall_hits::total           48291                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1849                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1849                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1849                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1849                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1849                       # number of overall misses
system.cpu.icache.overall_misses::total          1849                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    119885000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    119885000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    119885000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    119885000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    119885000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    119885000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        50140                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        50140                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        50140                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        50140                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        50140                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        50140                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.036877                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.036877                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.036877                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.036877                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.036877                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.036877                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64837.750135                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64837.750135                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64837.750135                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64837.750135                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64837.750135                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64837.750135                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    10.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          881                       # number of writebacks
system.cpu.icache.writebacks::total               881                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          456                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          456                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          456                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          456                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          456                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          456                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1393                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1393                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1393                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1393                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1393                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     95619000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     95619000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     95619000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     95619000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     95619000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95619000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.027782                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.027782                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.027782                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.027782                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.027782                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.027782                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68642.498205                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68642.498205                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68642.498205                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68642.498205                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68642.498205                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68642.498205                       # average overall mshr miss latency
system.cpu.icache.replacements                    881                       # number of replacements
system.membus.snoop_filter.tot_requests          7220                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2842                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    227554000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3809                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          570                       # Transaction distribution
system.membus.trans_dist::WritebackClean          881                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1391                       # Transaction distribution
system.membus.trans_dist::ReadExReq               568                       # Transaction distribution
system.membus.trans_dist::ReadExResp              568                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1393                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2417                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         7931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11597                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       145472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       145472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       227520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       227520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  372992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4378                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002969                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.054417                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4365     99.70%     99.70% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.30%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4378                       # Request fanout histogram
system.membus.reqLayer2.occupancy            13864500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7381998                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           15798000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
