<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Mar 31 07:41:36 2022" VIVADOVERSION="2022.1">

  <SYSTEMINFO ARCH="virtexuplus" BOARD="xilinx.com:au250:part0:1.4" DEVICE="xcu250" NAME="pfm_dynamic" PACKAGE="figd2104" SPEEDGRADE="-2L"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="500000000" DIR="I" NAME="clkwiz_kernel2_clk_0" SIGIS="clk"/>
    <PORT CLKFREQUENCY="300000000" DIR="I" NAME="clkwiz_kernel_clk_0" SIGIS="clk"/>
    <PORT DIR="I" NAME="clkwiz_kernel2_rst_0" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
    <PORT DIR="I" NAME="clkwiz_kernel_rst_0" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
    <PORT CLKFREQUENCY="300000000" DIR="I" NAME="dma_pcie_aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="aclk"/>
        <CONNECTION INSTANCE="memory_subsystem" PORT="aclk"/>
        <CONNECTION INSTANCE="profile_vip_0" PORT="aclk"/>
        <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="M00_ACLK"/>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_ACLK"/>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="M01_ACLK"/>
        <CONNECTION INSTANCE="slr0_to_delete_kernel_ctrl_0" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="ACLK"/>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="M00_ACLK"/>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_ACLK"/>
        <CONNECTION INSTANCE="slr1_to_delete_kernel_ctrl_1" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="ACLK"/>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="M00_ACLK"/>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_ACLK"/>
        <CONNECTION INSTANCE="slr2_to_delete_kernel_ctrl_2" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="ACLK"/>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="M00_ACLK"/>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_ACLK"/>
        <CONNECTION INSTANCE="slr3_to_delete_kernel_ctrl_3" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="ACLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="127" NAME="irq" RIGHT="0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="interrupt_concat_xlconcat_interrupt_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt" PORT="dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="dma_pcie_arst" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="External_Ports_dma_pcie_arst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="aresetn"/>
        <CONNECTION INSTANCE="memory_subsystem" PORT="aresetn"/>
        <CONNECTION INSTANCE="profile_vip_0" PORT="aresetn"/>
        <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="M00_ARESETN"/>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_ARESETN"/>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="M01_ARESETN"/>
        <CONNECTION INSTANCE="slr0_to_delete_kernel_ctrl_0" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="ARESETN"/>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="M00_ARESETN"/>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_ARESETN"/>
        <CONNECTION INSTANCE="slr1_to_delete_kernel_ctrl_1" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="ARESETN"/>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="M00_ARESETN"/>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_ARESETN"/>
        <CONNECTION INSTANCE="slr2_to_delete_kernel_ctrl_2" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="ARESETN"/>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="M00_ARESETN"/>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_ARESETN"/>
        <CONNECTION INSTANCE="slr3_to_delete_kernel_ctrl_3" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="ARESETN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_CTRL_0_awid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="30" NAME="S_AXI_CTRL_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_CTRL_0_awlen" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_CTRL_0_awsize" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_CTRL_0_awburst" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_CTRL_0_awlock" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_CTRL_0_awcache" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_CTRL_0_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_CTRL_0_awregion" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_CTRL_0_awqos" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_CTRL_0_awuser" SIGIS="undef"/>
    <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_0_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_0_awready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_CTRL_0_wid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_CTRL_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_CTRL_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_CTRL_0_wlast" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_CTRL_0_wuser" SIGIS="undef"/>
    <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_0_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_0_wready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_CTRL_0_bid" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_CTRL_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_CTRL_0_buser" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_0_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_0_bready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_CTRL_0_arid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="30" NAME="S_AXI_CTRL_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_CTRL_0_arlen" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_CTRL_0_arsize" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_CTRL_0_arburst" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_CTRL_0_arlock" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_CTRL_0_arcache" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_CTRL_0_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_CTRL_0_arregion" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_CTRL_0_arqos" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_CTRL_0_aruser" SIGIS="undef"/>
    <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_0_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_0_arready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_CTRL_0_rid" SIGIS="undef"/>
    <PORT DIR="O" LEFT="31" NAME="S_AXI_CTRL_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_CTRL_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_CTRL_0_rlast" SIGIS="undef"/>
    <PORT DIR="O" NAME="S_AXI_CTRL_0_ruser" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_0_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_0_rready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="S_AXI_CTRL_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_M_AXI_DATA_U2S_00_awid" SIGIS="undef"/>
    <PORT DIR="O" LEFT="38" NAME="PLP_M_AXI_DATA_U2S_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="PLP_M_AXI_DATA_U2S_00_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="PLP_M_AXI_DATA_U2S_00_awsize" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="PLP_M_AXI_DATA_U2S_00_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="PLP_M_AXI_DATA_U2S_00_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="PLP_M_AXI_DATA_U2S_00_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="PLP_M_AXI_DATA_U2S_00_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="PLP_M_AXI_DATA_U2S_00_awregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="PLP_M_AXI_DATA_U2S_00_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_M_AXI_DATA_U2S_00_awuser" SIGIS="undef"/>
    <PORT DIR="O" NAME="PLP_M_AXI_DATA_U2S_00_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_M_AXI_DATA_U2S_00_awready" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_M_AXI_DATA_U2S_00_wid" SIGIS="undef"/>
    <PORT DIR="O" LEFT="511" NAME="PLP_M_AXI_DATA_U2S_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="PLP_M_AXI_DATA_U2S_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_M_AXI_DATA_U2S_00_wlast" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_M_AXI_DATA_U2S_00_wuser" SIGIS="undef"/>
    <PORT DIR="O" NAME="PLP_M_AXI_DATA_U2S_00_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_M_AXI_DATA_U2S_00_wready" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_M_AXI_DATA_U2S_00_bid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="1" NAME="PLP_M_AXI_DATA_U2S_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_M_AXI_DATA_U2S_00_buser" SIGIS="undef"/>
    <PORT DIR="I" NAME="PLP_M_AXI_DATA_U2S_00_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_M_AXI_DATA_U2S_00_bready" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_M_AXI_DATA_U2S_00_arid" SIGIS="undef"/>
    <PORT DIR="O" LEFT="38" NAME="PLP_M_AXI_DATA_U2S_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="PLP_M_AXI_DATA_U2S_00_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="PLP_M_AXI_DATA_U2S_00_arsize" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="PLP_M_AXI_DATA_U2S_00_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="PLP_M_AXI_DATA_U2S_00_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="PLP_M_AXI_DATA_U2S_00_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="PLP_M_AXI_DATA_U2S_00_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="PLP_M_AXI_DATA_U2S_00_arregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="PLP_M_AXI_DATA_U2S_00_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_M_AXI_DATA_U2S_00_aruser" SIGIS="undef"/>
    <PORT DIR="O" NAME="PLP_M_AXI_DATA_U2S_00_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_M_AXI_DATA_U2S_00_arready" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_M_AXI_DATA_U2S_00_rid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="511" NAME="PLP_M_AXI_DATA_U2S_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="PLP_M_AXI_DATA_U2S_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_M_AXI_DATA_U2S_00_rlast" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_M_AXI_DATA_U2S_00_ruser" SIGIS="undef"/>
    <PORT DIR="I" NAME="PLP_M_AXI_DATA_U2S_00_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_M_AXI_DATA_U2S_00_rready" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M00_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_M_AXI_DATA_C2H_00_awid" SIGIS="undef"/>
    <PORT DIR="O" LEFT="37" NAME="PLP_M_AXI_DATA_C2H_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="PLP_M_AXI_DATA_C2H_00_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="PLP_M_AXI_DATA_C2H_00_awsize" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="PLP_M_AXI_DATA_C2H_00_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="PLP_M_AXI_DATA_C2H_00_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="PLP_M_AXI_DATA_C2H_00_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="PLP_M_AXI_DATA_C2H_00_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="PLP_M_AXI_DATA_C2H_00_awregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_awregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_awregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="PLP_M_AXI_DATA_C2H_00_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_M_AXI_DATA_C2H_00_awuser" SIGIS="undef"/>
    <PORT DIR="O" NAME="PLP_M_AXI_DATA_C2H_00_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_M_AXI_DATA_C2H_00_awready" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_M_AXI_DATA_C2H_00_wid" SIGIS="undef"/>
    <PORT DIR="O" LEFT="31" NAME="PLP_M_AXI_DATA_C2H_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="PLP_M_AXI_DATA_C2H_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_M_AXI_DATA_C2H_00_wlast" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_M_AXI_DATA_C2H_00_wuser" SIGIS="undef"/>
    <PORT DIR="O" NAME="PLP_M_AXI_DATA_C2H_00_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_M_AXI_DATA_C2H_00_wready" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_M_AXI_DATA_C2H_00_bid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="1" NAME="PLP_M_AXI_DATA_C2H_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_M_AXI_DATA_C2H_00_buser" SIGIS="undef"/>
    <PORT DIR="I" NAME="PLP_M_AXI_DATA_C2H_00_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_M_AXI_DATA_C2H_00_bready" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_M_AXI_DATA_C2H_00_arid" SIGIS="undef"/>
    <PORT DIR="O" LEFT="37" NAME="PLP_M_AXI_DATA_C2H_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="PLP_M_AXI_DATA_C2H_00_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="PLP_M_AXI_DATA_C2H_00_arsize" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="PLP_M_AXI_DATA_C2H_00_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="PLP_M_AXI_DATA_C2H_00_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="PLP_M_AXI_DATA_C2H_00_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="PLP_M_AXI_DATA_C2H_00_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="PLP_M_AXI_DATA_C2H_00_arregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_arregion">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_arregion"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="PLP_M_AXI_DATA_C2H_00_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_M_AXI_DATA_C2H_00_aruser" SIGIS="undef"/>
    <PORT DIR="O" NAME="PLP_M_AXI_DATA_C2H_00_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_M_AXI_DATA_C2H_00_arready" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_M_AXI_DATA_C2H_00_rid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="31" NAME="PLP_M_AXI_DATA_C2H_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="PLP_M_AXI_DATA_C2H_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_M_AXI_DATA_C2H_00_rlast" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_M_AXI_DATA_C2H_00_ruser" SIGIS="undef"/>
    <PORT DIR="I" NAME="PLP_M_AXI_DATA_C2H_00_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_M_AXI_DATA_C2H_00_rready" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="M01_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="PLP_S_AXI_DATA_H2C_00_awid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="PLP_S_AXI_DATA_H2C_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="PLP_S_AXI_DATA_H2C_00_awlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="PLP_S_AXI_DATA_H2C_00_awsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="PLP_S_AXI_DATA_H2C_00_awburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="PLP_S_AXI_DATA_H2C_00_awlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="PLP_S_AXI_DATA_H2C_00_awcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="PLP_S_AXI_DATA_H2C_00_awprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_00_awregion" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="PLP_S_AXI_DATA_H2C_00_awqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_00_awuser" SIGIS="undef"/>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_00_awvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_00_awready" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_00_wid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="31" NAME="PLP_S_AXI_DATA_H2C_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="PLP_S_AXI_DATA_H2C_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_00_wlast" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_00_wuser" SIGIS="undef"/>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_00_wvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_00_wready" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="PLP_S_AXI_DATA_H2C_00_bid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="PLP_S_AXI_DATA_H2C_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_00_buser" SIGIS="undef"/>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_00_bvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_00_bready" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="PLP_S_AXI_DATA_H2C_00_arid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="PLP_S_AXI_DATA_H2C_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="PLP_S_AXI_DATA_H2C_00_arlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="PLP_S_AXI_DATA_H2C_00_arsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="PLP_S_AXI_DATA_H2C_00_arburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="PLP_S_AXI_DATA_H2C_00_arlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="PLP_S_AXI_DATA_H2C_00_arcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="PLP_S_AXI_DATA_H2C_00_arprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_00_arregion" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="PLP_S_AXI_DATA_H2C_00_arqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_00_aruser" SIGIS="undef"/>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_00_arvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_00_arready" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="PLP_S_AXI_DATA_H2C_00_rid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="PLP_S_AXI_DATA_H2C_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="PLP_S_AXI_DATA_H2C_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_00_rlast" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_00_ruser" SIGIS="undef"/>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_00_rvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_00_rready" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S00_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="PLP_S_AXI_DATA_H2C_01_awid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="PLP_S_AXI_DATA_H2C_01_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="PLP_S_AXI_DATA_H2C_01_awlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="PLP_S_AXI_DATA_H2C_01_awsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="PLP_S_AXI_DATA_H2C_01_awburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="PLP_S_AXI_DATA_H2C_01_awlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="PLP_S_AXI_DATA_H2C_01_awcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="PLP_S_AXI_DATA_H2C_01_awprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_01_awregion" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="PLP_S_AXI_DATA_H2C_01_awqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_01_awuser" SIGIS="undef"/>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_01_awvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_01_awready" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_01_wid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="31" NAME="PLP_S_AXI_DATA_H2C_01_wdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="PLP_S_AXI_DATA_H2C_01_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_01_wlast" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_01_wuser" SIGIS="undef"/>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_01_wvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_01_wready" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="PLP_S_AXI_DATA_H2C_01_bid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="PLP_S_AXI_DATA_H2C_01_bresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_01_buser" SIGIS="undef"/>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_01_bvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_01_bready" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="PLP_S_AXI_DATA_H2C_01_arid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="PLP_S_AXI_DATA_H2C_01_araddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="PLP_S_AXI_DATA_H2C_01_arlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="PLP_S_AXI_DATA_H2C_01_arsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="PLP_S_AXI_DATA_H2C_01_arburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="PLP_S_AXI_DATA_H2C_01_arlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="PLP_S_AXI_DATA_H2C_01_arcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="PLP_S_AXI_DATA_H2C_01_arprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_01_arregion" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="PLP_S_AXI_DATA_H2C_01_arqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_01_aruser" SIGIS="undef"/>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_01_arvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_01_arready" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="PLP_S_AXI_DATA_H2C_01_rid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="PLP_S_AXI_DATA_H2C_01_rdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="PLP_S_AXI_DATA_H2C_01_rresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_01_rlast" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_01_ruser" SIGIS="undef"/>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_01_rvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_01_rready" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S01_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="PLP_S_AXI_DATA_H2C_02_awid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="PLP_S_AXI_DATA_H2C_02_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="PLP_S_AXI_DATA_H2C_02_awlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="PLP_S_AXI_DATA_H2C_02_awsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="PLP_S_AXI_DATA_H2C_02_awburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="PLP_S_AXI_DATA_H2C_02_awlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="PLP_S_AXI_DATA_H2C_02_awcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="PLP_S_AXI_DATA_H2C_02_awprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_02_awregion" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="PLP_S_AXI_DATA_H2C_02_awqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_02_awuser" SIGIS="undef"/>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_02_awvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_02_awready" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_02_wid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="31" NAME="PLP_S_AXI_DATA_H2C_02_wdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="PLP_S_AXI_DATA_H2C_02_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_02_wlast" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_02_wuser" SIGIS="undef"/>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_02_wvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_02_wready" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="PLP_S_AXI_DATA_H2C_02_bid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="PLP_S_AXI_DATA_H2C_02_bresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_02_buser" SIGIS="undef"/>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_02_bvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_02_bready" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="PLP_S_AXI_DATA_H2C_02_arid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="PLP_S_AXI_DATA_H2C_02_araddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="PLP_S_AXI_DATA_H2C_02_arlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="PLP_S_AXI_DATA_H2C_02_arsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="PLP_S_AXI_DATA_H2C_02_arburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="PLP_S_AXI_DATA_H2C_02_arlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="PLP_S_AXI_DATA_H2C_02_arcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="PLP_S_AXI_DATA_H2C_02_arprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_02_arregion" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="PLP_S_AXI_DATA_H2C_02_arqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_02_aruser" SIGIS="undef"/>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_02_arvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_02_arready" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="PLP_S_AXI_DATA_H2C_02_rid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="PLP_S_AXI_DATA_H2C_02_rdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="PLP_S_AXI_DATA_H2C_02_rresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_02_rlast" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_02_ruser" SIGIS="undef"/>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_02_rvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_02_rready" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S02_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="PLP_S_AXI_DATA_H2C_03_awid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="PLP_S_AXI_DATA_H2C_03_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="PLP_S_AXI_DATA_H2C_03_awlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="PLP_S_AXI_DATA_H2C_03_awsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="PLP_S_AXI_DATA_H2C_03_awburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="PLP_S_AXI_DATA_H2C_03_awlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="PLP_S_AXI_DATA_H2C_03_awcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="PLP_S_AXI_DATA_H2C_03_awprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_03_awregion" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="PLP_S_AXI_DATA_H2C_03_awqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_03_awuser" SIGIS="undef"/>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_03_awvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_03_awready" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_03_wid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="31" NAME="PLP_S_AXI_DATA_H2C_03_wdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="PLP_S_AXI_DATA_H2C_03_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_03_wlast" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_03_wuser" SIGIS="undef"/>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_03_wvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_03_wready" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="PLP_S_AXI_DATA_H2C_03_bid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="PLP_S_AXI_DATA_H2C_03_bresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_03_buser" SIGIS="undef"/>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_03_bvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_03_bready" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="PLP_S_AXI_DATA_H2C_03_arid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="PLP_S_AXI_DATA_H2C_03_araddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="PLP_S_AXI_DATA_H2C_03_arlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="PLP_S_AXI_DATA_H2C_03_arsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="PLP_S_AXI_DATA_H2C_03_arburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="PLP_S_AXI_DATA_H2C_03_arlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="PLP_S_AXI_DATA_H2C_03_arcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="PLP_S_AXI_DATA_H2C_03_arprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_03_arregion" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="PLP_S_AXI_DATA_H2C_03_arqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_03_aruser" SIGIS="undef"/>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_03_arvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_03_arready" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="PLP_S_AXI_DATA_H2C_03_rid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="PLP_S_AXI_DATA_H2C_03_rdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="PLP_S_AXI_DATA_H2C_03_rresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_03_rlast" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_03_ruser" SIGIS="undef"/>
    <PORT DIR="O" NAME="PLP_S_AXI_DATA_H2C_03_rvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_DATA_H2C_03_rready" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconn_data_0" PORT="S03_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="PLP_S_AXI_CTRL_USER_00_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_00_awlen" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_00_awsize" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_00_awburst" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_00_awlock" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_00_awcache" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="PLP_S_AXI_CTRL_USER_00_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_00_awqos" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="PLP_S_AXI_CTRL_USER_00_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="PLP_S_AXI_CTRL_USER_00_awready" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="PLP_S_AXI_CTRL_USER_00_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="PLP_S_AXI_CTRL_USER_00_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_00_wlast" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="PLP_S_AXI_CTRL_USER_00_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="PLP_S_AXI_CTRL_USER_00_wready" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="PLP_S_AXI_CTRL_USER_00_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="PLP_S_AXI_CTRL_USER_00_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="PLP_S_AXI_CTRL_USER_00_bready" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="PLP_S_AXI_CTRL_USER_00_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_00_arlen" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_00_arsize" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_00_arburst" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_00_arlock" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_00_arcache" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="PLP_S_AXI_CTRL_USER_00_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_00_arqos" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="PLP_S_AXI_CTRL_USER_00_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="PLP_S_AXI_CTRL_USER_00_arready" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="PLP_S_AXI_CTRL_USER_00_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="PLP_S_AXI_CTRL_USER_00_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_CTRL_USER_00_rlast" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="PLP_S_AXI_CTRL_USER_00_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="PLP_S_AXI_CTRL_USER_00_rready" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="S00_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="PLP_S_AXI_CTRL_USER_01_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_01_awlen" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_01_awsize" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_01_awburst" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_01_awlock" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_01_awcache" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_01_awprot" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_01_awqos" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_01_awvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_CTRL_USER_01_awready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="PLP_S_AXI_CTRL_USER_01_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="PLP_S_AXI_CTRL_USER_01_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_01_wlast" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_01_wvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_CTRL_USER_01_wready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="PLP_S_AXI_CTRL_USER_01_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_CTRL_USER_01_bvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_01_bready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="PLP_S_AXI_CTRL_USER_01_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_01_arlen" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_01_arsize" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_01_arburst" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_01_arlock" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_01_arcache" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_01_arprot" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_01_arqos" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_01_arvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_CTRL_USER_01_arready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="PLP_S_AXI_CTRL_USER_01_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="PLP_S_AXI_CTRL_USER_01_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_CTRL_USER_01_rlast" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_CTRL_USER_01_rvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_01_rready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="S00_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="PLP_S_AXI_CTRL_USER_02_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_02_awlen" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_02_awsize" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_02_awburst" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_02_awlock" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_02_awcache" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_02_awprot" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_02_awqos" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_02_awvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_CTRL_USER_02_awready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="PLP_S_AXI_CTRL_USER_02_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="PLP_S_AXI_CTRL_USER_02_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_02_wlast" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_02_wvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_CTRL_USER_02_wready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="PLP_S_AXI_CTRL_USER_02_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_CTRL_USER_02_bvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_02_bready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="PLP_S_AXI_CTRL_USER_02_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_02_arlen" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_02_arsize" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_02_arburst" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_02_arlock" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_02_arcache" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_02_arprot" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_02_arqos" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_02_arvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_CTRL_USER_02_arready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="PLP_S_AXI_CTRL_USER_02_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="PLP_S_AXI_CTRL_USER_02_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_CTRL_USER_02_rlast" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_CTRL_USER_02_rvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_02_rready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="S00_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="PLP_S_AXI_CTRL_USER_03_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_03_awlen" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_03_awsize" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_03_awburst" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_03_awlock" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_03_awcache" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_03_awprot" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_03_awqos" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_03_awvalid" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_CTRL_USER_03_awready" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="PLP_S_AXI_CTRL_USER_03_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="PLP_S_AXI_CTRL_USER_03_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_03_wlast" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_03_wvalid" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_CTRL_USER_03_wready" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="PLP_S_AXI_CTRL_USER_03_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_CTRL_USER_03_bvalid" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_03_bready" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="PLP_S_AXI_CTRL_USER_03_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_03_arlen" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_03_arsize" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_03_arburst" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_03_arlock" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_03_arcache" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_03_arprot" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_03_arqos" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_03_arvalid" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_CTRL_USER_03_arready" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="PLP_S_AXI_CTRL_USER_03_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="PLP_S_AXI_CTRL_USER_03_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_CTRL_USER_03_rlast" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="PLP_S_AXI_CTRL_USER_03_rvalid" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="PLP_S_AXI_CTRL_USER_03_rready" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="S00_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="71" NAME="DDR4_MEM00_0_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM00_0_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_dqs_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_dqs_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM00_0_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_dqs_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_dqs_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="16" NAME="DDR4_MEM00_0_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_adr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_adr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR4_MEM00_0_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR4_MEM00_0_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_bg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_bg"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR4_MEM00_0_act_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_act_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_act_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR4_MEM00_0_reset_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="DDR4_MEM00_0_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM00_ck_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_ck_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="DDR4_MEM00_0_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM00_ck_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_ck_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM00_0_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM00_0_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR4_MEM00_0_dm_n" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM00_0_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR4_MEM00_0_par" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_par">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_par"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR4_MEM00_0_c_id" SIGIS="undef"/>
    <PORT DIR="I" NAME="DDR4_MEM00_0_alert_n" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="71" NAME="DDR4_MEM01_0_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM01_0_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_dqs_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_dqs_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM01_0_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_dqs_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_dqs_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="16" NAME="DDR4_MEM01_0_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_adr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_adr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR4_MEM01_0_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR4_MEM01_0_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_bg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_bg"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR4_MEM01_0_act_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_act_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_act_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR4_MEM01_0_reset_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="DDR4_MEM01_0_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM01_ck_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_ck_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="DDR4_MEM01_0_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM01_ck_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_ck_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM01_0_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM01_0_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR4_MEM01_0_dm_n" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM01_0_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR4_MEM01_0_par" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_par">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_par"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR4_MEM01_0_c_id" SIGIS="undef"/>
    <PORT DIR="I" NAME="DDR4_MEM01_0_alert_n" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="71" NAME="DDR4_MEM02_0_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM02_0_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_dqs_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_dqs_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM02_0_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_dqs_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_dqs_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="16" NAME="DDR4_MEM02_0_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_adr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_adr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR4_MEM02_0_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DDR4_MEM02_0_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_bg">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_bg"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR4_MEM02_0_act_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_act_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_act_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR4_MEM02_0_reset_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="DDR4_MEM02_0_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM02_ck_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_ck_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="DDR4_MEM02_0_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM02_ck_c">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_ck_c"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM02_0_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM02_0_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR4_MEM02_0_dm_n" SIGIS="undef"/>
    <PORT DIR="O" LEFT="0" NAME="DDR4_MEM02_0_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR4_MEM02_0_par" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_par">
      <CONNECTIONS>
        <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_par"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DDR4_MEM02_0_c_id" SIGIS="undef"/>
    <PORT DIR="I" NAME="DDR4_MEM02_0_alert_n" SIGIS="undef"/>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="memory_subsystem_M01_AXI" DATAWIDTH="32" NAME="PLP_M_AXI_DATA_C2H_00" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="38"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="PLP_M_AXI_DATA_C2H_00_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="PLP_M_AXI_DATA_C2H_00_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="PLP_M_AXI_DATA_C2H_00_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="PLP_M_AXI_DATA_C2H_00_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="PLP_M_AXI_DATA_C2H_00_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="PLP_M_AXI_DATA_C2H_00_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="PLP_M_AXI_DATA_C2H_00_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="PLP_M_AXI_DATA_C2H_00_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="PLP_M_AXI_DATA_C2H_00_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="PLP_M_AXI_DATA_C2H_00_awqos"/>
        <PORTMAP LOGICAL="AWUSER" PHYSICAL="PLP_M_AXI_DATA_C2H_00_awuser"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="PLP_M_AXI_DATA_C2H_00_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="PLP_M_AXI_DATA_C2H_00_awready"/>
        <PORTMAP LOGICAL="WID" PHYSICAL="PLP_M_AXI_DATA_C2H_00_wid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="PLP_M_AXI_DATA_C2H_00_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="PLP_M_AXI_DATA_C2H_00_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="PLP_M_AXI_DATA_C2H_00_wlast"/>
        <PORTMAP LOGICAL="WUSER" PHYSICAL="PLP_M_AXI_DATA_C2H_00_wuser"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="PLP_M_AXI_DATA_C2H_00_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="PLP_M_AXI_DATA_C2H_00_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="PLP_M_AXI_DATA_C2H_00_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="PLP_M_AXI_DATA_C2H_00_bresp"/>
        <PORTMAP LOGICAL="BUSER" PHYSICAL="PLP_M_AXI_DATA_C2H_00_buser"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="PLP_M_AXI_DATA_C2H_00_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="PLP_M_AXI_DATA_C2H_00_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="PLP_M_AXI_DATA_C2H_00_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="PLP_M_AXI_DATA_C2H_00_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="PLP_M_AXI_DATA_C2H_00_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="PLP_M_AXI_DATA_C2H_00_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="PLP_M_AXI_DATA_C2H_00_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="PLP_M_AXI_DATA_C2H_00_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="PLP_M_AXI_DATA_C2H_00_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="PLP_M_AXI_DATA_C2H_00_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="PLP_M_AXI_DATA_C2H_00_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="PLP_M_AXI_DATA_C2H_00_arqos"/>
        <PORTMAP LOGICAL="ARUSER" PHYSICAL="PLP_M_AXI_DATA_C2H_00_aruser"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="PLP_M_AXI_DATA_C2H_00_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="PLP_M_AXI_DATA_C2H_00_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="PLP_M_AXI_DATA_C2H_00_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="PLP_M_AXI_DATA_C2H_00_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="PLP_M_AXI_DATA_C2H_00_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="PLP_M_AXI_DATA_C2H_00_rlast"/>
        <PORTMAP LOGICAL="RUSER" PHYSICAL="PLP_M_AXI_DATA_C2H_00_ruser"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="PLP_M_AXI_DATA_C2H_00_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="PLP_M_AXI_DATA_C2H_00_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="memory_subsystem_M00_AXI" DATAWIDTH="512" NAME="PLP_M_AXI_DATA_U2S_00" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="PLP_M_AXI_DATA_U2S_00_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="PLP_M_AXI_DATA_U2S_00_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="PLP_M_AXI_DATA_U2S_00_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="PLP_M_AXI_DATA_U2S_00_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="PLP_M_AXI_DATA_U2S_00_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="PLP_M_AXI_DATA_U2S_00_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="PLP_M_AXI_DATA_U2S_00_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="PLP_M_AXI_DATA_U2S_00_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="PLP_M_AXI_DATA_U2S_00_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="PLP_M_AXI_DATA_U2S_00_awqos"/>
        <PORTMAP LOGICAL="AWUSER" PHYSICAL="PLP_M_AXI_DATA_U2S_00_awuser"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="PLP_M_AXI_DATA_U2S_00_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="PLP_M_AXI_DATA_U2S_00_awready"/>
        <PORTMAP LOGICAL="WID" PHYSICAL="PLP_M_AXI_DATA_U2S_00_wid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="PLP_M_AXI_DATA_U2S_00_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="PLP_M_AXI_DATA_U2S_00_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="PLP_M_AXI_DATA_U2S_00_wlast"/>
        <PORTMAP LOGICAL="WUSER" PHYSICAL="PLP_M_AXI_DATA_U2S_00_wuser"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="PLP_M_AXI_DATA_U2S_00_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="PLP_M_AXI_DATA_U2S_00_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="PLP_M_AXI_DATA_U2S_00_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="PLP_M_AXI_DATA_U2S_00_bresp"/>
        <PORTMAP LOGICAL="BUSER" PHYSICAL="PLP_M_AXI_DATA_U2S_00_buser"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="PLP_M_AXI_DATA_U2S_00_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="PLP_M_AXI_DATA_U2S_00_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="PLP_M_AXI_DATA_U2S_00_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="PLP_M_AXI_DATA_U2S_00_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="PLP_M_AXI_DATA_U2S_00_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="PLP_M_AXI_DATA_U2S_00_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="PLP_M_AXI_DATA_U2S_00_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="PLP_M_AXI_DATA_U2S_00_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="PLP_M_AXI_DATA_U2S_00_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="PLP_M_AXI_DATA_U2S_00_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="PLP_M_AXI_DATA_U2S_00_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="PLP_M_AXI_DATA_U2S_00_arqos"/>
        <PORTMAP LOGICAL="ARUSER" PHYSICAL="PLP_M_AXI_DATA_U2S_00_aruser"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="PLP_M_AXI_DATA_U2S_00_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="PLP_M_AXI_DATA_U2S_00_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="PLP_M_AXI_DATA_U2S_00_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="PLP_M_AXI_DATA_U2S_00_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="PLP_M_AXI_DATA_U2S_00_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="PLP_M_AXI_DATA_U2S_00_rlast"/>
        <PORTMAP LOGICAL="RUSER" PHYSICAL="PLP_M_AXI_DATA_U2S_00_ruser"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="PLP_M_AXI_DATA_U2S_00_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="PLP_M_AXI_DATA_U2S_00_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_PLP_S_AXI_DATA_H2C_00" DATAWIDTH="32" NAME="PLP_S_AXI_DATA_H2C_00" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="PLP_S_AXI_DATA_H2C_00_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="PLP_S_AXI_DATA_H2C_00_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="PLP_S_AXI_DATA_H2C_00_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="PLP_S_AXI_DATA_H2C_00_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="PLP_S_AXI_DATA_H2C_00_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="PLP_S_AXI_DATA_H2C_00_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="PLP_S_AXI_DATA_H2C_00_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="PLP_S_AXI_DATA_H2C_00_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="PLP_S_AXI_DATA_H2C_00_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="PLP_S_AXI_DATA_H2C_00_awqos"/>
        <PORTMAP LOGICAL="AWUSER" PHYSICAL="PLP_S_AXI_DATA_H2C_00_awuser"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="PLP_S_AXI_DATA_H2C_00_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="PLP_S_AXI_DATA_H2C_00_awready"/>
        <PORTMAP LOGICAL="WID" PHYSICAL="PLP_S_AXI_DATA_H2C_00_wid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="PLP_S_AXI_DATA_H2C_00_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="PLP_S_AXI_DATA_H2C_00_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="PLP_S_AXI_DATA_H2C_00_wlast"/>
        <PORTMAP LOGICAL="WUSER" PHYSICAL="PLP_S_AXI_DATA_H2C_00_wuser"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="PLP_S_AXI_DATA_H2C_00_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="PLP_S_AXI_DATA_H2C_00_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="PLP_S_AXI_DATA_H2C_00_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="PLP_S_AXI_DATA_H2C_00_bresp"/>
        <PORTMAP LOGICAL="BUSER" PHYSICAL="PLP_S_AXI_DATA_H2C_00_buser"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="PLP_S_AXI_DATA_H2C_00_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="PLP_S_AXI_DATA_H2C_00_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="PLP_S_AXI_DATA_H2C_00_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="PLP_S_AXI_DATA_H2C_00_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="PLP_S_AXI_DATA_H2C_00_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="PLP_S_AXI_DATA_H2C_00_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="PLP_S_AXI_DATA_H2C_00_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="PLP_S_AXI_DATA_H2C_00_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="PLP_S_AXI_DATA_H2C_00_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="PLP_S_AXI_DATA_H2C_00_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="PLP_S_AXI_DATA_H2C_00_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="PLP_S_AXI_DATA_H2C_00_arqos"/>
        <PORTMAP LOGICAL="ARUSER" PHYSICAL="PLP_S_AXI_DATA_H2C_00_aruser"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="PLP_S_AXI_DATA_H2C_00_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="PLP_S_AXI_DATA_H2C_00_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="PLP_S_AXI_DATA_H2C_00_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="PLP_S_AXI_DATA_H2C_00_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="PLP_S_AXI_DATA_H2C_00_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="PLP_S_AXI_DATA_H2C_00_rlast"/>
        <PORTMAP LOGICAL="RUSER" PHYSICAL="PLP_S_AXI_DATA_H2C_00_ruser"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="PLP_S_AXI_DATA_H2C_00_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="PLP_S_AXI_DATA_H2C_00_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xC0000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xC0001FFF" INSTANCE="axi_bram_null_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="M01_AXI_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x2000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x23FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S01_AXI"/>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x3000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x300001FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM01" BASENAME="C_BASEADDR" BASEVALUE="0x3000200000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x300021FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM02" BASENAME="C_BASEADDR" BASEVALUE="0x3000400000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x300041FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM03" BASENAME="C_BASEADDR" BASEVALUE="0x3000600000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x300061FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x4000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="M00_AXI_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x5000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x53FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S01_AXI"/>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM01" BASENAME="C_BASEADDR" BASEVALUE="0x6000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x63FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S02_AXI"/>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM02" BASENAME="C_BASEADDR" BASEVALUE="0x7000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x73FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_00" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S03_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_bram_null_0"/>
        <PERIPHERAL INSTANCE="memory_subsystem"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_PLP_S_AXI_DATA_H2C_01" DATAWIDTH="32" NAME="PLP_S_AXI_DATA_H2C_01" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="PLP_S_AXI_DATA_H2C_01_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="PLP_S_AXI_DATA_H2C_01_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="PLP_S_AXI_DATA_H2C_01_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="PLP_S_AXI_DATA_H2C_01_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="PLP_S_AXI_DATA_H2C_01_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="PLP_S_AXI_DATA_H2C_01_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="PLP_S_AXI_DATA_H2C_01_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="PLP_S_AXI_DATA_H2C_01_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="PLP_S_AXI_DATA_H2C_01_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="PLP_S_AXI_DATA_H2C_01_awqos"/>
        <PORTMAP LOGICAL="AWUSER" PHYSICAL="PLP_S_AXI_DATA_H2C_01_awuser"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="PLP_S_AXI_DATA_H2C_01_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="PLP_S_AXI_DATA_H2C_01_awready"/>
        <PORTMAP LOGICAL="WID" PHYSICAL="PLP_S_AXI_DATA_H2C_01_wid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="PLP_S_AXI_DATA_H2C_01_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="PLP_S_AXI_DATA_H2C_01_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="PLP_S_AXI_DATA_H2C_01_wlast"/>
        <PORTMAP LOGICAL="WUSER" PHYSICAL="PLP_S_AXI_DATA_H2C_01_wuser"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="PLP_S_AXI_DATA_H2C_01_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="PLP_S_AXI_DATA_H2C_01_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="PLP_S_AXI_DATA_H2C_01_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="PLP_S_AXI_DATA_H2C_01_bresp"/>
        <PORTMAP LOGICAL="BUSER" PHYSICAL="PLP_S_AXI_DATA_H2C_01_buser"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="PLP_S_AXI_DATA_H2C_01_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="PLP_S_AXI_DATA_H2C_01_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="PLP_S_AXI_DATA_H2C_01_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="PLP_S_AXI_DATA_H2C_01_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="PLP_S_AXI_DATA_H2C_01_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="PLP_S_AXI_DATA_H2C_01_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="PLP_S_AXI_DATA_H2C_01_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="PLP_S_AXI_DATA_H2C_01_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="PLP_S_AXI_DATA_H2C_01_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="PLP_S_AXI_DATA_H2C_01_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="PLP_S_AXI_DATA_H2C_01_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="PLP_S_AXI_DATA_H2C_01_arqos"/>
        <PORTMAP LOGICAL="ARUSER" PHYSICAL="PLP_S_AXI_DATA_H2C_01_aruser"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="PLP_S_AXI_DATA_H2C_01_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="PLP_S_AXI_DATA_H2C_01_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="PLP_S_AXI_DATA_H2C_01_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="PLP_S_AXI_DATA_H2C_01_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="PLP_S_AXI_DATA_H2C_01_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="PLP_S_AXI_DATA_H2C_01_rlast"/>
        <PORTMAP LOGICAL="RUSER" PHYSICAL="PLP_S_AXI_DATA_H2C_01_ruser"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="PLP_S_AXI_DATA_H2C_01_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="PLP_S_AXI_DATA_H2C_01_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xC0000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xC0001FFF" INSTANCE="axi_bram_null_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_01" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="M01_AXI_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x2000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x23FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_01" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S01_AXI"/>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x3000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x300001FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_01" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM01" BASENAME="C_BASEADDR" BASEVALUE="0x3000200000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x300021FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_01" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM02" BASENAME="C_BASEADDR" BASEVALUE="0x3000400000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x300041FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_01" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM03" BASENAME="C_BASEADDR" BASEVALUE="0x3000600000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x300061FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_01" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x4000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_01" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="M00_AXI_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x5000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x53FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_01" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S01_AXI"/>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM01" BASENAME="C_BASEADDR" BASEVALUE="0x6000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x63FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_01" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S02_AXI"/>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM02" BASENAME="C_BASEADDR" BASEVALUE="0x7000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x73FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_01" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S03_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_bram_null_0"/>
        <PERIPHERAL INSTANCE="memory_subsystem"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_PLP_S_AXI_DATA_H2C_02" DATAWIDTH="32" NAME="PLP_S_AXI_DATA_H2C_02" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="PLP_S_AXI_DATA_H2C_02_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="PLP_S_AXI_DATA_H2C_02_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="PLP_S_AXI_DATA_H2C_02_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="PLP_S_AXI_DATA_H2C_02_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="PLP_S_AXI_DATA_H2C_02_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="PLP_S_AXI_DATA_H2C_02_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="PLP_S_AXI_DATA_H2C_02_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="PLP_S_AXI_DATA_H2C_02_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="PLP_S_AXI_DATA_H2C_02_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="PLP_S_AXI_DATA_H2C_02_awqos"/>
        <PORTMAP LOGICAL="AWUSER" PHYSICAL="PLP_S_AXI_DATA_H2C_02_awuser"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="PLP_S_AXI_DATA_H2C_02_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="PLP_S_AXI_DATA_H2C_02_awready"/>
        <PORTMAP LOGICAL="WID" PHYSICAL="PLP_S_AXI_DATA_H2C_02_wid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="PLP_S_AXI_DATA_H2C_02_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="PLP_S_AXI_DATA_H2C_02_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="PLP_S_AXI_DATA_H2C_02_wlast"/>
        <PORTMAP LOGICAL="WUSER" PHYSICAL="PLP_S_AXI_DATA_H2C_02_wuser"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="PLP_S_AXI_DATA_H2C_02_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="PLP_S_AXI_DATA_H2C_02_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="PLP_S_AXI_DATA_H2C_02_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="PLP_S_AXI_DATA_H2C_02_bresp"/>
        <PORTMAP LOGICAL="BUSER" PHYSICAL="PLP_S_AXI_DATA_H2C_02_buser"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="PLP_S_AXI_DATA_H2C_02_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="PLP_S_AXI_DATA_H2C_02_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="PLP_S_AXI_DATA_H2C_02_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="PLP_S_AXI_DATA_H2C_02_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="PLP_S_AXI_DATA_H2C_02_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="PLP_S_AXI_DATA_H2C_02_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="PLP_S_AXI_DATA_H2C_02_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="PLP_S_AXI_DATA_H2C_02_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="PLP_S_AXI_DATA_H2C_02_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="PLP_S_AXI_DATA_H2C_02_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="PLP_S_AXI_DATA_H2C_02_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="PLP_S_AXI_DATA_H2C_02_arqos"/>
        <PORTMAP LOGICAL="ARUSER" PHYSICAL="PLP_S_AXI_DATA_H2C_02_aruser"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="PLP_S_AXI_DATA_H2C_02_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="PLP_S_AXI_DATA_H2C_02_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="PLP_S_AXI_DATA_H2C_02_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="PLP_S_AXI_DATA_H2C_02_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="PLP_S_AXI_DATA_H2C_02_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="PLP_S_AXI_DATA_H2C_02_rlast"/>
        <PORTMAP LOGICAL="RUSER" PHYSICAL="PLP_S_AXI_DATA_H2C_02_ruser"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="PLP_S_AXI_DATA_H2C_02_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="PLP_S_AXI_DATA_H2C_02_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xC0000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xC0001FFF" INSTANCE="axi_bram_null_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_02" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="M01_AXI_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x2000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x23FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_02" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S01_AXI"/>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x3000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x300001FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_02" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM01" BASENAME="C_BASEADDR" BASEVALUE="0x3000200000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x300021FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_02" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM02" BASENAME="C_BASEADDR" BASEVALUE="0x3000400000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x300041FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_02" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM03" BASENAME="C_BASEADDR" BASEVALUE="0x3000600000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x300061FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_02" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x4000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_02" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="M00_AXI_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x5000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x53FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_02" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S01_AXI"/>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM01" BASENAME="C_BASEADDR" BASEVALUE="0x6000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x63FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_02" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S02_AXI"/>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM02" BASENAME="C_BASEADDR" BASEVALUE="0x7000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x73FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_02" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S03_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_bram_null_0"/>
        <PERIPHERAL INSTANCE="memory_subsystem"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_PLP_S_AXI_DATA_H2C_03" DATAWIDTH="32" NAME="PLP_S_AXI_DATA_H2C_03" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="PLP_S_AXI_DATA_H2C_03_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="PLP_S_AXI_DATA_H2C_03_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="PLP_S_AXI_DATA_H2C_03_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="PLP_S_AXI_DATA_H2C_03_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="PLP_S_AXI_DATA_H2C_03_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="PLP_S_AXI_DATA_H2C_03_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="PLP_S_AXI_DATA_H2C_03_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="PLP_S_AXI_DATA_H2C_03_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="PLP_S_AXI_DATA_H2C_03_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="PLP_S_AXI_DATA_H2C_03_awqos"/>
        <PORTMAP LOGICAL="AWUSER" PHYSICAL="PLP_S_AXI_DATA_H2C_03_awuser"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="PLP_S_AXI_DATA_H2C_03_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="PLP_S_AXI_DATA_H2C_03_awready"/>
        <PORTMAP LOGICAL="WID" PHYSICAL="PLP_S_AXI_DATA_H2C_03_wid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="PLP_S_AXI_DATA_H2C_03_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="PLP_S_AXI_DATA_H2C_03_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="PLP_S_AXI_DATA_H2C_03_wlast"/>
        <PORTMAP LOGICAL="WUSER" PHYSICAL="PLP_S_AXI_DATA_H2C_03_wuser"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="PLP_S_AXI_DATA_H2C_03_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="PLP_S_AXI_DATA_H2C_03_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="PLP_S_AXI_DATA_H2C_03_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="PLP_S_AXI_DATA_H2C_03_bresp"/>
        <PORTMAP LOGICAL="BUSER" PHYSICAL="PLP_S_AXI_DATA_H2C_03_buser"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="PLP_S_AXI_DATA_H2C_03_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="PLP_S_AXI_DATA_H2C_03_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="PLP_S_AXI_DATA_H2C_03_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="PLP_S_AXI_DATA_H2C_03_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="PLP_S_AXI_DATA_H2C_03_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="PLP_S_AXI_DATA_H2C_03_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="PLP_S_AXI_DATA_H2C_03_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="PLP_S_AXI_DATA_H2C_03_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="PLP_S_AXI_DATA_H2C_03_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="PLP_S_AXI_DATA_H2C_03_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="PLP_S_AXI_DATA_H2C_03_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="PLP_S_AXI_DATA_H2C_03_arqos"/>
        <PORTMAP LOGICAL="ARUSER" PHYSICAL="PLP_S_AXI_DATA_H2C_03_aruser"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="PLP_S_AXI_DATA_H2C_03_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="PLP_S_AXI_DATA_H2C_03_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="PLP_S_AXI_DATA_H2C_03_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="PLP_S_AXI_DATA_H2C_03_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="PLP_S_AXI_DATA_H2C_03_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="PLP_S_AXI_DATA_H2C_03_rlast"/>
        <PORTMAP LOGICAL="RUSER" PHYSICAL="PLP_S_AXI_DATA_H2C_03_ruser"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="PLP_S_AXI_DATA_H2C_03_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="PLP_S_AXI_DATA_H2C_03_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xC0000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xC0001FFF" INSTANCE="axi_bram_null_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_03" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S_AXI"/>
        <MEMRANGE ADDRESSBLOCK="M01_AXI_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x2000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x23FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_03" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S01_AXI"/>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x3000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x300001FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_03" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM01" BASENAME="C_BASEADDR" BASEVALUE="0x3000200000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x300021FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_03" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM02" BASENAME="C_BASEADDR" BASEVALUE="0x3000400000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x300041FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_03" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="PLRAM_MEM03" BASENAME="C_BASEADDR" BASEVALUE="0x3000600000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x300061FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_03" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x4000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_03" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S00_AXI"/>
        <MEMRANGE ADDRESSBLOCK="M00_AXI_MEM00" BASENAME="C_BASEADDR" BASEVALUE="0x5000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x53FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_03" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S01_AXI"/>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM01" BASENAME="C_BASEADDR" BASEVALUE="0x6000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x63FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_03" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S02_AXI"/>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM02" BASENAME="C_BASEADDR" BASEVALUE="0x7000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x73FFFFFFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_DATA_H2C_03" MEMTYPE="MEMORY" SLAVEBUSINTERFACE="S03_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_bram_null_0"/>
        <PERIPHERAL INSTANCE="memory_subsystem"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_PLP_S_AXI_CTRL_USER_00" DATAWIDTH="32" NAME="PLP_S_AXI_CTRL_USER_00" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="PLP_S_AXI_CTRL_USER_00_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="PLP_S_AXI_CTRL_USER_00_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="PLP_S_AXI_CTRL_USER_00_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="PLP_S_AXI_CTRL_USER_00_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="PLP_S_AXI_CTRL_USER_00_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="PLP_S_AXI_CTRL_USER_00_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="PLP_S_AXI_CTRL_USER_00_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="PLP_S_AXI_CTRL_USER_00_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="PLP_S_AXI_CTRL_USER_00_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="PLP_S_AXI_CTRL_USER_00_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="PLP_S_AXI_CTRL_USER_00_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="PLP_S_AXI_CTRL_USER_00_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="PLP_S_AXI_CTRL_USER_00_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="PLP_S_AXI_CTRL_USER_00_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="PLP_S_AXI_CTRL_USER_00_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="PLP_S_AXI_CTRL_USER_00_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="PLP_S_AXI_CTRL_USER_00_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="PLP_S_AXI_CTRL_USER_00_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="PLP_S_AXI_CTRL_USER_00_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="PLP_S_AXI_CTRL_USER_00_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="PLP_S_AXI_CTRL_USER_00_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="PLP_S_AXI_CTRL_USER_00_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="PLP_S_AXI_CTRL_USER_00_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="PLP_S_AXI_CTRL_USER_00_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="PLP_S_AXI_CTRL_USER_00_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="PLP_S_AXI_CTRL_USER_00_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="PLP_S_AXI_CTRL_USER_00_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="PLP_S_AXI_CTRL_USER_00_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="PLP_S_AXI_CTRL_USER_00_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="PLP_S_AXI_CTRL_USER_00_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="PLP_S_AXI_CTRL_USER_00_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="PLP_S_AXI_CTRL_USER_00_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="PLP_S_AXI_CTRL_USER_00_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x1C000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1C000FFF" INSTANCE="slr0_to_delete_kernel_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_CTRL_USER_00" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="slr0_to_delete_kernel_ctrl_0"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_PLP_S_AXI_CTRL_USER_01" DATAWIDTH="32" NAME="PLP_S_AXI_CTRL_USER_01" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="PLP_S_AXI_CTRL_USER_01_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="PLP_S_AXI_CTRL_USER_01_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="PLP_S_AXI_CTRL_USER_01_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="PLP_S_AXI_CTRL_USER_01_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="PLP_S_AXI_CTRL_USER_01_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="PLP_S_AXI_CTRL_USER_01_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="PLP_S_AXI_CTRL_USER_01_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="PLP_S_AXI_CTRL_USER_01_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="PLP_S_AXI_CTRL_USER_01_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="PLP_S_AXI_CTRL_USER_01_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="PLP_S_AXI_CTRL_USER_01_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="PLP_S_AXI_CTRL_USER_01_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="PLP_S_AXI_CTRL_USER_01_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="PLP_S_AXI_CTRL_USER_01_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="PLP_S_AXI_CTRL_USER_01_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="PLP_S_AXI_CTRL_USER_01_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="PLP_S_AXI_CTRL_USER_01_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="PLP_S_AXI_CTRL_USER_01_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="PLP_S_AXI_CTRL_USER_01_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="PLP_S_AXI_CTRL_USER_01_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="PLP_S_AXI_CTRL_USER_01_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="PLP_S_AXI_CTRL_USER_01_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="PLP_S_AXI_CTRL_USER_01_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="PLP_S_AXI_CTRL_USER_01_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="PLP_S_AXI_CTRL_USER_01_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="PLP_S_AXI_CTRL_USER_01_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="PLP_S_AXI_CTRL_USER_01_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="PLP_S_AXI_CTRL_USER_01_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="PLP_S_AXI_CTRL_USER_01_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="PLP_S_AXI_CTRL_USER_01_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="PLP_S_AXI_CTRL_USER_01_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="PLP_S_AXI_CTRL_USER_01_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="PLP_S_AXI_CTRL_USER_01_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x1D000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1D000FFF" INSTANCE="slr1_to_delete_kernel_ctrl_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_CTRL_USER_01" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="slr1_to_delete_kernel_ctrl_1"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_PLP_S_AXI_CTRL_USER_02" DATAWIDTH="32" NAME="PLP_S_AXI_CTRL_USER_02" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="PLP_S_AXI_CTRL_USER_02_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="PLP_S_AXI_CTRL_USER_02_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="PLP_S_AXI_CTRL_USER_02_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="PLP_S_AXI_CTRL_USER_02_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="PLP_S_AXI_CTRL_USER_02_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="PLP_S_AXI_CTRL_USER_02_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="PLP_S_AXI_CTRL_USER_02_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="PLP_S_AXI_CTRL_USER_02_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="PLP_S_AXI_CTRL_USER_02_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="PLP_S_AXI_CTRL_USER_02_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="PLP_S_AXI_CTRL_USER_02_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="PLP_S_AXI_CTRL_USER_02_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="PLP_S_AXI_CTRL_USER_02_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="PLP_S_AXI_CTRL_USER_02_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="PLP_S_AXI_CTRL_USER_02_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="PLP_S_AXI_CTRL_USER_02_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="PLP_S_AXI_CTRL_USER_02_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="PLP_S_AXI_CTRL_USER_02_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="PLP_S_AXI_CTRL_USER_02_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="PLP_S_AXI_CTRL_USER_02_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="PLP_S_AXI_CTRL_USER_02_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="PLP_S_AXI_CTRL_USER_02_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="PLP_S_AXI_CTRL_USER_02_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="PLP_S_AXI_CTRL_USER_02_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="PLP_S_AXI_CTRL_USER_02_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="PLP_S_AXI_CTRL_USER_02_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="PLP_S_AXI_CTRL_USER_02_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="PLP_S_AXI_CTRL_USER_02_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="PLP_S_AXI_CTRL_USER_02_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="PLP_S_AXI_CTRL_USER_02_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="PLP_S_AXI_CTRL_USER_02_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="PLP_S_AXI_CTRL_USER_02_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="PLP_S_AXI_CTRL_USER_02_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x1E000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1E000FFF" INSTANCE="slr2_to_delete_kernel_ctrl_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_CTRL_USER_02" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="slr2_to_delete_kernel_ctrl_2"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_PLP_S_AXI_CTRL_USER_03" DATAWIDTH="32" NAME="PLP_S_AXI_CTRL_USER_03" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="PLP_S_AXI_CTRL_USER_03_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="PLP_S_AXI_CTRL_USER_03_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="PLP_S_AXI_CTRL_USER_03_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="PLP_S_AXI_CTRL_USER_03_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="PLP_S_AXI_CTRL_USER_03_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="PLP_S_AXI_CTRL_USER_03_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="PLP_S_AXI_CTRL_USER_03_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="PLP_S_AXI_CTRL_USER_03_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="PLP_S_AXI_CTRL_USER_03_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="PLP_S_AXI_CTRL_USER_03_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="PLP_S_AXI_CTRL_USER_03_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="PLP_S_AXI_CTRL_USER_03_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="PLP_S_AXI_CTRL_USER_03_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="PLP_S_AXI_CTRL_USER_03_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="PLP_S_AXI_CTRL_USER_03_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="PLP_S_AXI_CTRL_USER_03_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="PLP_S_AXI_CTRL_USER_03_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="PLP_S_AXI_CTRL_USER_03_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="PLP_S_AXI_CTRL_USER_03_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="PLP_S_AXI_CTRL_USER_03_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="PLP_S_AXI_CTRL_USER_03_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="PLP_S_AXI_CTRL_USER_03_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="PLP_S_AXI_CTRL_USER_03_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="PLP_S_AXI_CTRL_USER_03_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="PLP_S_AXI_CTRL_USER_03_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="PLP_S_AXI_CTRL_USER_03_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="PLP_S_AXI_CTRL_USER_03_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="PLP_S_AXI_CTRL_USER_03_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="PLP_S_AXI_CTRL_USER_03_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="PLP_S_AXI_CTRL_USER_03_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="PLP_S_AXI_CTRL_USER_03_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="PLP_S_AXI_CTRL_USER_03_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="PLP_S_AXI_CTRL_USER_03_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x1F000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x1F000FFF" INSTANCE="slr3_to_delete_kernel_ctrl_3" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="PLP_S_AXI_CTRL_USER_03" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="slr3_to_delete_kernel_ctrl_3"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXI_CTRL_0" DATAWIDTH="32" NAME="S_AXI_CTRL_0" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="SLR_ASSIGNMENT"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="S_AXI_CTRL_0_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_CTRL_0_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="S_AXI_CTRL_0_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S_AXI_CTRL_0_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="S_AXI_CTRL_0_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S_AXI_CTRL_0_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S_AXI_CTRL_0_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_CTRL_0_awprot"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="S_AXI_CTRL_0_awregion"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="S_AXI_CTRL_0_awqos"/>
        <PORTMAP LOGICAL="AWUSER" PHYSICAL="S_AXI_CTRL_0_awuser"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_CTRL_0_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_CTRL_0_awready"/>
        <PORTMAP LOGICAL="WID" PHYSICAL="S_AXI_CTRL_0_wid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_CTRL_0_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_CTRL_0_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="S_AXI_CTRL_0_wlast"/>
        <PORTMAP LOGICAL="WUSER" PHYSICAL="S_AXI_CTRL_0_wuser"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_CTRL_0_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_CTRL_0_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="S_AXI_CTRL_0_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_CTRL_0_bresp"/>
        <PORTMAP LOGICAL="BUSER" PHYSICAL="S_AXI_CTRL_0_buser"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_CTRL_0_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_CTRL_0_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="S_AXI_CTRL_0_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_CTRL_0_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="S_AXI_CTRL_0_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S_AXI_CTRL_0_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="S_AXI_CTRL_0_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S_AXI_CTRL_0_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S_AXI_CTRL_0_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_CTRL_0_arprot"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="S_AXI_CTRL_0_arregion"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="S_AXI_CTRL_0_arqos"/>
        <PORTMAP LOGICAL="ARUSER" PHYSICAL="S_AXI_CTRL_0_aruser"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_CTRL_0_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_CTRL_0_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="S_AXI_CTRL_0_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_CTRL_0_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_CTRL_0_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="S_AXI_CTRL_0_rlast"/>
        <PORTMAP LOGICAL="RUSER" PHYSICAL="S_AXI_CTRL_0_ruser"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_CTRL_0_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_CTRL_0_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="DDR4_MEM00_CTRL" BASENAME="C_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="memory_subsystem" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S_AXI_CTRL_0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_CTRL"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="memory_subsystem"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="memory_subsystem_DDR4_MEM00" DATAWIDTH="72" NAME="DDR4_MEM00_0" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
      <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="DQ" PHYSICAL="DDR4_MEM00_0_dq"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="DDR4_MEM00_0_dqs_t"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="DDR4_MEM00_0_dqs_c"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="DDR4_MEM00_0_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="DDR4_MEM00_0_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="DDR4_MEM00_0_bg"/>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="DDR4_MEM00_0_act_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR4_MEM00_0_reset_n"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="DDR4_MEM00_0_ck_t"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="DDR4_MEM00_0_ck_c"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="DDR4_MEM00_0_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR4_MEM00_0_cs_n"/>
        <PORTMAP LOGICAL="DM_N" PHYSICAL="DDR4_MEM00_0_dm_n"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="DDR4_MEM00_0_odt"/>
        <PORTMAP LOGICAL="PAR" PHYSICAL="DDR4_MEM00_0_par"/>
        <PORTMAP LOGICAL="C_ID" PHYSICAL="DDR4_MEM00_0_c_id"/>
        <PORTMAP LOGICAL="ALERT_N" PHYSICAL="DDR4_MEM00_0_alert_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="memory_subsystem_DDR4_MEM01" DATAWIDTH="72" NAME="DDR4_MEM01_0" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
      <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="DQ" PHYSICAL="DDR4_MEM01_0_dq"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="DDR4_MEM01_0_dqs_t"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="DDR4_MEM01_0_dqs_c"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="DDR4_MEM01_0_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="DDR4_MEM01_0_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="DDR4_MEM01_0_bg"/>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="DDR4_MEM01_0_act_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR4_MEM01_0_reset_n"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="DDR4_MEM01_0_ck_t"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="DDR4_MEM01_0_ck_c"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="DDR4_MEM01_0_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR4_MEM01_0_cs_n"/>
        <PORTMAP LOGICAL="DM_N" PHYSICAL="DDR4_MEM01_0_dm_n"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="DDR4_MEM01_0_odt"/>
        <PORTMAP LOGICAL="PAR" PHYSICAL="DDR4_MEM01_0_par"/>
        <PORTMAP LOGICAL="C_ID" PHYSICAL="DDR4_MEM01_0_c_id"/>
        <PORTMAP LOGICAL="ALERT_N" PHYSICAL="DDR4_MEM01_0_alert_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="memory_subsystem_DDR4_MEM02" DATAWIDTH="72" NAME="DDR4_MEM02_0" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
      <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="DQ" PHYSICAL="DDR4_MEM02_0_dq"/>
        <PORTMAP LOGICAL="DQS_T" PHYSICAL="DDR4_MEM02_0_dqs_t"/>
        <PORTMAP LOGICAL="DQS_C" PHYSICAL="DDR4_MEM02_0_dqs_c"/>
        <PORTMAP LOGICAL="ADR" PHYSICAL="DDR4_MEM02_0_adr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="DDR4_MEM02_0_ba"/>
        <PORTMAP LOGICAL="BG" PHYSICAL="DDR4_MEM02_0_bg"/>
        <PORTMAP LOGICAL="ACT_N" PHYSICAL="DDR4_MEM02_0_act_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR4_MEM02_0_reset_n"/>
        <PORTMAP LOGICAL="CK_T" PHYSICAL="DDR4_MEM02_0_ck_t"/>
        <PORTMAP LOGICAL="CK_C" PHYSICAL="DDR4_MEM02_0_ck_c"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="DDR4_MEM02_0_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR4_MEM02_0_cs_n"/>
        <PORTMAP LOGICAL="DM_N" PHYSICAL="DDR4_MEM02_0_dm_n"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="DDR4_MEM02_0_odt"/>
        <PORTMAP LOGICAL="PAR" PHYSICAL="DDR4_MEM02_0_par"/>
        <PORTMAP LOGICAL="C_ID" PHYSICAL="DDR4_MEM02_0_c_id"/>
        <PORTMAP LOGICAL="ALERT_N" PHYSICAL="DDR4_MEM02_0_alert_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="6" FULLNAME="/axi_bram_null_0" HWVERSION="4.1" INSTANCE="axi_bram_null_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_1;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="0"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_axi_bram_null_0_0"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
        <PARAMETER NAME="RD_CMD_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xC0000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xC0001FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_dma_pcie_arst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_arst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="rst"/>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="clk"/>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="bram_we_a" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="12" NAME="bram_addr_a" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="63" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="bram_rst_b" SIGIS="rst"/>
        <PORT DIR="O" NAME="bram_clk_b" SIGIS="clk"/>
        <PORT DIR="O" NAME="bram_en_b" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="bram_we_b" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="12" NAME="bram_addr_b" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="63" NAME="bram_wrdata_b" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="63" NAME="bram_rddata_b" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="profile_vip_0_M_AXI" DATAWIDTH="64" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="13"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="128"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="64"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="bram_addr_a"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="bram_clk_a"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="bram_wrdata_a"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="bram_rddata_a"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="bram_en_a"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="bram_rst_a"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTB" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="64"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="bram_addr_b"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="bram_clk_b"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="bram_wrdata_b"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="bram_rddata_b"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="bram_en_b"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="bram_rst_b"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="bram_we_b"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/c0_sys" HWVERSION="1.0" INSTANCE="c0_sys" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sim_clk_gen" VLNV="xilinx.com:ip:sim_clk_gen:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=sim_clk_gen;v=v1_0;d=pb054-sim-clk-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="CLOCK_TYPE" VALUE="Differential"/>
        <PARAMETER NAME="CLOCK_PERIOD" VALUE="3.3333333333333335"/>
        <PARAMETER NAME="INITIAL_RESET_CLOCK_CYCLES" VALUE="100"/>
        <PARAMETER NAME="CLOCK_CYCLES_BEFORE_SHUTDOWN" VALUE="0"/>
        <PARAMETER NAME="RESET_POLARITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_c0_sys_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="clk_n" SIGIS="clk" SIGNAME="c0_sys_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_DIFF_CLK_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk_p" SIGIS="clk" SIGNAME="c0_sys_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM00_DIFF_CLK_clk_p"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="c0_sys_diff_clk" NAME="diff_clk" TYPE="INITIATOR" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="clk_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="clk_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/c1_sys" HWVERSION="1.0" INSTANCE="c1_sys" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sim_clk_gen" VLNV="xilinx.com:ip:sim_clk_gen:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=sim_clk_gen;v=v1_0;d=pb054-sim-clk-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="CLOCK_TYPE" VALUE="Differential"/>
        <PARAMETER NAME="CLOCK_PERIOD" VALUE="3.3333333333333335"/>
        <PARAMETER NAME="INITIAL_RESET_CLOCK_CYCLES" VALUE="100"/>
        <PARAMETER NAME="CLOCK_CYCLES_BEFORE_SHUTDOWN" VALUE="0"/>
        <PARAMETER NAME="RESET_POLARITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_c1_sys_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="clk_n" SIGIS="clk" SIGNAME="c1_sys_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_DIFF_CLK_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk_p" SIGIS="clk" SIGNAME="c1_sys_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM01_DIFF_CLK_clk_p"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="c1_sys_diff_clk" NAME="diff_clk" TYPE="INITIATOR" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="clk_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="clk_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/c2_sys" HWVERSION="1.0" INSTANCE="c2_sys" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sim_clk_gen" VLNV="xilinx.com:ip:sim_clk_gen:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=sim_clk_gen;v=v1_0;d=pb054-sim-clk-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="CLOCK_TYPE" VALUE="Differential"/>
        <PARAMETER NAME="CLOCK_PERIOD" VALUE="3.3333333333333335"/>
        <PARAMETER NAME="INITIAL_RESET_CLOCK_CYCLES" VALUE="100"/>
        <PARAMETER NAME="CLOCK_CYCLES_BEFORE_SHUTDOWN" VALUE="0"/>
        <PARAMETER NAME="RESET_POLARITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_c2_sys_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="clk_n" SIGIS="clk" SIGNAME="c2_sys_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_DIFF_CLK_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk_p" SIGIS="clk" SIGNAME="c2_sys_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="DDR4_MEM02_DIFF_CLK_clk_p"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="c2_sys_diff_clk" NAME="diff_clk" TYPE="INITIATOR" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="clk_n"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="clk_p"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/interrupt_concat/xlconcat_interrupt" HWVERSION="2.1" INSTANCE="interrupt_concat_xlconcat_interrupt" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="128"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_xlconcat_interrupt_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt_3" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/interrupt_concat/xlconcat_interrupt_0" HWVERSION="2.1" INSTANCE="interrupt_concat_xlconcat_interrupt_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_xlconcat_interrupt_0_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/interrupt_concat/xlconcat_interrupt_1" HWVERSION="2.1" INSTANCE="interrupt_concat_xlconcat_interrupt_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_xlconcat_interrupt_1_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/interrupt_concat/xlconcat_interrupt_2" HWVERSION="2.1" INSTANCE="interrupt_concat_xlconcat_interrupt_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_xlconcat_interrupt_2_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/interrupt_concat/xlconcat_interrupt_3" HWVERSION="2.1" INSTANCE="interrupt_concat_xlconcat_interrupt_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_xlconcat_interrupt_3_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="In0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In6" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In7" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In8" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In9" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In10" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In11" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In12" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In13" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In14" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In15" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In16" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In17" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In18" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In19" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In20" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In21" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In22" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In23" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In24" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In25" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In26" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In27" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In28" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In29" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In30" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="In31" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="interrupt_concat_xlconcat_interrupt_3_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="interrupt_concat_xlconcat_interrupt" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/kernel2_clk" HWVERSION="1.0" INSTANCE="kernel2_clk" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sim_clk_gen" VLNV="xilinx.com:ip:sim_clk_gen:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=sim_clk_gen;v=v1_0;d=pb054-sim-clk-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="CLOCK_TYPE" VALUE="Single_Ended"/>
        <PARAMETER NAME="CLOCK_PERIOD" VALUE="2.0"/>
        <PARAMETER NAME="INITIAL_RESET_CLOCK_CYCLES" VALUE="100"/>
        <PARAMETER NAME="CLOCK_CYCLES_BEFORE_SHUTDOWN" VALUE="0"/>
        <PARAMETER NAME="RESET_POLARITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_kernel2_clk_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="500000000"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="500000000" DIR="O" NAME="clk" SIGIS="clk" SIGNAME="kernel2_clk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_kernel2_clk_0" PORT="slowest_sync_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sync_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="kernel2_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_kernel2_clk_0" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/kernel_clk" HWVERSION="1.0" INSTANCE="kernel_clk" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sim_clk_gen" VLNV="xilinx.com:ip:sim_clk_gen:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=sim_clk_gen;v=v1_0;d=pb054-sim-clk-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="CLOCK_TYPE" VALUE="Single_Ended"/>
        <PARAMETER NAME="CLOCK_PERIOD" VALUE="3.3333333333333335"/>
        <PARAMETER NAME="INITIAL_RESET_CLOCK_CYCLES" VALUE="100"/>
        <PARAMETER NAME="CLOCK_CYCLES_BEFORE_SHUTDOWN" VALUE="0"/>
        <PARAMETER NAME="RESET_POLARITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_kernel_clk_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="O" NAME="clk" SIGIS="clk" SIGNAME="kernel_clk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_kernel_clk_0" PORT="slowest_sync_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sync_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="kernel_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_kernel_clk_0" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE BD="pfm_dynamic_memory_subsystem_0" BDTYPE="SBD" COREREVISION="13" DRIVERMODE="SUBCORE" FULLNAME="/memory_subsystem" HWVERSION="1.0" INSTANCE="memory_subsystem" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sdx_memory_subsystem" SIM_BD="pfm_dynamic_memory_subsystem_0" VLNV="xilinx.com:ip:sdx_memory_subsystem:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="4"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="resource_map_replication { S00_AXI {}  S01_AXI {}  S02_AXI {}  S03_AXI {} } plram_specifications {{SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR0} {SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR1} {SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR2} {SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR3}} resource_access_constraints {S00_AXI {DDR4_MEM00 PLRAM_MEM00 PLRAM_MEM01 PLRAM_MEM02 PLRAM_MEM03} S01_AXI {M00_AXI_MEM00 M01_AXI_MEM00} S02_AXI DDR4_MEM01 S03_AXI DDR4_MEM02} __temp_dsa_info {excluded_board_components xilinx.com:au250:ddr4_sdram_c1:1.4 axi_passthrough {xilinx.com:au250:ddr4_sdram_c1:1.4 {offset 0x5000000000 range 16G slr SLR1} M01_AXI {offset 0x2000000000 range 16G slr SLR2}}}"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_memory_subsystem_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_dma_pcie_arst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_arst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="30" NAME="S_AXI_CTRL_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="S_AXI_CTRL_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_CTRL_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="S_AXI_CTRL_0_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="S_AXI_CTRL_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_awready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="S_AXI_CTRL_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S_AXI_CTRL_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="S_AXI_CTRL_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S_AXI_CTRL_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="S_AXI_CTRL_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="S_AXI_CTRL_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_wready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="S_AXI_CTRL_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_CTRL_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="S_AXI_CTRL_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="S_AXI_CTRL_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_bready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="S_AXI_CTRL_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="30" NAME="S_AXI_CTRL_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="S_AXI_CTRL_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S_AXI_CTRL_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="S_AXI_CTRL_0_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="S_AXI_CTRL_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_arready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="S_AXI_CTRL_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S_AXI_CTRL_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="S_AXI_CTRL_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S_AXI_CTRL_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="S_AXI_CTRL_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S_AXI_CTRL_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="S_AXI_CTRL_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S_AXI_CTRL_rready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S_AXI_CTRL_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="S_AXI_CTRL_0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_wlast" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="38" NAME="S03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_rlast" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="71" NAME="DDR4_MEM00_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM00_0_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM00_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_dqs_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM00_0_dqs_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM00_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_dqs_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM00_0_dqs_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="DDR4_MEM00_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_adr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM00_0_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="DDR4_MEM00_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM00_0_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="DDR4_MEM00_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_bg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM00_0_bg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM00_act_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_act_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM00_0_act_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM00_reset_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM00_0_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM00_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM00_ck_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM00_0_ck_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM00_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM00_ck_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM00_0_ck_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM00_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM00_0_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM00_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM00_0_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM00_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM00_0_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM00_par" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM00_par">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM00_0_par"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="71" NAME="DDR4_MEM01_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM01_0_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM01_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_dqs_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM01_0_dqs_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM01_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_dqs_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM01_0_dqs_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="DDR4_MEM01_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_adr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM01_0_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="DDR4_MEM01_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM01_0_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="DDR4_MEM01_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_bg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM01_0_bg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM01_act_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_act_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM01_0_act_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM01_reset_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM01_0_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM01_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM01_ck_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM01_0_ck_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM01_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM01_ck_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM01_0_ck_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM01_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM01_0_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM01_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM01_0_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM01_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM01_0_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM01_par" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM01_par">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM01_0_par"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="71" NAME="DDR4_MEM02_dq" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM02_0_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM02_dqs_t" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_dqs_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM02_0_dqs_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="17" NAME="DDR4_MEM02_dqs_c" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_dqs_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM02_0_dqs_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="16" NAME="DDR4_MEM02_adr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_adr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM02_0_adr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="DDR4_MEM02_ba" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM02_0_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="DDR4_MEM02_bg" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_bg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM02_0_bg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM02_act_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_act_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM02_0_act_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM02_reset_n" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM02_0_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM02_ck_t" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM02_ck_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM02_0_ck_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM02_ck_c" RIGHT="0" SIGIS="clk" SIGNAME="memory_subsystem_DDR4_MEM02_ck_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM02_0_ck_c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM02_cke" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM02_0_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM02_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM02_0_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="DDR4_MEM02_odt" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM02_0_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DDR4_MEM02_par" SIGIS="undef" SIGNAME="memory_subsystem_DDR4_MEM02_par">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="DDR4_MEM02_0_par"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DDR4_MEM00_DIFF_CLK_clk_p" SIGIS="clk" SIGNAME="c0_sys_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_sys" PORT="clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DDR4_MEM00_DIFF_CLK_clk_n" SIGIS="clk" SIGNAME="c0_sys_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c0_sys" PORT="clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DDR4_MEM01_DIFF_CLK_clk_p" SIGIS="clk" SIGNAME="c1_sys_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c1_sys" PORT="clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DDR4_MEM01_DIFF_CLK_clk_n" SIGIS="clk" SIGNAME="c1_sys_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c1_sys" PORT="clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DDR4_MEM02_DIFF_CLK_clk_p" SIGIS="clk" SIGNAME="c2_sys_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c2_sys" PORT="clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DDR4_MEM02_DIFF_CLK_clk_n" SIGIS="clk" SIGNAME="c2_sys_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c2_sys" PORT="clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="300000000" DIR="O" NAME="ddr4_mem00_ui_clk" SIGIS="clk"/>
        <PORT CLKFREQUENCY="300000000" DIR="O" NAME="ddr4_mem01_ui_clk" SIGIS="clk"/>
        <PORT CLKFREQUENCY="300000000" DIR="O" NAME="ddr4_mem02_ui_clk" SIGIS="clk"/>
        <PORT DIR="I" NAME="ddr4_mem00_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="psr_kernel_clk_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_kernel_clk_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ddr4_mem01_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="psr_kernel_clk_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_kernel_clk_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ddr4_mem02_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="psr_kernel_clk_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_kernel_clk_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr4_mem_calib_complete" SIGIS="data"/>
        <PORT DIR="O" LEFT="2" NAME="ddr4_mem_calib_vec" RIGHT="0" SIGIS="data"/>
        <PORT DIR="O" LEFT="38" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="memory_subsystem_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_U2S_00_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="37" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="37" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="memory_subsystem_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_M_AXI_DATA_C2H_00_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXI_CTRL_0" DATAWIDTH="32" NAME="S_AXI_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="31"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_CTRL_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_CTRL_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_CTRL_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_CTRL_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_CTRL_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_CTRL_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_CTRL_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_CTRL_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_CTRL_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_CTRL_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_CTRL_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_CTRL_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_CTRL_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_CTRL_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_CTRL_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_CTRL_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_CTRL_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_CTRL_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_CTRL_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="smartconn_data_0_M00_AXI" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="smartconn_data_0_M01_AXI" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="smartconn_data_0_M02_AXI" DATAWIDTH="32" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="smartconn_data_0_M03_AXI" DATAWIDTH="32" NAME="S03_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S03_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S03_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S03_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_subsystem_DDR4_MEM00" DATAWIDTH="72" NAME="DDR4_MEM00" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddr4:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
          <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="DQ" PHYSICAL="DDR4_MEM00_dq"/>
            <PORTMAP LOGICAL="DQS_T" PHYSICAL="DDR4_MEM00_dqs_t"/>
            <PORTMAP LOGICAL="DQS_C" PHYSICAL="DDR4_MEM00_dqs_c"/>
            <PORTMAP LOGICAL="ADR" PHYSICAL="DDR4_MEM00_adr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="DDR4_MEM00_ba"/>
            <PORTMAP LOGICAL="BG" PHYSICAL="DDR4_MEM00_bg"/>
            <PORTMAP LOGICAL="ACT_N" PHYSICAL="DDR4_MEM00_act_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR4_MEM00_reset_n"/>
            <PORTMAP LOGICAL="CK_T" PHYSICAL="DDR4_MEM00_ck_t"/>
            <PORTMAP LOGICAL="CK_C" PHYSICAL="DDR4_MEM00_ck_c"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="DDR4_MEM00_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR4_MEM00_cs_n"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="DDR4_MEM00_odt"/>
            <PORTMAP LOGICAL="PAR" PHYSICAL="DDR4_MEM00_par"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_subsystem_DDR4_MEM01" DATAWIDTH="72" NAME="DDR4_MEM01" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddr4:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
          <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="DQ" PHYSICAL="DDR4_MEM01_dq"/>
            <PORTMAP LOGICAL="DQS_T" PHYSICAL="DDR4_MEM01_dqs_t"/>
            <PORTMAP LOGICAL="DQS_C" PHYSICAL="DDR4_MEM01_dqs_c"/>
            <PORTMAP LOGICAL="ADR" PHYSICAL="DDR4_MEM01_adr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="DDR4_MEM01_ba"/>
            <PORTMAP LOGICAL="BG" PHYSICAL="DDR4_MEM01_bg"/>
            <PORTMAP LOGICAL="ACT_N" PHYSICAL="DDR4_MEM01_act_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR4_MEM01_reset_n"/>
            <PORTMAP LOGICAL="CK_T" PHYSICAL="DDR4_MEM01_ck_t"/>
            <PORTMAP LOGICAL="CK_C" PHYSICAL="DDR4_MEM01_ck_c"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="DDR4_MEM01_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR4_MEM01_cs_n"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="DDR4_MEM01_odt"/>
            <PORTMAP LOGICAL="PAR" PHYSICAL="DDR4_MEM01_par"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_subsystem_DDR4_MEM02" DATAWIDTH="72" NAME="DDR4_MEM02" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddr4:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="833"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="RDIMMs"/>
          <PARAMETER NAME="MEMORY_PART" VALUE="MTA18ASF2G72PZ-2G3"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="72"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="NONE"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS" VALUE="no_file_loaded"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK_INTLV"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="RD_PRI_REG"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="17"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="12"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="DQ" PHYSICAL="DDR4_MEM02_dq"/>
            <PORTMAP LOGICAL="DQS_T" PHYSICAL="DDR4_MEM02_dqs_t"/>
            <PORTMAP LOGICAL="DQS_C" PHYSICAL="DDR4_MEM02_dqs_c"/>
            <PORTMAP LOGICAL="ADR" PHYSICAL="DDR4_MEM02_adr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="DDR4_MEM02_ba"/>
            <PORTMAP LOGICAL="BG" PHYSICAL="DDR4_MEM02_bg"/>
            <PORTMAP LOGICAL="ACT_N" PHYSICAL="DDR4_MEM02_act_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR4_MEM02_reset_n"/>
            <PORTMAP LOGICAL="CK_T" PHYSICAL="DDR4_MEM02_ck_t"/>
            <PORTMAP LOGICAL="CK_C" PHYSICAL="DDR4_MEM02_ck_c"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="DDR4_MEM02_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR4_MEM02_cs_n"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="DDR4_MEM02_odt"/>
            <PORTMAP LOGICAL="PAR" PHYSICAL="DDR4_MEM02_par"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="c0_sys_diff_clk" NAME="DDR4_MEM00_DIFF_CLK" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="DDR4_MEM00_DIFF_CLK_clk_p"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="DDR4_MEM00_DIFF_CLK_clk_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="c1_sys_diff_clk" NAME="DDR4_MEM01_DIFF_CLK" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="DDR4_MEM01_DIFF_CLK_clk_p"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="DDR4_MEM01_DIFF_CLK_clk_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="c2_sys_diff_clk" NAME="DDR4_MEM02_DIFF_CLK" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="DDR4_MEM02_DIFF_CLK_clk_p"/>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="DDR4_MEM02_DIFF_CLK_clk_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_subsystem_M00_AXI" DATAWIDTH="512" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="memory_subsystem_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="38"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x2000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x23FFFFFFFF" INSTANCE="PLP_M_AXI_DATA_C2H_00" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M01_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="PLP_M_AXI_DATA_C2H_00"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x5000000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x53FFFFFFFF" INSTANCE="PLP_M_AXI_DATA_U2S_00" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M00_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="PLP_M_AXI_DATA_U2S_00"/>
      </MEMORYMAP>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/pfm_clk_2" HWVERSION="1.0" INSTANCE="pfm_clk_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sim_clk_gen" VLNV="xilinx.com:ip:sim_clk_gen:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=sim_clk_gen;v=v1_0;d=pb054-sim-clk-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="CLOCK_TYPE" VALUE="Single_Ended"/>
        <PARAMETER NAME="CLOCK_PERIOD" VALUE="20.0"/>
        <PARAMETER NAME="INITIAL_RESET_CLOCK_CYCLES" VALUE="100"/>
        <PARAMETER NAME="CLOCK_CYCLES_BEFORE_SHUTDOWN" VALUE="0"/>
        <PARAMETER NAME="RESET_POLARITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_pfm_clk_2_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="50000000"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="clk" SIGIS="clk" SIGNAME="pfm_clk_2_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_pfm_clk_0_2" PORT="slowest_sync_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sync_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="pfm_clk_2_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_pfm_clk_0_2" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/pfm_clk_3" HWVERSION="1.0" INSTANCE="pfm_clk_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sim_clk_gen" VLNV="xilinx.com:ip:sim_clk_gen:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=sim_clk_gen;v=v1_0;d=pb054-sim-clk-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="CLOCK_TYPE" VALUE="Single_Ended"/>
        <PARAMETER NAME="CLOCK_PERIOD" VALUE="4.0"/>
        <PARAMETER NAME="INITIAL_RESET_CLOCK_CYCLES" VALUE="100"/>
        <PARAMETER NAME="CLOCK_CYCLES_BEFORE_SHUTDOWN" VALUE="0"/>
        <PARAMETER NAME="RESET_POLARITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_pfm_clk_3_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="250000000"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="O" NAME="clk" SIGIS="clk" SIGNAME="pfm_clk_3_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_pfm_clk_0_3" PORT="slowest_sync_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sync_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="pfm_clk_3_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="psr_pfm_clk_0_3" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/profile_vip_0" HWVERSION="1.1" INSTANCE="profile_vip_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_profile_vip_0_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="PASS_THROUGH"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="1"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_dma_pcie_arst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_arst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconn_data_0" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="axi_bram_null_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_null_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="profile_vip_0_M_AXI" DATAWIDTH="64" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="13"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="128"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="SUPPORT_NARROW_BURST" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="smartconn_data_0_M04_AXI" DATAWIDTH="64" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="13"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="128"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_bram_null_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/psr_kernel2_clk_0" HWVERSION="5.0" INSTANCE="psr_kernel2_clk_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psr_kernel2_clk_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="500000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="kernel2_clk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel2_clk" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="kernel2_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel2_clk" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/psr_kernel_clk_0" HWVERSION="5.0" INSTANCE="psr_kernel_clk_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psr_kernel_clk_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="kernel_clk_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_clk" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="kernel_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="kernel_clk" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst" SIGNAME="psr_kernel_clk_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="ddr4_mem00_sys_rst"/>
            <CONNECTION INSTANCE="memory_subsystem" PORT="ddr4_mem01_sys_rst"/>
            <CONNECTION INSTANCE="memory_subsystem" PORT="ddr4_mem02_sys_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/psr_pfm_clk_0_2" HWVERSION="5.0" INSTANCE="psr_pfm_clk_0_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psr_pfm_clk_0_2_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="pfm_clk_2_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_clk_2" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="pfm_clk_2_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_clk_2" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/psr_pfm_clk_0_3" HWVERSION="5.0" INSTANCE="psr_pfm_clk_0_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_psr_pfm_clk_0_3_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="pfm_clk_3_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_clk_3" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="pfm_clk_3_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_clk_3" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="27" FULLNAME="/slr0/interconnect_axilite_user_0" HWVERSION="2.1" INSTANCE="slr0_interconnect_axilite_user_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_interconnect_axilite_user_0_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="External_Ports_dma_pcie_arst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_arst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="External_Ports_dma_pcie_arst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_arst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="External_Ports_dma_pcie_arst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_arst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awvalid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_awready" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wvalid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_wready" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bvalid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_bready" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlen" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arsize" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arburst" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arcache" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arvalid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_arready" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rvalid" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_rready" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_00_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_to_delete_kernel_ctrl_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_to_delete_kernel_ctrl_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_to_delete_kernel_ctrl_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_to_delete_kernel_ctrl_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_to_delete_kernel_ctrl_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_to_delete_kernel_ctrl_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_to_delete_kernel_ctrl_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_to_delete_kernel_ctrl_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_to_delete_kernel_ctrl_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_to_delete_kernel_ctrl_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_to_delete_kernel_ctrl_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_to_delete_kernel_ctrl_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_to_delete_kernel_ctrl_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_to_delete_kernel_ctrl_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_to_delete_kernel_ctrl_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_to_delete_kernel_ctrl_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_to_delete_kernel_ctrl_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_ARESETN" SIGIS="rst" SIGNAME="External_Ports_dma_pcie_arst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_arst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_araddr" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awaddr" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_bresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_rdata" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_rresp" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_wdata" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_wstrb" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_PLP_S_AXI_CTRL_USER_00" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr0_interconnect_axilite_user_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M01_AXI_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M01_AXI_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="28" FULLNAME="/slr0/to_delete_kernel_ctrl_0" HWVERSION="2.0" INSTANCE="slr0_to_delete_kernel_ctrl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_to_delete_kernel_ctrl_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x1C000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x1C000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_dma_pcie_arst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_arst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr0_interconnect_axilite_user_0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr0_interconnect_axilite_user_0" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_t" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr0_interconnect_axilite_user_0_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio_io_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="27" FULLNAME="/slr1/interconnect_axilite_user_1" HWVERSION="2.1" INSTANCE="slr1_interconnect_axilite_user_1" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_interconnect_axilite_user_1_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="External_Ports_dma_pcie_arst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_arst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="External_Ports_dma_pcie_arst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_arst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="External_Ports_dma_pcie_arst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_arst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awprot" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlen" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arsize" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arburst" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arcache" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arprot" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_01_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_to_delete_kernel_ctrl_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_to_delete_kernel_ctrl_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_to_delete_kernel_ctrl_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_to_delete_kernel_ctrl_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_to_delete_kernel_ctrl_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_to_delete_kernel_ctrl_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_to_delete_kernel_ctrl_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_to_delete_kernel_ctrl_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_to_delete_kernel_ctrl_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_to_delete_kernel_ctrl_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_to_delete_kernel_ctrl_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_to_delete_kernel_ctrl_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_to_delete_kernel_ctrl_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_to_delete_kernel_ctrl_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_to_delete_kernel_ctrl_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_to_delete_kernel_ctrl_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_to_delete_kernel_ctrl_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_PLP_S_AXI_CTRL_USER_01" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr1_interconnect_axilite_user_1_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="28" FULLNAME="/slr1/to_delete_kernel_ctrl_1" HWVERSION="2.0" INSTANCE="slr1_to_delete_kernel_ctrl_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_to_delete_kernel_ctrl_1_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x1D000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x1D000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_dma_pcie_arst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_arst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr1_interconnect_axilite_user_1_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr1_interconnect_axilite_user_1" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_t" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr1_interconnect_axilite_user_1_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio_io_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="27" FULLNAME="/slr2/interconnect_axilite_user_2" HWVERSION="2.1" INSTANCE="slr2_interconnect_axilite_user_2" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_interconnect_axilite_user_2_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="External_Ports_dma_pcie_arst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_arst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="External_Ports_dma_pcie_arst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_arst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="External_Ports_dma_pcie_arst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_arst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awprot" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlen" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arsize" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arburst" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arcache" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arprot" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_02_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_to_delete_kernel_ctrl_2" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_to_delete_kernel_ctrl_2" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_to_delete_kernel_ctrl_2" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_to_delete_kernel_ctrl_2" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_to_delete_kernel_ctrl_2" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_to_delete_kernel_ctrl_2" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_to_delete_kernel_ctrl_2" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_to_delete_kernel_ctrl_2" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_to_delete_kernel_ctrl_2" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_to_delete_kernel_ctrl_2" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_to_delete_kernel_ctrl_2" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_to_delete_kernel_ctrl_2" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_to_delete_kernel_ctrl_2" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_to_delete_kernel_ctrl_2" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_to_delete_kernel_ctrl_2" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_to_delete_kernel_ctrl_2" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_to_delete_kernel_ctrl_2" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_PLP_S_AXI_CTRL_USER_02" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr2_interconnect_axilite_user_2_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="28" FULLNAME="/slr2/to_delete_kernel_ctrl_2" HWVERSION="2.0" INSTANCE="slr2_to_delete_kernel_ctrl_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_to_delete_kernel_ctrl_2_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x1E000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x1E000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_dma_pcie_arst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_arst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr2_interconnect_axilite_user_2_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr2_interconnect_axilite_user_2" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_t" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr2_interconnect_axilite_user_2_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio_io_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="27" FULLNAME="/slr3/interconnect_axilite_user_3" HWVERSION="2.1" INSTANCE="slr3_interconnect_axilite_user_3" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="S00_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S01_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S02_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S03_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S04_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S05_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S06_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S07_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S08_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S09_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S10_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S11_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S12_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S13_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S14_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="S15_ARB_PRIORITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_interconnect_axilite_user_3_0"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS" VALUE="SLR3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" SIGIS="rst" SIGNAME="External_Ports_dma_pcie_arst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_arst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_ARESETN" SIGIS="rst" SIGNAME="External_Ports_dma_pcie_arst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_arst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_ARESETN" SIGIS="rst" SIGNAME="External_Ports_dma_pcie_arst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_arst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlen" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awsize" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awburst" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awlock" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awcache" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awprot" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awqos" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlen" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arsize" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arburst" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arlock" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arcache" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arprot" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arqos" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_CTRL_USER_03_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_to_delete_kernel_ctrl_3" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_to_delete_kernel_ctrl_3" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_to_delete_kernel_ctrl_3" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_to_delete_kernel_ctrl_3" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_to_delete_kernel_ctrl_3" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_to_delete_kernel_ctrl_3" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_to_delete_kernel_ctrl_3" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_to_delete_kernel_ctrl_3" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_to_delete_kernel_ctrl_3" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_to_delete_kernel_ctrl_3" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_to_delete_kernel_ctrl_3" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arlen" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arsize" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arburst" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arlock" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arcache" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arprot" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arregion" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arqos" SIGIS="undef"/>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_to_delete_kernel_ctrl_3" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_to_delete_kernel_ctrl_3" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_to_delete_kernel_ctrl_3" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_to_delete_kernel_ctrl_3" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_to_delete_kernel_ctrl_3" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_to_delete_kernel_ctrl_3" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_PLP_S_AXI_CTRL_USER_03" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="slr3_interconnect_axilite_user_3_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="M00_AXI_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="M00_AXI_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="28" FULLNAME="/slr3/to_delete_kernel_ctrl_3" HWVERSION="2.0" INSTANCE="slr3_to_delete_kernel_ctrl_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtexuplus"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_to_delete_kernel_ctrl_3_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="SLR_ASSIGNMENTS"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x1F000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x1F000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_dma_pcie_arst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_arst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="slr3_interconnect_axilite_user_3_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slr3_interconnect_axilite_user_3" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_t" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="slr3_interconnect_axilite_user_3_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
            <PORTMAP LOGICAL="TRI_T" PHYSICAL="gpio_io_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="pfm_dynamic_smartconn_data_0_0" BDTYPE="SBD" COREREVISION="18" DRIVERMODE="CORE" FULLNAME="/smartconn_data_0" HWVERSION="1.0" INSTANCE="smartconn_data_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="pfm_dynamic_smartconn_data_0_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="pfm_dynamic_smartconn_data_0_0"/>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="pfm_dynamic_smartconn_data_0_0"/>
        <PARAMETER NAME="NUM_MI" VALUE="5"/>
        <PARAMETER NAME="NUM_SI" VALUE="4"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="300000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_dma_pcie_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_dma_pcie_arst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dma_pcie_arst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="smartconn_data_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_00_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="memory_subsystem_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="memory_subsystem_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wlast" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rlast" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="memory_subsystem_S02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wlast" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="38" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rlast" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="memory_subsystem_S03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_subsystem" PORT="S03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M04_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="M04_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wlast" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M04_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="M04_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M04_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rlast" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="profile_vip_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="profile_vip_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="smartconn_data_0_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_01_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_awready" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wlast" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_wready" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_bvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_bready" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_arready" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S02_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rlast" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_rready" SIGIS="undef" SIGNAME="smartconn_data_0_S02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_02_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_awready" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wlast" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_wready" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_bvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_bready" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_arready" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S03_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rlast" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rvalid" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_rready" SIGIS="undef" SIGNAME="smartconn_data_0_S03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pfm_dynamic_imp" PORT="PLP_S_AXI_DATA_H2C_03_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_PLP_S_AXI_DATA_H2C_00" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_PLP_S_AXI_DATA_H2C_01" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_PLP_S_AXI_DATA_H2C_02" DATAWIDTH="32" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S02_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S02_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S02_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S02_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S02_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S02_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_PLP_S_AXI_DATA_H2C_03" DATAWIDTH="32" NAME="S03_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S03_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S03_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S03_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S03_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S03_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S03_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S03_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S03_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S03_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S03_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="smartconn_data_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="smartconn_data_0_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="smartconn_data_0_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M02_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M02_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M02_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M02_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M02_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M02_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M02_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="smartconn_data_0_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="39"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M03_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M03_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="smartconn_data_0_M04_AXI" DATAWIDTH="64" NAME="M04_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="300000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="13"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="128"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="pfm_dynamic_dma_pcie_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="SLR_ASSIGNMENT"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M04_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M04_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M04_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M04_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M04_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M04_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M04_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M04_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M04_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M04_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M04_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M04_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M04_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M04_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M04_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M04_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M04_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
