{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "from magma import *\n",
      "import os\n",
      "os.environ[\"MANTLE\"] = os.getenv(\"MANTLE\", \"coreir\")\n",
      "from mantle import *\n",
      "import mantle.common.operator\n",
      "\n",
      "\n",
      "@cache_definition\n",
      "def DefineSilicaMux(height, width):\n",
      "    if \"one-hot\" == \"one-hot\":\n",
      "        if width is None:\n",
      "            T = Bit\n",
      "        else:\n",
      "            T = Bits(width)\n",
      "        inputs = []\n",
      "        for i in range(height):\n",
      "            inputs += [f\"I{i}\", In(T)]\n",
      "        class OneHotMux(Circuit):\n",
      "            name = \"SilicaOneHotMux{}{}\".format(height, width)\n",
      "            IO = inputs + [\"S\", In(Bits(height)), \"O\", Out(T)]\n",
      "            @classmethod\n",
      "            def definition(io):\n",
      "                or_ = Or(height, width)\n",
      "                wire(io.O, or_.O)\n",
      "                for i in range(height):\n",
      "                    and_ = And(2, width)\n",
      "                    wire(and_.I0, getattr(io, f\"I{i}\"))\n",
      "                    if width is not None:\n",
      "                        for j in range(width):\n",
      "                            wire(and_.I1[j], io.S[i])\n",
      "                    else:\n",
      "                        wire(and_.I1, io.S[i])\n",
      "                    wire(getattr(or_, f\"I{i}\"), and_.O)\n",
      "        return OneHotMux\n",
      "    else:\n",
      "        raise NotImplementedError()\n",
      "\n",
      "\n",
      "Fifo = DefineCircuit(\"Fifo\", \"rdata\", Out(Bits(4)), \"empty\", Out(Bit), \"full\", Out(Bit), \"wdata\", In(Bits(4)), \"wen\", In(Bit), \"ren\", In(Bit), *ClockInterface(has_ce=False))\n",
      "Buffer = DefineCircuit(\"__silica_BufferFifo\", \"I\", In(Bits(8)), \"O\", Out(Bits(8)))\n",
      "wire(Buffer.I, Buffer.O)\n",
      "EndDefine()\n",
      "__silica_path_state = Buffer()\n",
      "\n",
      "import types\n",
      "def generate_fsm_mux(next, width, reg, path_state, output=False):\n",
      "    if hasattr(width, \"__len__\"):  # Hack to check for tuple since magma overrides it\n",
      "        filtered_next = []\n",
      "        for curr, state in next:\n",
      "            if curr[0] is None:\n",
      "                assert all(not x for x in curr)\n",
      "            else:\n",
      "                filtered_next.append((curr, state))\n",
      "        if len(filtered_next) == 2:\n",
      "            muxs = [DefineMux(2, width[1])() for _ in range(width[0])]\n",
      "        else:\n",
      "            mux = DefineSilicaMux(len(filtered_next), width[1])()\n",
      "        wire(mux.O, reg.wdata)\n",
      "        CES = []\n",
      "        for i, (input_, state) in enumerate(filtered_next):\n",
      "            curr = list(filter(lambda x: x, curr))\n",
      "            for j, input_ in enumerate(input_):\n",
      "                if isinstance(input_, list):\n",
      "                    input_ = bits(input_)\n",
      "                wire(getattr(muxs[j], f\"I{i}\"), input_)\n",
      "                if len(filtered_next) == 2:\n",
      "                    if i == 0:\n",
      "                        wire(muxs[j].S, path_state.O[state])\n",
      "                else:\n",
      "                    wire(muxs[j].S[i], path_state.O[state])\n",
      "            CES.append(path_state.O[state])\n",
      "        if len(CES) == 1:\n",
      "            wire(CES[0], reg.wen)\n",
      "    else:\n",
      "        mux = DefineSilicaMux(len(next), width)()\n",
      "        if output:\n",
      "            wire(mux.O, reg)\n",
      "        else:\n",
      "            wire(mux.O, reg.I)\n",
      "        for i, (input_, state) in enumerate(next):\n",
      "            if isinstance(input_, list):\n",
      "                input_ = bits(input_)\n",
      "            wire(getattr(mux, f\"I{i}\"), input_)\n",
      "            wire(mux.S[state], path_state.O[state])\n",
      "__silica_yield_state = Register(2, init=1, has_ce=False)\n",
      "\n",
      "wireclock(Fifo, __silica_yield_state)\n",
      "wire(bits(1 << 1, 2), __silica_yield_state.I)\n",
      "wdata = Fifo.wdata\n",
      "wen = Fifo.wen\n",
      "ren = Fifo.ren\n",
      "next_full = DFF(has_ce=False, name=\"next_full\", init=0)\n",
      "wireclock(Fifo, next_full)\n",
      "next_full_next = []\n",
      "memory = DefineCoreirMem(4, 4)()\n",
      "memory_next = []\n",
      "memory_next_0_tmp = [None for _ in range(4)]\n",
      "memory_next_1_tmp = [None for _ in range(4)]\n",
      "memory_next_2_tmp = [None for _ in range(4)]\n",
      "memory_next_3_tmp = [None for _ in range(4)]\n",
      "memory_next_4_tmp = [None for _ in range(4)]\n",
      "memory_next_5_tmp = [None for _ in range(4)]\n",
      "memory_next_6_tmp = [None for _ in range(4)]\n",
      "memory_next_7_tmp = [None for _ in range(4)]\n",
      "next_empty = DFF(has_ce=False, name=\"next_empty\", init=1)\n",
      "wireclock(Fifo, next_empty)\n",
      "next_empty_next = []\n",
      "waddr = Register(2, has_ce=False)\n",
      "wireclock(Fifo, waddr)\n",
      "waddr_next = []\n",
      "raddr = Register(2, has_ce=False)\n",
      "wireclock(Fifo, raddr)\n",
      "raddr_next = []\n",
      "rdata_output = []\n",
      "empty_output = []\n",
      "full_output = []\n",
      "next_full_next_0_tmp = next_full.O\n",
      "next_empty_next_0_tmp = next_empty.O\n",
      "waddr_next_0_tmp = [waddr.O[__silica_i] for __silica_i in range(2)]\n",
      "raddr_next_0_tmp = [raddr.O[__silica_i] for __silica_i in range(2)]\n",
      "full_0_tmp = next_full.O\n",
      "empty_0_tmp = next_empty.O\n",
      "rdata_0_tmp = memory.rdata\n",
      "__silica_cond_0 = and_(wen, not_(full_0_tmp))\n",
      "None\n",
      "waddr_next_0_tmp = add(waddr.O, uint(1, 2))\n",
      "next_full_next_0_tmp = eq(raddr.O, waddr_next_0_tmp)\n",
      "next_empty_next_0_tmp = bit(False)\n",
      "__silica_cond_1 = and_(ren, not_(empty_0_tmp))\n",
      "raddr_next_0_tmp = add(raddr.O, uint(1, 2))\n",
      "next_empty_next_0_tmp = eq(raddr_next_0_tmp, waddr_next_0_tmp)\n",
      "next_full_next_0_tmp = bit(False)\n",
      "next_full_next.append((next_full_next_0_tmp, 0))\n",
      "memory_next.append((memory_next_0_tmp, 0))\n",
      "next_empty_next.append((next_empty_next_0_tmp, 0))\n",
      "waddr_next.append((waddr_next_0_tmp, 0))\n",
      "raddr_next.append((raddr_next_0_tmp, 0))\n",
      "rdata_output.append((rdata_0_tmp, 0))\n",
      "empty_output.append((empty_0_tmp, 0))\n",
      "full_output.append((full_0_tmp, 0))\n",
      "wire(__silica_path_state.I[0], and_(__silica_yield_state.O[0], __silica_cond_0, __silica_cond_1))\n",
      "next_full_next_1_tmp = next_full.O\n",
      "next_empty_next_1_tmp = next_empty.O\n",
      "waddr_next_1_tmp = [waddr.O[__silica_i] for __silica_i in range(2)]\n",
      "raddr_next_1_tmp = [raddr.O[__silica_i] for __silica_i in range(2)]\n",
      "full_1_tmp = next_full.O\n",
      "empty_1_tmp = next_empty.O\n",
      "rdata_1_tmp = memory.rdata\n",
      "__silica_cond_2 = and_(wen, not_(full_1_tmp))\n",
      "None\n",
      "waddr_next_1_tmp = add(waddr.O, uint(1, 2))\n",
      "next_full_next_1_tmp = eq(raddr.O, waddr_next_1_tmp)\n",
      "next_empty_next_1_tmp = bit(False)\n",
      "__silica_cond_3 = not_(and_(ren, not_(empty_1_tmp)))\n",
      "next_full_next.append((next_full_next_1_tmp, 1))\n",
      "memory_next.append((memory_next_1_tmp, 1))\n",
      "next_empty_next.append((next_empty_next_1_tmp, 1))\n",
      "waddr_next.append((waddr_next_1_tmp, 1))\n",
      "raddr_next.append((raddr_next_1_tmp, 1))\n",
      "rdata_output.append((rdata_1_tmp, 1))\n",
      "empty_output.append((empty_1_tmp, 1))\n",
      "full_output.append((full_1_tmp, 1))\n",
      "wire(__silica_path_state.I[1], and_(__silica_yield_state.O[0], __silica_cond_2, __silica_cond_3))\n",
      "next_full_next_2_tmp = next_full.O\n",
      "next_empty_next_2_tmp = next_empty.O\n",
      "waddr_next_2_tmp = [waddr.O[__silica_i] for __silica_i in range(2)]\n",
      "raddr_next_2_tmp = [raddr.O[__silica_i] for __silica_i in range(2)]\n",
      "full_2_tmp = next_full.O\n",
      "empty_2_tmp = next_empty.O\n",
      "rdata_2_tmp = memory.rdata\n",
      "__silica_cond_4 = not_(and_(wen, not_(full_2_tmp)))\n",
      "__silica_cond_5 = and_(ren, not_(empty_2_tmp))\n",
      "raddr_next_2_tmp = add(raddr.O, uint(1, 2))\n",
      "next_empty_next_2_tmp = eq(raddr_next_2_tmp, waddr.O)\n",
      "next_full_next_2_tmp = bit(False)\n",
      "next_full_next.append((next_full_next_2_tmp, 2))\n",
      "memory_next.append((memory_next_2_tmp, 2))\n",
      "next_empty_next.append((next_empty_next_2_tmp, 2))\n",
      "waddr_next.append((waddr_next_2_tmp, 2))\n",
      "raddr_next.append((raddr_next_2_tmp, 2))\n",
      "rdata_output.append((rdata_2_tmp, 2))\n",
      "empty_output.append((empty_2_tmp, 2))\n",
      "full_output.append((full_2_tmp, 2))\n",
      "wire(__silica_path_state.I[2], and_(__silica_yield_state.O[0], __silica_cond_4, __silica_cond_5))\n",
      "next_full_next_3_tmp = next_full.O\n",
      "next_empty_next_3_tmp = next_empty.O\n",
      "waddr_next_3_tmp = [waddr.O[__silica_i] for __silica_i in range(2)]\n",
      "raddr_next_3_tmp = [raddr.O[__silica_i] for __silica_i in range(2)]\n",
      "full_3_tmp = next_full.O\n",
      "empty_3_tmp = next_empty.O\n",
      "rdata_3_tmp = memory.rdata\n",
      "__silica_cond_6 = not_(and_(wen, not_(full_3_tmp)))\n",
      "__silica_cond_7 = not_(and_(ren, not_(empty_3_tmp)))\n",
      "next_full_next.append((next_full_next_3_tmp, 3))\n",
      "memory_next.append((memory_next_3_tmp, 3))\n",
      "next_empty_next.append((next_empty_next_3_tmp, 3))\n",
      "waddr_next.append((waddr_next_3_tmp, 3))\n",
      "raddr_next.append((raddr_next_3_tmp, 3))\n",
      "rdata_output.append((rdata_3_tmp, 3))\n",
      "empty_output.append((empty_3_tmp, 3))\n",
      "full_output.append((full_3_tmp, 3))\n",
      "wire(__silica_path_state.I[3], and_(__silica_yield_state.O[0], __silica_cond_6, __silica_cond_7))\n",
      "next_full_next_4_tmp = next_full.O\n",
      "next_empty_next_4_tmp = next_empty.O\n",
      "waddr_next_4_tmp = [waddr.O[__silica_i] for __silica_i in range(2)]\n",
      "raddr_next_4_tmp = [raddr.O[__silica_i] for __silica_i in range(2)]\n",
      "full_4_tmp = next_full.O\n",
      "empty_4_tmp = next_empty.O\n",
      "rdata_4_tmp = memory.rdata\n",
      "__silica_cond_8 = and_(wen, not_(full_4_tmp))\n",
      "None\n",
      "waddr_next_4_tmp = add(waddr.O, uint(1, 2))\n",
      "next_full_next_4_tmp = eq(raddr.O, waddr_next_4_tmp)\n",
      "next_empty_next_4_tmp = bit(False)\n",
      "__silica_cond_9 = and_(ren, not_(empty_4_tmp))\n",
      "raddr_next_4_tmp = add(raddr.O, uint(1, 2))\n",
      "next_empty_next_4_tmp = eq(raddr_next_4_tmp, waddr_next_4_tmp)\n",
      "next_full_next_4_tmp = bit(False)\n",
      "next_full_next.append((next_full_next_4_tmp, 4))\n",
      "memory_next.append((memory_next_4_tmp, 4))\n",
      "next_empty_next.append((next_empty_next_4_tmp, 4))\n",
      "waddr_next.append((waddr_next_4_tmp, 4))\n",
      "raddr_next.append((raddr_next_4_tmp, 4))\n",
      "rdata_output.append((rdata_4_tmp, 4))\n",
      "empty_output.append((empty_4_tmp, 4))\n",
      "full_output.append((full_4_tmp, 4))\n",
      "wire(__silica_path_state.I[4], and_(__silica_yield_state.O[1], __silica_cond_8, __silica_cond_9))\n",
      "next_full_next_5_tmp = next_full.O\n",
      "next_empty_next_5_tmp = next_empty.O\n",
      "waddr_next_5_tmp = [waddr.O[__silica_i] for __silica_i in range(2)]\n",
      "raddr_next_5_tmp = [raddr.O[__silica_i] for __silica_i in range(2)]\n",
      "full_5_tmp = next_full.O\n",
      "empty_5_tmp = next_empty.O\n",
      "rdata_5_tmp = memory.rdata\n",
      "__silica_cond_10 = and_(wen, not_(full_5_tmp))\n",
      "None\n",
      "waddr_next_5_tmp = add(waddr.O, uint(1, 2))\n",
      "next_full_next_5_tmp = eq(raddr.O, waddr_next_5_tmp)\n",
      "next_empty_next_5_tmp = bit(False)\n",
      "__silica_cond_11 = not_(and_(ren, not_(empty_5_tmp)))\n",
      "next_full_next.append((next_full_next_5_tmp, 5))\n",
      "memory_next.append((memory_next_5_tmp, 5))\n",
      "next_empty_next.append((next_empty_next_5_tmp, 5))\n",
      "waddr_next.append((waddr_next_5_tmp, 5))\n",
      "raddr_next.append((raddr_next_5_tmp, 5))\n",
      "rdata_output.append((rdata_5_tmp, 5))\n",
      "empty_output.append((empty_5_tmp, 5))\n",
      "full_output.append((full_5_tmp, 5))\n",
      "wire(__silica_path_state.I[5], and_(__silica_yield_state.O[1], __silica_cond_10, __silica_cond_11))\n",
      "next_full_next_6_tmp = next_full.O\n",
      "next_empty_next_6_tmp = next_empty.O\n",
      "waddr_next_6_tmp = [waddr.O[__silica_i] for __silica_i in range(2)]\n",
      "raddr_next_6_tmp = [raddr.O[__silica_i] for __silica_i in range(2)]\n",
      "full_6_tmp = next_full.O\n",
      "empty_6_tmp = next_empty.O\n",
      "rdata_6_tmp = memory.rdata\n",
      "__silica_cond_12 = not_(and_(wen, not_(full_6_tmp)))\n",
      "__silica_cond_13 = and_(ren, not_(empty_6_tmp))\n",
      "raddr_next_6_tmp = add(raddr.O, uint(1, 2))\n",
      "next_empty_next_6_tmp = eq(raddr_next_6_tmp, waddr.O)\n",
      "next_full_next_6_tmp = bit(False)\n",
      "next_full_next.append((next_full_next_6_tmp, 6))\n",
      "memory_next.append((memory_next_6_tmp, 6))\n",
      "next_empty_next.append((next_empty_next_6_tmp, 6))\n",
      "waddr_next.append((waddr_next_6_tmp, 6))\n",
      "raddr_next.append((raddr_next_6_tmp, 6))\n",
      "rdata_output.append((rdata_6_tmp, 6))\n",
      "empty_output.append((empty_6_tmp, 6))\n",
      "full_output.append((full_6_tmp, 6))\n",
      "wire(__silica_path_state.I[6], and_(__silica_yield_state.O[1], __silica_cond_12, __silica_cond_13))\n",
      "next_full_next_7_tmp = next_full.O\n",
      "next_empty_next_7_tmp = next_empty.O\n",
      "waddr_next_7_tmp = [waddr.O[__silica_i] for __silica_i in range(2)]\n",
      "raddr_next_7_tmp = [raddr.O[__silica_i] for __silica_i in range(2)]\n",
      "full_7_tmp = next_full.O\n",
      "empty_7_tmp = next_empty.O\n",
      "rdata_7_tmp = memory.rdata\n",
      "__silica_cond_14 = not_(and_(wen, not_(full_7_tmp)))\n",
      "__silica_cond_15 = not_(and_(ren, not_(empty_7_tmp)))\n",
      "next_full_next.append((next_full_next_7_tmp, 7))\n",
      "memory_next.append((memory_next_7_tmp, 7))\n",
      "next_empty_next.append((next_empty_next_7_tmp, 7))\n",
      "waddr_next.append((waddr_next_7_tmp, 7))\n",
      "raddr_next.append((raddr_next_7_tmp, 7))\n",
      "rdata_output.append((rdata_7_tmp, 7))\n",
      "empty_output.append((empty_7_tmp, 7))\n",
      "full_output.append((full_7_tmp, 7))\n",
      "wire(__silica_path_state.I[7], and_(__silica_yield_state.O[1], __silica_cond_14, __silica_cond_15))\n",
      "wire(memory.raddr, (raddr).O)\n",
      "wire(memory.waddr, waddr.O)\n",
      "wire(memory.wdata, wdata)\n",
      "wire(memory.wen, or_(__silica_path_state.O[0], __silica_path_state.O[1], __silica_path_state.O[4], __silica_path_state.O[5]))\n",
      "generate_fsm_mux(next_full_next, None, next_full, __silica_path_state)\n",
      "generate_fsm_mux(next_empty_next, None, next_empty, __silica_path_state)\n",
      "generate_fsm_mux(waddr_next, 2, waddr, __silica_path_state)\n",
      "generate_fsm_mux(raddr_next, 2, raddr, __silica_path_state)\n",
      "generate_fsm_mux(rdata_output, 4, Fifo.rdata, __silica_path_state, output=True)\n",
      "generate_fsm_mux(empty_output, None, Fifo.empty, __silica_path_state, output=True)\n",
      "generate_fsm_mux(full_output, None, Fifo.full, __silica_path_state, output=True)\n",
      "EndDefine()\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "os.environ[\"MANTLE\"] = \"coreir\"\n",
    "import silica as si\n",
    "import magma as m\n",
    "from silica import bits, add, uint, list\n",
    "from magma.testing.coroutine import check\n",
    "\n",
    "\n",
    "@si.coroutine(inputs={\"wdata\": si.Bits(4), \"wen\": si.Bit, \"ren\": si.Bit})\n",
    "def CombFifo():\n",
    "    memory = list(bits(0, 4) for i in range(4))\n",
    "    raddr = uint(0, 3)\n",
    "    waddr = uint(0, 3)\n",
    "    wdata, wen, ren = yield\n",
    "    while True:\n",
    "        empty = waddr == raddr\n",
    "        # full = (waddr[1:0] == raddr[1:0]) & (waddr[2] == ~raddr[2])\n",
    "        full = and_(and_(waddr[1] == raddr[1], waddr[0] == raddr[0]), waddr[2] != raddr[2])\n",
    "        rdata = memory[raddr[:2]]\n",
    "        if wen and not full:\n",
    "            memory[waddr[:2]] = wdata\n",
    "            waddr = waddr + 1\n",
    "        if ren and not empty:\n",
    "            raddr = raddr + 1\n",
    "        wdata, wen, ren = yield rdata, empty, full\n",
    "\n",
    "@si.coroutine(inputs={\"wdata\": si.Bits(4), \"wen\": si.Bit, \"ren\": si.Bit})\n",
    "def Fifo():\n",
    "    memory = list(bits(0, 4) for i in range(4))\n",
    "    # memory = create_memory(4, 4)\n",
    "    raddr = uint(0, 2)\n",
    "    waddr = uint(0, 2)\n",
    "    next_empty = True\n",
    "    next_full  = False\n",
    "    wdata, wen, ren = yield\n",
    "    while True:\n",
    "        full = next_full\n",
    "        empty = next_empty\n",
    "        rdata = memory[raddr]\n",
    "        if wen and not full:\n",
    "            memory[waddr] = wdata\n",
    "            waddr = waddr + 1\n",
    "            next_full = raddr == waddr\n",
    "            next_empty = False\n",
    "        if ren and not empty:\n",
    "            raddr = raddr + 1\n",
    "            next_empty = raddr == waddr\n",
    "            next_full = False\n",
    "        wdata, wen, ren = yield rdata, empty, full\n",
    "        \n",
    "fifo = si.compile(Fifo(), file_name=\"build/silica_fifo.py\")\n",
    "with open(\"build/silica_fifo.py\", \"r\") as magma_file:\n",
    "    print(magma_file.read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Fifo = DefineCircuit(\"Fifo\", \"rdata\", Out(Bits(4)), \"empty\", Out(Bit), \"full\", Out(Bit), \"wdata\", In(Bits(4)), \"wen\", In(Bit), \"ren\", In(Bit), \"CLK\", In(Clock))\n",
      "inst0 = __silica_BufferFifo()\n",
      "inst1 = Register2_0001()\n",
      "next_full = DFF_init0_has_ceFalse_has_resetFalse(name=\"next_full\")\n",
      "inst3 = coreir_mem4x4()\n",
      "next_empty = DFF_init1_has_ceFalse_has_resetFalse(name=\"next_empty\")\n",
      "inst5 = Register2()\n",
      "inst6 = Register2()\n",
      "inst7 = not()\n",
      "inst8 = and_wrapped()\n",
      "inst9 = Add2()\n",
      "inst10 = EQ2()\n",
      "inst11 = not()\n",
      "inst12 = and_wrapped()\n",
      "inst13 = Add2()\n",
      "inst14 = EQ2()\n",
      "inst15 = And3xNone()\n",
      "inst16 = not()\n",
      "inst17 = and_wrapped()\n",
      "inst18 = Add2()\n",
      "inst19 = EQ2()\n",
      "inst20 = not()\n",
      "inst21 = and_wrapped()\n",
      "inst22 = not()\n",
      "inst23 = And3xNone()\n",
      "inst24 = not()\n",
      "inst25 = and_wrapped()\n",
      "inst26 = not()\n",
      "inst27 = not()\n",
      "inst28 = and_wrapped()\n",
      "inst29 = Add2()\n",
      "inst30 = EQ2()\n",
      "inst31 = And3xNone()\n",
      "inst32 = not()\n",
      "inst33 = and_wrapped()\n",
      "inst34 = not()\n",
      "inst35 = not()\n",
      "inst36 = and_wrapped()\n",
      "inst37 = not()\n",
      "inst38 = And3xNone()\n",
      "inst39 = not()\n",
      "inst40 = and_wrapped()\n",
      "inst41 = Add2()\n",
      "inst42 = EQ2()\n",
      "inst43 = not()\n",
      "inst44 = and_wrapped()\n",
      "inst45 = Add2()\n",
      "inst46 = EQ2()\n",
      "inst47 = And3xNone()\n",
      "inst48 = not()\n",
      "inst49 = and_wrapped()\n",
      "inst50 = Add2()\n",
      "inst51 = EQ2()\n",
      "inst52 = not()\n",
      "inst53 = and_wrapped()\n",
      "inst54 = not()\n",
      "inst55 = And3xNone()\n",
      "inst56 = not()\n",
      "inst57 = and_wrapped()\n",
      "inst58 = not()\n",
      "inst59 = not()\n",
      "inst60 = and_wrapped()\n",
      "inst61 = Add2()\n",
      "inst62 = EQ2()\n",
      "inst63 = And3xNone()\n",
      "inst64 = not()\n",
      "inst65 = and_wrapped()\n",
      "inst66 = not()\n",
      "inst67 = not()\n",
      "inst68 = and_wrapped()\n",
      "inst69 = not()\n",
      "inst70 = And3xNone()\n",
      "inst71 = Or4xNone()\n",
      "inst72 = SilicaOneHotMux8None()\n",
      "inst73 = SilicaOneHotMux8None()\n",
      "inst74 = SilicaOneHotMux82()\n",
      "inst75 = SilicaOneHotMux82()\n",
      "inst76 = SilicaOneHotMux84()\n",
      "inst77 = SilicaOneHotMux8None()\n",
      "inst78 = SilicaOneHotMux8None()\n",
      "wire(inst15.O, inst0.I[0])\n",
      "wire(inst23.O, inst0.I[1])\n",
      "wire(inst31.O, inst0.I[2])\n",
      "wire(inst38.O, inst0.I[3])\n",
      "wire(inst47.O, inst0.I[4])\n",
      "wire(inst55.O, inst0.I[5])\n",
      "wire(inst63.O, inst0.I[6])\n",
      "wire(inst70.O, inst0.I[7])\n",
      "wire(0, inst1.I[0])\n",
      "wire(1, inst1.I[1])\n",
      "wire(None, inst1.CLK)\n",
      "wire(inst72.O, next_full.I)\n",
      "wire(None, next_full.CLK)\n",
      "wire(inst6.O, inst3.raddr)\n",
      "wire(inst5.O, inst3.waddr)\n",
      "wire(Fifo.wdata, inst3.wdata)\n",
      "wire(None, inst3.clk)\n",
      "wire(inst71.O, inst3.wen)\n",
      "wire(inst73.O, next_empty.I)\n",
      "wire(None, next_empty.CLK)\n",
      "wire(inst74.O, inst5.I)\n",
      "wire(None, inst5.CLK)\n",
      "wire(inst75.O, inst6.I)\n",
      "wire(None, inst6.CLK)\n",
      "wire(next_full.O, inst7.in)\n",
      "wire(Fifo.wen, inst8.I0)\n",
      "wire(inst7.out, inst8.I1)\n",
      "wire(inst5.O, inst9.I0)\n",
      "wire(1, inst9.I1[0])\n",
      "wire(0, inst9.I1[1])\n",
      "wire(inst6.O, inst10.I0)\n",
      "wire(inst9.O, inst10.I1)\n",
      "wire(next_empty.O, inst11.in)\n",
      "wire(Fifo.ren, inst12.I0)\n",
      "wire(inst11.out, inst12.I1)\n",
      "wire(inst6.O, inst13.I0)\n",
      "wire(1, inst13.I1[0])\n",
      "wire(0, inst13.I1[1])\n",
      "wire(inst13.O, inst14.I0)\n",
      "wire(inst9.O, inst14.I1)\n",
      "wire(inst1.O[0], inst15.I0)\n",
      "wire(inst8.O, inst15.I1)\n",
      "wire(inst12.O, inst15.I2)\n",
      "wire(next_full.O, inst16.in)\n",
      "wire(Fifo.wen, inst17.I0)\n",
      "wire(inst16.out, inst17.I1)\n",
      "wire(inst5.O, inst18.I0)\n",
      "wire(1, inst18.I1[0])\n",
      "wire(0, inst18.I1[1])\n",
      "wire(inst6.O, inst19.I0)\n",
      "wire(inst18.O, inst19.I1)\n",
      "wire(next_empty.O, inst20.in)\n",
      "wire(Fifo.ren, inst21.I0)\n",
      "wire(inst20.out, inst21.I1)\n",
      "wire(inst21.O, inst22.in)\n",
      "wire(inst1.O[0], inst23.I0)\n",
      "wire(inst17.O, inst23.I1)\n",
      "wire(inst22.out, inst23.I2)\n",
      "wire(next_full.O, inst24.in)\n",
      "wire(Fifo.wen, inst25.I0)\n",
      "wire(inst24.out, inst25.I1)\n",
      "wire(inst25.O, inst26.in)\n",
      "wire(next_empty.O, inst27.in)\n",
      "wire(Fifo.ren, inst28.I0)\n",
      "wire(inst27.out, inst28.I1)\n",
      "wire(inst6.O, inst29.I0)\n",
      "wire(1, inst29.I1[0])\n",
      "wire(0, inst29.I1[1])\n",
      "wire(inst29.O, inst30.I0)\n",
      "wire(inst5.O, inst30.I1)\n",
      "wire(inst1.O[0], inst31.I0)\n",
      "wire(inst26.out, inst31.I1)\n",
      "wire(inst28.O, inst31.I2)\n",
      "wire(next_full.O, inst32.in)\n",
      "wire(Fifo.wen, inst33.I0)\n",
      "wire(inst32.out, inst33.I1)\n",
      "wire(inst33.O, inst34.in)\n",
      "wire(next_empty.O, inst35.in)\n",
      "wire(Fifo.ren, inst36.I0)\n",
      "wire(inst35.out, inst36.I1)\n",
      "wire(inst36.O, inst37.in)\n",
      "wire(inst1.O[0], inst38.I0)\n",
      "wire(inst34.out, inst38.I1)\n",
      "wire(inst37.out, inst38.I2)\n",
      "wire(next_full.O, inst39.in)\n",
      "wire(Fifo.wen, inst40.I0)\n",
      "wire(inst39.out, inst40.I1)\n",
      "wire(inst5.O, inst41.I0)\n",
      "wire(1, inst41.I1[0])\n",
      "wire(0, inst41.I1[1])\n",
      "wire(inst6.O, inst42.I0)\n",
      "wire(inst41.O, inst42.I1)\n",
      "wire(next_empty.O, inst43.in)\n",
      "wire(Fifo.ren, inst44.I0)\n",
      "wire(inst43.out, inst44.I1)\n",
      "wire(inst6.O, inst45.I0)\n",
      "wire(1, inst45.I1[0])\n",
      "wire(0, inst45.I1[1])\n",
      "wire(inst45.O, inst46.I0)\n",
      "wire(inst41.O, inst46.I1)\n",
      "wire(inst1.O[1], inst47.I0)\n",
      "wire(inst40.O, inst47.I1)\n",
      "wire(inst44.O, inst47.I2)\n",
      "wire(next_full.O, inst48.in)\n",
      "wire(Fifo.wen, inst49.I0)\n",
      "wire(inst48.out, inst49.I1)\n",
      "wire(inst5.O, inst50.I0)\n",
      "wire(1, inst50.I1[0])\n",
      "wire(0, inst50.I1[1])\n",
      "wire(inst6.O, inst51.I0)\n",
      "wire(inst50.O, inst51.I1)\n",
      "wire(next_empty.O, inst52.in)\n",
      "wire(Fifo.ren, inst53.I0)\n",
      "wire(inst52.out, inst53.I1)\n",
      "wire(inst53.O, inst54.in)\n",
      "wire(inst1.O[1], inst55.I0)\n",
      "wire(inst49.O, inst55.I1)\n",
      "wire(inst54.out, inst55.I2)\n",
      "wire(next_full.O, inst56.in)\n",
      "wire(Fifo.wen, inst57.I0)\n",
      "wire(inst56.out, inst57.I1)\n",
      "wire(inst57.O, inst58.in)\n",
      "wire(next_empty.O, inst59.in)\n",
      "wire(Fifo.ren, inst60.I0)\n",
      "wire(inst59.out, inst60.I1)\n",
      "wire(inst6.O, inst61.I0)\n",
      "wire(1, inst61.I1[0])\n",
      "wire(0, inst61.I1[1])\n",
      "wire(inst61.O, inst62.I0)\n",
      "wire(inst5.O, inst62.I1)\n",
      "wire(inst1.O[1], inst63.I0)\n",
      "wire(inst58.out, inst63.I1)\n",
      "wire(inst60.O, inst63.I2)\n",
      "wire(next_full.O, inst64.in)\n",
      "wire(Fifo.wen, inst65.I0)\n",
      "wire(inst64.out, inst65.I1)\n",
      "wire(inst65.O, inst66.in)\n",
      "wire(next_empty.O, inst67.in)\n",
      "wire(Fifo.ren, inst68.I0)\n",
      "wire(inst67.out, inst68.I1)\n",
      "wire(inst68.O, inst69.in)\n",
      "wire(inst1.O[1], inst70.I0)\n",
      "wire(inst66.out, inst70.I1)\n",
      "wire(inst69.out, inst70.I2)\n",
      "wire(inst0.O[0], inst71.I0)\n",
      "wire(inst0.O[1], inst71.I1)\n",
      "wire(inst0.O[4], inst71.I2)\n",
      "wire(inst0.O[5], inst71.I3)\n",
      "wire(0, inst72.I0)\n",
      "wire(inst19.O, inst72.I1)\n",
      "wire(0, inst72.I2)\n",
      "wire(next_full.O, inst72.I3)\n",
      "wire(0, inst72.I4)\n",
      "wire(inst51.O, inst72.I5)\n",
      "wire(0, inst72.I6)\n",
      "wire(next_full.O, inst72.I7)\n",
      "wire(inst0.O, inst72.S)\n",
      "wire(inst14.O, inst73.I0)\n",
      "wire(0, inst73.I1)\n",
      "wire(inst30.O, inst73.I2)\n",
      "wire(next_empty.O, inst73.I3)\n",
      "wire(inst46.O, inst73.I4)\n",
      "wire(0, inst73.I5)\n",
      "wire(inst62.O, inst73.I6)\n",
      "wire(next_empty.O, inst73.I7)\n",
      "wire(inst0.O, inst73.S)\n",
      "wire(inst9.O, inst74.I0)\n",
      "wire(inst18.O, inst74.I1)\n",
      "wire(inst5.O, inst74.I2)\n",
      "wire(inst5.O, inst74.I3)\n",
      "wire(inst41.O, inst74.I4)\n",
      "wire(inst50.O, inst74.I5)\n",
      "wire(inst5.O, inst74.I6)\n",
      "wire(inst5.O, inst74.I7)\n",
      "wire(inst0.O, inst74.S)\n",
      "wire(inst13.O, inst75.I0)\n",
      "wire(inst6.O, inst75.I1)\n",
      "wire(inst29.O, inst75.I2)\n",
      "wire(inst6.O, inst75.I3)\n",
      "wire(inst45.O, inst75.I4)\n",
      "wire(inst6.O, inst75.I5)\n",
      "wire(inst61.O, inst75.I6)\n",
      "wire(inst6.O, inst75.I7)\n",
      "wire(inst0.O, inst75.S)\n",
      "wire(inst3.rdata, inst76.I0)\n",
      "wire(inst3.rdata, inst76.I1)\n",
      "wire(inst3.rdata, inst76.I2)\n",
      "wire(inst3.rdata, inst76.I3)\n",
      "wire(inst3.rdata, inst76.I4)\n",
      "wire(inst3.rdata, inst76.I5)\n",
      "wire(inst3.rdata, inst76.I6)\n",
      "wire(inst3.rdata, inst76.I7)\n",
      "wire(inst0.O, inst76.S)\n",
      "wire(next_empty.O, inst77.I0)\n",
      "wire(next_empty.O, inst77.I1)\n",
      "wire(next_empty.O, inst77.I2)\n",
      "wire(next_empty.O, inst77.I3)\n",
      "wire(next_empty.O, inst77.I4)\n",
      "wire(next_empty.O, inst77.I5)\n",
      "wire(next_empty.O, inst77.I6)\n",
      "wire(next_empty.O, inst77.I7)\n",
      "wire(inst0.O, inst77.S)\n",
      "wire(next_full.O, inst78.I0)\n",
      "wire(next_full.O, inst78.I1)\n",
      "wire(next_full.O, inst78.I2)\n",
      "wire(next_full.O, inst78.I3)\n",
      "wire(next_full.O, inst78.I4)\n",
      "wire(next_full.O, inst78.I5)\n",
      "wire(next_full.O, inst78.I6)\n",
      "wire(next_full.O, inst78.I7)\n",
      "wire(inst0.O, inst78.S)\n",
      "wire(inst76.O, Fifo.rdata)\n",
      "wire(inst77.O, Fifo.empty)\n",
      "wire(inst78.O, Fifo.full)\n",
      "EndCircuit()\n"
     ]
    }
   ],
   "source": [
    "print(repr(fifo))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Passed!\n"
     ]
    }
   ],
   "source": [
    "expected_trace = [\n",
    "        {'wdata': 1, 'wen': 0, 'ren': 1, 'rdata': 0, 'full': False, 'empty': True, 'memory': [0, 0, 0, 0], 'raddr': 0, 'waddr': 0},\n",
    "        {'wdata': 2, 'wen': 1, 'ren': 0, 'rdata': 0, 'full': False, 'empty': True, 'memory': [2, 0, 0, 0], 'raddr': 0, 'waddr': 1},\n",
    "        {'wdata': 3, 'wen': 1, 'ren': 1, 'rdata': 2, 'full': False, 'empty': False, 'memory': [2, 3, 0, 0], 'raddr': 1, 'waddr': 2},\n",
    "        {'wdata': 4, 'wen': 1, 'ren': 0, 'rdata': 3, 'full': False, 'empty': False, 'memory': [2, 3, 4, 0], 'raddr': 1, 'waddr': 3},\n",
    "        {'wdata': 5, 'wen': 0, 'ren': 1, 'rdata': 3, 'full': False, 'empty': False, 'memory': [2, 3, 4, 0], 'raddr': 2, 'waddr': 3},\n",
    "        {'wdata': 6, 'wen': 0, 'ren': 1, 'rdata': 4, 'full': False, 'empty': False, 'memory': [2, 3, 4, 0], 'raddr': 3, 'waddr': 3},\n",
    "        {'wdata': 7, 'wen': 1, 'ren': 0, 'rdata': 0, 'full': False, 'empty': True, 'memory': [2, 3, 4, 7], 'raddr': 3, 'waddr': 0},\n",
    "        {'wdata': 8, 'wen': 0, 'ren': 1, 'rdata': 7, 'full': False, 'empty': False, 'memory': [2, 3, 4, 7], 'raddr': 0, 'waddr': 0},\n",
    "        {'wdata': 9, 'wen': 1, 'ren': 1, 'rdata': 2, 'full': False, 'empty': True, 'memory': [9, 3, 4, 7], 'raddr': 0, 'waddr': 1},\n",
    "        {'wdata': 10, 'wen': 1, 'ren': 0, 'rdata': 9, 'full': False, 'empty': False, 'memory': [9, 10, 4, 7], 'raddr': 0, 'waddr': 2},\n",
    "        {'wdata': 11, 'wen': 1, 'ren': 0, 'rdata': 9, 'full': False, 'empty': False, 'memory': [9, 10, 11, 7], 'raddr': 0, 'waddr': 3},\n",
    "        {'wdata': 12, 'wen': 1, 'ren': 0, 'rdata': 9, 'full': False, 'empty': False, 'memory': [9, 10, 11, 12], 'raddr': 0, 'waddr': 0},\n",
    "        {'wdata': 13, 'wen': 1, 'ren': 0, 'rdata': 9, 'full': True, 'empty': False, 'memory': [9, 10, 11, 12], 'raddr': 0, 'waddr': 0},\n",
    "        {'wdata': 13, 'wen': 0, 'ren': 1, 'rdata': 9, 'full': True, 'empty': False, 'memory': [9, 10, 11, 12], 'raddr': 1, 'waddr': 0},\n",
    "        {'wdata': 14, 'wen': 1, 'ren': 1, 'rdata': 10, 'full': False, 'empty': False, 'memory': [14, 10, 11, 12], 'raddr': 2, 'waddr': 1},\n",
    "]\n",
    "\n",
    "sim_fifo = Fifo()\n",
    "inputs = (\"wdata\", \"wen\", \"ren\")\n",
    "outputs = (\"rdata\", \"full\", \"empty\")\n",
    "states = (\"memory\", \"raddr\", \"waddr\")\n",
    "for i, trace in enumerate(expected_trace):\n",
    "    args = ()\n",
    "    for input_ in inputs:\n",
    "        args += (trace[input_], )\n",
    "    sim_fifo.send(args)\n",
    "    for output in outputs:\n",
    "        assert getattr(sim_fifo, output) == trace[output], (i, output,  getattr(sim_fifo, output), trace[output])\n",
    "    for state in states:\n",
    "        if state in [\"waddr\", \"raddr\"]:\n",
    "            assert getattr(sim_fifo, state)[:2] == trace[state], (i, state,  getattr(sim_fifo, state), trace[state])\n",
    "        else:\n",
    "            assert getattr(sim_fifo, state) == trace[state], (i, state,  getattr(sim_fifo, state), trace[state])\n",
    "\n",
    "@si.coroutine\n",
    "def inputs_generator(N):\n",
    "    while True:\n",
    "        for trace in expected_trace:\n",
    "            wdata = bits(trace[\"wdata\"], N)\n",
    "            wen = bool(trace[\"wen\"])\n",
    "            ren = bool(trace[\"ren\"])\n",
    "            yield wdata, wen, ren\n",
    "        \n",
    "check(fifo, Fifo(), len(expected_trace), inputs_generator(4))\n",
    "print(\"Passed!\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "In Run Generators\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "\n",
      "Modified?: Yes\n",
      "2.27. Printing statistics.\n",
      "\n",
      "=== Fifo ===\n",
      "\n",
      "   Number of wires:                682\n",
      "   Number of wire bits:           1013\n",
      "   Number of public wires:         670\n",
      "   Number of public wire bits:    1001\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 34\n",
      "     SB_DFF                          8\n",
      "     SB_DFFE                         4\n",
      "     SB_LUT4                        22\n",
      "\n",
      "2.28. Executing CHECK pass (checking for obvious problems).\n",
      "checking module Fifo..\n",
      "found and reported 0 problems.\n",
      "\n",
      "2.29. Executing BLIF backend.\n",
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/silica_fifo.blif...\n",
      "prune...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          13 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          28 / 1280\n",
      "  DFF        12\n",
      "  CARRY      0\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   6\n",
      "  CARRY PASS 0\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted CLK$2, 12 / 12\n",
      "  promoted 1 nets\n",
      "    1 clk\n",
      "  1 globals\n",
      "    1 clk\n",
      "realize_constants...\n",
      "  realized 1\n",
      "place...\n",
      "  initial wire length = 493\n",
      "  at iteration #50: temp = 6.02671, wire length = 390\n",
      "  at iteration #100: temp = 2.65252, wire length = 194\n",
      "  at iteration #150: temp = 1.03485, wire length = 92\n",
      "  at iteration #200: temp = 0.0568916, wire length = 41\n",
      "  final wire length = 39\n",
      "\n",
      "After placement:\n",
      "PIOs       8 / 96\n",
      "PLBs       8 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.08s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     10 / 6944\n",
      "span_12    3 / 1440\n",
      "\n",
      "  route time 0.01s\n",
      "write_txt build/silica_fifo.txt...\n",
      "\n",
      "Total number of logic levels: 3\n",
      "Total path delay: 5.35 ns (186.81 MHz)\n"
     ]
    }
   ],
   "source": [
    "!magma -o coreir -m coreir -t Fifo build/silica_fifo.py\n",
    "!coreir -i build/silica_fifo.json -o build/silica_fifo.v\n",
    "# !magma -o verilog -m lattice -t Fifo build/silica_fifo.py\n",
    "!yosys -p 'synth_ice40 -top Fifo -blif build/silica_fifo.blif' build/silica_fifo.v | grep -A 20 \"2.27. Printing statistics.\"\n",
    "!arachne-pnr -d 1k -o build/silica_fifo.txt build/silica_fifo.blif\n",
    "!icetime -tmd hx1k build/silica_fifo.txt  | grep -B 2 \"Total path delay\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "2.27. Printing statistics.\n",
      "\n",
      "=== fifo ===\n",
      "\n",
      "   Number of wires:                 22\n",
      "   Number of wire bits:             46\n",
      "   Number of public wires:          12\n",
      "   Number of public wire bits:      28\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 29\n",
      "     SB_CARRY                        2\n",
      "     SB_DFFE                        11\n",
      "     SB_LUT4                        16\n",
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/verilog_fifo.blif...\n",
      "prune...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          15 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          25 / 1280\n",
      "  DFF        11\n",
      "  CARRY      4\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   5\n",
      "  CARRY PASS 2\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted CLK$2, 11 / 11\n",
      "  promoted $abc$378$n31, 5 / 5\n",
      "  promoted 2 nets\n",
      "    1 cen/wclke\n",
      "    1 clk\n",
      "  2 globals\n",
      "    1 cen/wclke\n",
      "    1 clk\n",
      "realize_constants...\n",
      "  realized 1\n",
      "place...\n",
      "  initial wire length = 449\n",
      "  at iteration #50: temp = 5.78696, wire length = 268\n",
      "  at iteration #100: temp = 2.68105, wire length = 187\n",
      "  at iteration #150: temp = 0.526006, wire length = 50\n",
      "  final wire length = 40\n",
      "\n",
      "After placement:\n",
      "PIOs       10 / 96\n",
      "PLBs       12 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.05s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     12 / 6944\n",
      "span_12    3 / 1440\n",
      "\n",
      "  route time 0.01s\n",
      "write_txt build/verilog_fifo.txt...\n",
      "\n",
      "Total number of logic levels: 3\n",
      "Total path delay: 4.77 ns (209.60 MHz)\n"
     ]
    }
   ],
   "source": [
    "!yosys -p 'synth_ice40 -top fifo -blif build/verilog_fifo.blif' ../verilog/fifo.v | grep -A 14 \"2.27. Printing statistics.\"\n",
    "!arachne-pnr -d 1k -o build/verilog_fifo.txt build/verilog_fifo.blif\n",
    "!icetime -tmd hx1k build/verilog_fifo.txt | grep -B 2 \"Total path delay\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0\n",
      "{'wdata': bits(1, 4), 'wen': False, 'ren': True}\n",
      "{'rdata': bits(0, 4), 'empty': True, 'full': False}\n",
      "1\n",
      "{'wdata': bits(2, 4), 'wen': True, 'ren': False}\n",
      "{'rdata': bits(0, 4), 'empty': True, 'full': False}\n",
      "2\n",
      "{'wdata': bits(3, 4), 'wen': True, 'ren': True}\n",
      "{'rdata': bits(2, 4), 'empty': False, 'full': BitVector(False, 1)}\n",
      "3\n",
      "{'wdata': bits(4, 4), 'wen': True, 'ren': False}\n",
      "{'rdata': bits(3, 4), 'empty': BitVector(False, 1), 'full': False}\n",
      "4\n",
      "{'wdata': bits(5, 4), 'wen': False, 'ren': True}\n",
      "{'rdata': bits(3, 4), 'empty': False, 'full': BitVector(False, 1)}\n",
      "5\n",
      "{'wdata': bits(6, 4), 'wen': False, 'ren': True}\n",
      "{'rdata': bits(4, 4), 'empty': BitVector(False, 1), 'full': False}\n",
      "6\n",
      "{'wdata': bits(7, 4), 'wen': True, 'ren': False}\n",
      "{'rdata': bits(0, 4), 'empty': BitVector(True, 1), 'full': False}\n",
      "7\n",
      "{'wdata': bits(8, 4), 'wen': False, 'ren': True}\n",
      "{'rdata': bits(7, 4), 'empty': False, 'full': BitVector(False, 1)}\n",
      "8\n",
      "{'wdata': bits(9, 4), 'wen': True, 'ren': True}\n",
      "{'rdata': bits(2, 4), 'empty': BitVector(True, 1), 'full': False}\n",
      "9\n",
      "{'wdata': bits(10, 4), 'wen': True, 'ren': False}\n",
      "{'rdata': bits(9, 4), 'empty': False, 'full': BitVector(False, 1)}\n",
      "10\n",
      "{'wdata': bits(11, 4), 'wen': True, 'ren': False}\n",
      "{'rdata': bits(9, 4), 'empty': False, 'full': BitVector(False, 1)}\n",
      "11\n",
      "{'wdata': bits(12, 4), 'wen': True, 'ren': False}\n",
      "{'rdata': bits(9, 4), 'empty': False, 'full': BitVector(False, 1)}\n",
      "12\n",
      "{'wdata': bits(13, 4), 'wen': True, 'ren': False}\n",
      "{'rdata': bits(9, 4), 'empty': False, 'full': BitVector(True, 1)}\n",
      "13\n",
      "{'wdata': bits(13, 4), 'wen': False, 'ren': True}\n",
      "{'rdata': bits(9, 4), 'empty': False, 'full': BitVector(True, 1)}\n",
      "14\n",
      "{'wdata': bits(14, 4), 'wen': True, 'ren': True}\n",
      "{'rdata': bits(10, 4), 'empty': BitVector(False, 1), 'full': False}\n",
      "Passed!\n"
     ]
    }
   ],
   "source": [
    "import magma\n",
    "from magma.testing.verilator import compile as compileverilator\n",
    "from magma.testing.verilator import run_verilator_test\n",
    "from magma.bit_vector import BitVector\n",
    "\n",
    "def check_verilog(circ, circ_sim, num_cycles, inputs_generator=None):\n",
    "    test_vectors = magma.testing.coroutine.testvectors(circ, circ_sim, num_cycles,\n",
    "            inputs_generator if inputs_generator else None)\n",
    "\n",
    "    name = \"fifo\"\n",
    "    with open(f\"build/sim_{name}_verilator.cpp\", \"w\") as verilator_harness:\n",
    "        verilator_harness.write(f'''\\\n",
    "#include \"V{name}.h\"\n",
    "#include \"verilated.h\"\n",
    "#include <cassert>\n",
    "#include <iostream>\n",
    "\n",
    "void check(const char* port, int a, int b, int cycle) {{\n",
    "    if (!(a == b)) {{\n",
    "        std::cerr << \\\"Got      : \\\" << a << std::endl;\n",
    "        std::cerr << \\\"Expected : \\\" << b << std::endl;\n",
    "        std::cerr << \\\"Cycle    : \\\" << cycle << std::endl;\n",
    "        std::cerr << \\\"Port     : \\\" << port << std::endl;\n",
    "        exit(1);\n",
    "    }}\n",
    "}}\n",
    "\n",
    "int main(int argc, char **argv, char **env) {{\n",
    "    Verilated::commandArgs(argc, argv);\n",
    "    V{name}* top = new V{name};\n",
    "''')\n",
    "    \n",
    "        cycle = 0\n",
    "        for inputs, outputs in zip(test_vectors[0], test_vectors[1]):\n",
    "            print(cycle)\n",
    "            print(inputs) \n",
    "            print(outputs)\n",
    "            for port_name, value in inputs.items():\n",
    "                if isinstance(value, list):\n",
    "                    string = \"\"\n",
    "                    for elem in value:\n",
    "                        string = elem.as_binary_string()[2:] + string\n",
    "                    value = \"0b\" + string\n",
    "                elif isinstance(value, BitVector):\n",
    "                    value = value.as_int()\n",
    "                else:\n",
    "                    value = int(value)\n",
    "                verilator_harness.write(\"    top->{} = {};\\n\".format(port_name, value))\n",
    "            for port_name, value in outputs.items():\n",
    "                if isinstance(value, BitVector):\n",
    "                    value = value.as_binary_string()\n",
    "                else:\n",
    "                    value = int(value)\n",
    "                verilator_harness.write(\"    top->eval();\\n\")\n",
    "                verilator_harness.write(\"    check(\\\"{port_name}\\\", top->{port_name}, {expected}, {cycle});\\n\".format(port_name=port_name, expected=value, cycle=cycle))\n",
    "\n",
    "            verilator_harness.write(\"    top->CLK = 0;\\n\")\n",
    "            verilator_harness.write(\"    top->eval();\\n\")\n",
    "            verilator_harness.write(\"    top->CLK = 1;\\n\")\n",
    "            verilator_harness.write(\"    top->eval();\\n\")\n",
    "            cycle += 1\n",
    "        verilator_harness.write(\"}\\n\")\n",
    "\n",
    "    run_verilator_test(\n",
    "        \"fifo\",\n",
    "        f\"sim_{name}_verilator\",\n",
    "        name,\n",
    "        \"-I../../verilog\"\n",
    "    )\n",
    "\n",
    "check_verilog(fifo, Fifo(), len(expected_trace), inputs_generator(4))\n",
    "print(\"Passed!\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
