(S (NP (DT The) (NN semiconductor) (NN industry)) (VP (VBZ is) (VP (VBG reaching) (NP (NP (DT a) (JJ fascinating) (NN confluence)) (PP (IN in) (NP (NP (JJ several) (JJ evolutionary) (NNS trends)) (SBAR (WHNP (WDT that)) (S (VP (MD will) (ADVP (RB likely)) (VP (VB lead) (PP (TO to) (NP (NP (DT a) (NN number)) (PP (IN of) (NP (NP (JJ revolutionary) (NNS changes)) (PP (IN in) (NP (NP (NP (DT the) (NN design)) (, ,) (NP (NN implementation)) (, ,) (NP (NN scaling)) (, ,) (CC and) (NP (DT the) (NN use))) (PP (IN of) (NP (NN computer) (NNS systems)))))))))))))))))) (. .))
(S (ADVP (RB However)) (, ,) (ADVP (RB recently)) (NP (NP (NNP Moore) (POS 's)) (NN law)) (VP (VBZ has) (VP (VBN come) (PP (TO to) (NP (DT a) (JJ stand-still))) (SBAR (IN since) (S (NP (NP (NN device) (VBG scaling)) (PP (IN beyond) (NP (CD 65) (NNS nm)))) (VP (VBZ is) (RB not) (ADJP (JJ practical))))))) (. .))
(S (NP (CD 2D) (NN integration)) (VP (VBZ has) (NP (NP (NNS problems)) (PP (IN like) (NP (NP (NN memory) (NN latency)) (, ,) (NP (NN power) (NN dissipation)) (, ,) (CC and) (NP (JJ large) (NN foot-print)))))) (. .))
(S (NP (CD 3D) (NN technology)) (VP (VBZ comes) (PP (IN as) (NP (NP (DT a) (NN solution)) (PP (TO to) (NP (NP (DT the) (NNS problems)) (VP (VBN posed) (PP (IN by) (NP (CD 2D) (NN integration))))))))) (. .))
(S (NP (NP (DT The) (NN utilization)) (PP (IN of) (NP (CD 3D)))) (VP (VBZ is) (VP (VBN limited) (PP (IN by) (NP (NP (DT the) (NN problem)) (PP (IN of) (NP (NN temperature) (NN crisis))))))) (. .))
(S (NP (NP (PRP It))) (VP (VBZ is) (ADJP (JJ important)) (S (VP (S (VP (TO to) (VP (VB develop) (NP (DT an) (JJ accurate) (NN power) (NN profile) (NN extraction) (NN methodology))))) (S (VP (TO to) (VP (VB design) (NP (CD 3D) (NN structure)))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (S (NP (NP (NN design)) (PP (IN of) (NP (NP (CD 3D) (NN integration)) (PP (IN of) (NP (NN memory)))))) (VP (VBZ is) (VP (VBN considered)))) (CC and) (ADVP (RB hence)) (S (NP (NP (DT the) (JJ static) (NN power) (NN dissipation)) (PP (IN of) (NP (DT the) (NN memory) (NN cell)))) (VP (VP (VBZ is) (VP (VBN analysed) (PP (IN in) (NP (NN transistor) (NN level))))) (CC and) (VP (VBZ is) (VP (VBN used) (S (VP (TO to) (VP (ADVP (RB accurately)) (VB model) (NP (NP (DT the) (JJ inter-layer) (JJ thermal) (NNS effects)) (PP (IN for) (NP (CD 3D) (NN memory) (NN stack))))))))))) (. .))
(S (ADVP (RB Subsequently)) (, ,) (NP (NP (NN packaging)) (PP (IN of) (NP (DT the) (NN chip)))) (VP (VBZ is) (VP (VBN considered) (CC and) (VBN modelled) (S (VP (VBG using) (NP (DT an) (NN architecture) (NN level) (NN simulator)))))) (. .))
(S (NP (DT This) (NN modelling)) (VP (VBZ is) (VP (VBN intended) (S (VP (TO to) (VP (VB analyse) (NP (NP (NP (DT the) (JJ thermal) (NNS effects)) (PP (IN of) (NP (CD 3D) (NN memory)))) (, ,) (NP (NP (PRP$ its) (NN reliability)) (CC and) (NP (NP (NN lifetime)) (PP (IN of) (NP (DT the) (NN chip))))) (, ,)) (PP (IN with) (NP (JJR greater) (NN accuracy)))))))) (. .))
