module TopModule(
    input clk,
    input areset,
    input in,
    output out
);

// Define the number of states
parameter NUM_STATES = 4;

// Define the states using one-hot encoding
localparam A = 4'b0001;
localparam B = 4'b0010;
localparam C = 4'b0100;
localparam D = 4'b1000;

// State register
reg [3:0] state;

// Next state logic
reg [3:0] next_state;
always @(*) begin
    case (state)
        A: next_state = (in == 1'b0) ? A : B;
        B: next_state = (in == 1'b0) ? C : B;
        C: next_state = (in == 1'b0) ? A : D;
        D: next_state = (in == 1'b0) ? C : B;
        default: next_state = A;
    endcase
end

// State register with asynchronous reset
always @(posedge clk or posedge areset)
begin
    if(areset)
        state <= A;
    else
        state <= next_state;
end

// Output logic
assign out = (state == D);

endmodule