$date
	Wed Aug 28 14:26:00 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module blackbox_test $end
$var wire 1 ! s $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module b1 $end
$var wire 1 ! a $end
$var wire 1 # b $end
$var wire 1 " l $end
$var wire 1 $ n $end
$var wire 1 % w13 $end
$var wire 1 & w23 $end
$var wire 1 ' w26 $end
$var wire 1 ( w28 $end
$var wire 1 ) w30 $end
$var wire 1 * w31 $end
$var wire 1 + w37 $end
$var wire 1 , w40 $end
$var wire 1 - w45 $end
$var wire 1 . w47 $end
$var wire 1 / w50 $end
$var wire 1 0 w54 $end
$var wire 1 1 w70 $end
$var wire 1 2 w78 $end
$var wire 1 3 w92 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
13
12
01
10
1/
1.
0-
1,
0+
1*
1)
1(
1'
1&
1%
0$
0#
0"
1!
$end
#10
0!
0*
0%
0.
02
0(
1#
#20
1!
1*
0/
0%
11
0,
12
1(
00
1-
1.
0#
1"
#30
1,
02
0(
1#
#40
1!
1%
1*
1/
01
0)
12
1(
10
0-
1+
03
0#
0"
1$
#50
0&
02
0(
1#
#60
0%
1!
0/
11
1)
1'
1-
0+
1&
0,
12
1(
00
0#
1"
#70
1!
1%
1*
1/
01
0)
0-
1+
0&
1,
02
0(
1#
#80
