# system info dnn_accel_system on 2022.12.04.13:31:13
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1670189424
#
#
# Files generated for dnn_accel_system on 2022.12.04.13:31:13
files:
filepath,kind,attributes,module,is_top
simulation/dnn_accel_system.v,VERILOG,,dnn_accel_system,true
simulation/submodules/dnn_accel_system_dnn_accel_system.v,VERILOG,,dnn_accel_system_dnn_accel_system,false
simulation/submodules/dot.sv,SYSTEM_VERILOG,,dot,false
simulation/submodules/dnn_accel_system_jtag_uart_0.v,VERILOG,,dnn_accel_system_jtag_uart_0,false
simulation/submodules/dnn_accel_system_onchip_memory2_0.hex,HEX,,dnn_accel_system_onchip_memory2_0,false
simulation/submodules/dnn_accel_system_onchip_memory2_0.v,VERILOG,,dnn_accel_system_onchip_memory2_0,false
simulation/submodules/dnn_accel_system_pio_0.v,VERILOG,,dnn_accel_system_pio_0,false
simulation/submodules/dnn_accel_system_pll_0.vo,VERILOG,,dnn_accel_system_pll_0,false
simulation/submodules/dnn_accel_system_sdram_controller.v,VERILOG,,dnn_accel_system_sdram_controller,false
simulation/submodules/dnn_accel_system_sdram_controller_test_component.v,VERILOG,,dnn_accel_system_sdram_controller,false
simulation/submodules/vga_avalon.sv,SYSTEM_VERILOG,,vga_avalon,false
simulation/submodules/vga_adapter.sv,SYSTEM_VERILOG,,vga_avalon,false
simulation/submodules/vga_address_translator.sv,SYSTEM_VERILOG,,vga_avalon,false
simulation/submodules/vga_controller.sv,SYSTEM_VERILOG,,vga_avalon,false
simulation/submodules/vga_pll.sv,SYSTEM_VERILOG,,vga_avalon,false
simulation/submodules/wordcopy.sv,SYSTEM_VERILOG,,wordcopy,false
simulation/submodules/dnn_accel_system_mm_interconnect_0.v,VERILOG,,dnn_accel_system_mm_interconnect_0,false
simulation/submodules/dnn_accel_system_irq_mapper.sv,SYSTEM_VERILOG,,dnn_accel_system_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/dnn_accel_system_dnn_accel_system_cpu.sdc,SDC,,dnn_accel_system_dnn_accel_system_cpu,false
simulation/submodules/dnn_accel_system_dnn_accel_system_cpu.v,VERILOG,,dnn_accel_system_dnn_accel_system_cpu,false
simulation/submodules/dnn_accel_system_dnn_accel_system_cpu_debug_slave_sysclk.v,VERILOG,,dnn_accel_system_dnn_accel_system_cpu,false
simulation/submodules/dnn_accel_system_dnn_accel_system_cpu_debug_slave_tck.v,VERILOG,,dnn_accel_system_dnn_accel_system_cpu,false
simulation/submodules/dnn_accel_system_dnn_accel_system_cpu_debug_slave_wrapper.v,VERILOG,,dnn_accel_system_dnn_accel_system_cpu,false
simulation/submodules/dnn_accel_system_dnn_accel_system_cpu_nios2_waves.do,OTHER,,dnn_accel_system_dnn_accel_system_cpu,false
simulation/submodules/dnn_accel_system_dnn_accel_system_cpu_ociram_default_contents.dat,DAT,,dnn_accel_system_dnn_accel_system_cpu,false
simulation/submodules/dnn_accel_system_dnn_accel_system_cpu_ociram_default_contents.hex,HEX,,dnn_accel_system_dnn_accel_system_cpu,false
simulation/submodules/dnn_accel_system_dnn_accel_system_cpu_ociram_default_contents.mif,MIF,,dnn_accel_system_dnn_accel_system_cpu,false
simulation/submodules/dnn_accel_system_dnn_accel_system_cpu_rf_ram_a.dat,DAT,,dnn_accel_system_dnn_accel_system_cpu,false
simulation/submodules/dnn_accel_system_dnn_accel_system_cpu_rf_ram_a.hex,HEX,,dnn_accel_system_dnn_accel_system_cpu,false
simulation/submodules/dnn_accel_system_dnn_accel_system_cpu_rf_ram_a.mif,MIF,,dnn_accel_system_dnn_accel_system_cpu,false
simulation/submodules/dnn_accel_system_dnn_accel_system_cpu_rf_ram_b.dat,DAT,,dnn_accel_system_dnn_accel_system_cpu,false
simulation/submodules/dnn_accel_system_dnn_accel_system_cpu_rf_ram_b.hex,HEX,,dnn_accel_system_dnn_accel_system_cpu,false
simulation/submodules/dnn_accel_system_dnn_accel_system_cpu_rf_ram_b.mif,MIF,,dnn_accel_system_dnn_accel_system_cpu,false
simulation/submodules/dnn_accel_system_dnn_accel_system_cpu_test_bench.v,VERILOG,,dnn_accel_system_dnn_accel_system_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/dnn_accel_system_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,dnn_accel_system_mm_interconnect_0_router,false
simulation/submodules/dnn_accel_system_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,dnn_accel_system_mm_interconnect_0_router_002,false
simulation/submodules/dnn_accel_system_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,dnn_accel_system_mm_interconnect_0_router_003,false
simulation/submodules/dnn_accel_system_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,dnn_accel_system_mm_interconnect_0_router_004,false
simulation/submodules/dnn_accel_system_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,dnn_accel_system_mm_interconnect_0_router_005,false
simulation/submodules/dnn_accel_system_mm_interconnect_0_router_007.sv,SYSTEM_VERILOG,,dnn_accel_system_mm_interconnect_0_router_007,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,dnn_accel_system_mm_interconnect_0_cmd_demux,false
simulation/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,dnn_accel_system_mm_interconnect_0_cmd_demux_002,false
simulation/submodules/dnn_accel_system_mm_interconnect_0_cmd_demux_003.sv,SYSTEM_VERILOG,,dnn_accel_system_mm_interconnect_0_cmd_demux_003,false
simulation/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,dnn_accel_system_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,dnn_accel_system_mm_interconnect_0_cmd_mux,false
simulation/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,dnn_accel_system_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,dnn_accel_system_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/dnn_accel_system_mm_interconnect_0_cmd_mux_003.sv,SYSTEM_VERILOG,,dnn_accel_system_mm_interconnect_0_cmd_mux_003,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,dnn_accel_system_mm_interconnect_0_cmd_mux_003,false
simulation/submodules/dnn_accel_system_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,dnn_accel_system_mm_interconnect_0_rsp_demux,false
simulation/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,dnn_accel_system_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,dnn_accel_system_mm_interconnect_0_rsp_mux,false
simulation/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,dnn_accel_system_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,dnn_accel_system_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/dnn_accel_system_mm_interconnect_0_rsp_mux_003.sv,SYSTEM_VERILOG,,dnn_accel_system_mm_interconnect_0_rsp_mux_003,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,dnn_accel_system_mm_interconnect_0_rsp_mux_003,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,dnn_accel_system_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001.v,VERILOG,,dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001,false
simulation/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv,SYSTEM_VERILOG,,dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
dnn_accel_system.dnn_accel_system,dnn_accel_system_dnn_accel_system
dnn_accel_system.dnn_accel_system.cpu,dnn_accel_system_dnn_accel_system_cpu
dnn_accel_system.dot_accelerator_0,dot
dnn_accel_system.jtag_uart_0,dnn_accel_system_jtag_uart_0
dnn_accel_system.onchip_memory2_0,dnn_accel_system_onchip_memory2_0
dnn_accel_system.pio_0,dnn_accel_system_pio_0
dnn_accel_system.pll_0,dnn_accel_system_pll_0
dnn_accel_system.sdram_controller,dnn_accel_system_sdram_controller
dnn_accel_system.vga_avalon,vga_avalon
dnn_accel_system.word_copy_interface_0,wordcopy
dnn_accel_system.mm_interconnect_0,dnn_accel_system_mm_interconnect_0
dnn_accel_system.mm_interconnect_0.word_copy_interface_0_avalon_master_translator,altera_merlin_master_translator
dnn_accel_system.mm_interconnect_0.dot_accelerator_0_avalon_master_translator,altera_merlin_master_translator
dnn_accel_system.mm_interconnect_0.dnn_accel_system_data_master_translator,altera_merlin_master_translator
dnn_accel_system.mm_interconnect_0.dnn_accel_system_instruction_master_translator,altera_merlin_master_translator
dnn_accel_system.mm_interconnect_0.sdram_controller_s1_translator,altera_merlin_slave_translator
dnn_accel_system.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
dnn_accel_system.mm_interconnect_0.vga_avalon_avalon_slave_0_translator,altera_merlin_slave_translator
dnn_accel_system.mm_interconnect_0.dnn_accel_system_debug_mem_slave_translator,altera_merlin_slave_translator
dnn_accel_system.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
dnn_accel_system.mm_interconnect_0.pio_0_s1_translator,altera_merlin_slave_translator
dnn_accel_system.mm_interconnect_0.word_copy_interface_0_slave_translator,altera_merlin_slave_translator
dnn_accel_system.mm_interconnect_0.dot_accelerator_0_slave_translator,altera_merlin_slave_translator
dnn_accel_system.mm_interconnect_0.word_copy_interface_0_avalon_master_agent,altera_merlin_master_agent
dnn_accel_system.mm_interconnect_0.dot_accelerator_0_avalon_master_agent,altera_merlin_master_agent
dnn_accel_system.mm_interconnect_0.dnn_accel_system_data_master_agent,altera_merlin_master_agent
dnn_accel_system.mm_interconnect_0.dnn_accel_system_instruction_master_agent,altera_merlin_master_agent
dnn_accel_system.mm_interconnect_0.sdram_controller_s1_agent,altera_merlin_slave_agent
dnn_accel_system.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
dnn_accel_system.mm_interconnect_0.vga_avalon_avalon_slave_0_agent,altera_merlin_slave_agent
dnn_accel_system.mm_interconnect_0.dnn_accel_system_debug_mem_slave_agent,altera_merlin_slave_agent
dnn_accel_system.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
dnn_accel_system.mm_interconnect_0.pio_0_s1_agent,altera_merlin_slave_agent
dnn_accel_system.mm_interconnect_0.word_copy_interface_0_slave_agent,altera_merlin_slave_agent
dnn_accel_system.mm_interconnect_0.dot_accelerator_0_slave_agent,altera_merlin_slave_agent
dnn_accel_system.mm_interconnect_0.sdram_controller_s1_agent_rsp_fifo,altera_avalon_sc_fifo
dnn_accel_system.mm_interconnect_0.sdram_controller_s1_agent_rdata_fifo,altera_avalon_sc_fifo
dnn_accel_system.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
dnn_accel_system.mm_interconnect_0.vga_avalon_avalon_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
dnn_accel_system.mm_interconnect_0.dnn_accel_system_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
dnn_accel_system.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
dnn_accel_system.mm_interconnect_0.pio_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
dnn_accel_system.mm_interconnect_0.word_copy_interface_0_slave_agent_rsp_fifo,altera_avalon_sc_fifo
dnn_accel_system.mm_interconnect_0.dot_accelerator_0_slave_agent_rsp_fifo,altera_avalon_sc_fifo
dnn_accel_system.mm_interconnect_0.router,dnn_accel_system_mm_interconnect_0_router
dnn_accel_system.mm_interconnect_0.router_001,dnn_accel_system_mm_interconnect_0_router
dnn_accel_system.mm_interconnect_0.router_002,dnn_accel_system_mm_interconnect_0_router_002
dnn_accel_system.mm_interconnect_0.router_003,dnn_accel_system_mm_interconnect_0_router_003
dnn_accel_system.mm_interconnect_0.router_004,dnn_accel_system_mm_interconnect_0_router_004
dnn_accel_system.mm_interconnect_0.router_005,dnn_accel_system_mm_interconnect_0_router_005
dnn_accel_system.mm_interconnect_0.router_006,dnn_accel_system_mm_interconnect_0_router_005
dnn_accel_system.mm_interconnect_0.router_009,dnn_accel_system_mm_interconnect_0_router_005
dnn_accel_system.mm_interconnect_0.router_010,dnn_accel_system_mm_interconnect_0_router_005
dnn_accel_system.mm_interconnect_0.router_011,dnn_accel_system_mm_interconnect_0_router_005
dnn_accel_system.mm_interconnect_0.router_007,dnn_accel_system_mm_interconnect_0_router_007
dnn_accel_system.mm_interconnect_0.router_008,dnn_accel_system_mm_interconnect_0_router_007
dnn_accel_system.mm_interconnect_0.sdram_controller_s1_burst_adapter,altera_merlin_burst_adapter
dnn_accel_system.mm_interconnect_0.cmd_demux,dnn_accel_system_mm_interconnect_0_cmd_demux
dnn_accel_system.mm_interconnect_0.cmd_demux_001,dnn_accel_system_mm_interconnect_0_cmd_demux
dnn_accel_system.mm_interconnect_0.rsp_demux_001,dnn_accel_system_mm_interconnect_0_cmd_demux
dnn_accel_system.mm_interconnect_0.rsp_demux_002,dnn_accel_system_mm_interconnect_0_cmd_demux
dnn_accel_system.mm_interconnect_0.rsp_demux_005,dnn_accel_system_mm_interconnect_0_cmd_demux
dnn_accel_system.mm_interconnect_0.rsp_demux_006,dnn_accel_system_mm_interconnect_0_cmd_demux
dnn_accel_system.mm_interconnect_0.rsp_demux_007,dnn_accel_system_mm_interconnect_0_cmd_demux
dnn_accel_system.mm_interconnect_0.cmd_demux_002,dnn_accel_system_mm_interconnect_0_cmd_demux_002
dnn_accel_system.mm_interconnect_0.cmd_demux_003,dnn_accel_system_mm_interconnect_0_cmd_demux_003
dnn_accel_system.mm_interconnect_0.rsp_demux_003,dnn_accel_system_mm_interconnect_0_cmd_demux_003
dnn_accel_system.mm_interconnect_0.rsp_demux_004,dnn_accel_system_mm_interconnect_0_cmd_demux_003
dnn_accel_system.mm_interconnect_0.cmd_mux,dnn_accel_system_mm_interconnect_0_cmd_mux
dnn_accel_system.mm_interconnect_0.cmd_mux_001,dnn_accel_system_mm_interconnect_0_cmd_mux_001
dnn_accel_system.mm_interconnect_0.cmd_mux_002,dnn_accel_system_mm_interconnect_0_cmd_mux_001
dnn_accel_system.mm_interconnect_0.cmd_mux_005,dnn_accel_system_mm_interconnect_0_cmd_mux_001
dnn_accel_system.mm_interconnect_0.cmd_mux_006,dnn_accel_system_mm_interconnect_0_cmd_mux_001
dnn_accel_system.mm_interconnect_0.cmd_mux_007,dnn_accel_system_mm_interconnect_0_cmd_mux_001
dnn_accel_system.mm_interconnect_0.cmd_mux_003,dnn_accel_system_mm_interconnect_0_cmd_mux_003
dnn_accel_system.mm_interconnect_0.cmd_mux_004,dnn_accel_system_mm_interconnect_0_cmd_mux_003
dnn_accel_system.mm_interconnect_0.rsp_demux,dnn_accel_system_mm_interconnect_0_rsp_demux
dnn_accel_system.mm_interconnect_0.rsp_mux,dnn_accel_system_mm_interconnect_0_rsp_mux
dnn_accel_system.mm_interconnect_0.rsp_mux_001,dnn_accel_system_mm_interconnect_0_rsp_mux
dnn_accel_system.mm_interconnect_0.rsp_mux_002,dnn_accel_system_mm_interconnect_0_rsp_mux_002
dnn_accel_system.mm_interconnect_0.rsp_mux_003,dnn_accel_system_mm_interconnect_0_rsp_mux_003
dnn_accel_system.mm_interconnect_0.sdram_controller_s1_rsp_width_adapter,altera_merlin_width_adapter
dnn_accel_system.mm_interconnect_0.sdram_controller_s1_cmd_width_adapter,altera_merlin_width_adapter
dnn_accel_system.mm_interconnect_0.avalon_st_adapter,dnn_accel_system_mm_interconnect_0_avalon_st_adapter
dnn_accel_system.mm_interconnect_0.avalon_st_adapter.error_adapter_0,dnn_accel_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
dnn_accel_system.mm_interconnect_0.avalon_st_adapter_001,dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001
dnn_accel_system.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
dnn_accel_system.mm_interconnect_0.avalon_st_adapter_002,dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001
dnn_accel_system.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
dnn_accel_system.mm_interconnect_0.avalon_st_adapter_003,dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001
dnn_accel_system.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
dnn_accel_system.mm_interconnect_0.avalon_st_adapter_004,dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001
dnn_accel_system.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
dnn_accel_system.mm_interconnect_0.avalon_st_adapter_005,dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001
dnn_accel_system.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
dnn_accel_system.mm_interconnect_0.avalon_st_adapter_006,dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001
dnn_accel_system.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
dnn_accel_system.mm_interconnect_0.avalon_st_adapter_007,dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001
dnn_accel_system.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,dnn_accel_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
dnn_accel_system.irq_mapper,dnn_accel_system_irq_mapper
dnn_accel_system.rst_controller,altera_reset_controller
dnn_accel_system.rst_controller_001,altera_reset_controller
