// Generated by CIRCT unknown git version
module FP16Multiplier(	// file.cleaned.mlir:2:3
  input         clock,	// file.cleaned.mlir:2:32
                reset,	// file.cleaned.mlir:2:48
  input  [15:0] io_a,	// file.cleaned.mlir:2:64
                io_b,	// file.cleaned.mlir:2:80
  output [15:0] io_result	// file.cleaned.mlir:2:97
);

  wire        newSign = io_a[15] ^ io_b[15];	// file.cleaned.mlir:13:10, :16:10, :19:10
  wire [5:0]  expResult = {1'h0, io_a[14:10]} + {1'h0, io_b[14:10]} - 6'hF;	// file.cleaned.mlir:11:14, :14:10, :17:10, :30:11, :31:11, :32:11
  wire [19:0] _sigResult_T = {10'h1, io_a[9:0]} * {10'h1, io_b[9:0]};	// file.cleaned.mlir:3:15, :15:10, :18:10, :33:11, :34:11, :35:11
  assign io_result =
    io_a[14:10] == 5'h0 & io_a[9:0] == 10'h0 | io_b[14:10] == 5'h0 & io_b[9:0] == 10'h0
      ? {newSign, 15'h0}
      : (&(io_a[14:10])) | (&(io_b[14:10]))
          ? {newSign, 15'h7C00}
          : expResult[5]
              ? 16'h0
              : {newSign,
                 expResult > 6'h1E ? 15'h7C00 : {expResult[4:0], _sigResult_T[19:10]}};	// file.cleaned.mlir:5:19, :6:15, :7:15, :9:15, :10:14, :12:15, :14:10, :15:10, :17:10, :18:10, :19:10, :20:10, :21:10, :22:10, :23:11, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :32:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:11, :45:11, :46:11, :47:11, :48:5
endmodule

