;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 124, 0
	JMP 11, #6
	JMP 11, #6
	SUB 42, @10
	SUB 42, @10
	JMZ 2, 0
	JMZ 2, 0
	SUB @127, 106
	SUB 152, 92
	SUB @127, 100
	MOV 11, @35
	SUB -207, <-120
	MOV 11, @35
	SPL <0, @0
	SUB 20, 29
	ADD #2, <-600
	ADD 2, 0
	ADD #2, <-600
	SUB 2, 2
	SUB 152, 92
	SPL <0, @0
	SPL <0, @0
	SPL <0, @0
	SUB 20, 29
	DJN <0, @0
	SUB @-127, 100
	JMP 11, #6
	SUB @-127, 100
	JMP 11, #6
	SUB 2, 2
	SUB #100, 10
	JMP 11, #6
	SUB 2, 2
	SUB @121, 103
	SUB @121, 103
	SUB -207, <-120
	SUB #100, 10
	SUB #0, 10
	SPL <0, @0
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
