#! /usr/local/bin/vvp
:ivl_version "0.10.0 (devel)" "(s20141205-297-gba31252)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fbce3d02f40 .scope module, "reg_tb" "reg_tb" 2 1;
 .timescale 0 0;
v0x7fbce3d1d5e0_0 .var "clk", 0 0;
v0x7fbce3d1d6a0_0 .var "i1", 4 0;
v0x7fbce3d1d730_0 .var "i2", 4 0;
v0x7fbce3d1d7e0_0 .net "o1", 31 0, L_0x7fbce3d1ddb0;  1 drivers
v0x7fbce3d1d890_0 .net "o2", 31 0, L_0x7fbce3d1e080;  1 drivers
v0x7fbce3d1d960_0 .var "w", 0 0;
v0x7fbce3d1da10_0 .var "wa", 4 0;
v0x7fbce3d1dac0_0 .var "wd", 31 0;
S_0x7fbce3d00040 .scope module, "regtest" "register" 2 39, 3 1 0, S_0x7fbce3d02f40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "write_addr"
    .port_info 1 /INPUT 32 "write_data"
    .port_info 2 /INPUT 5 "read_addr1"
    .port_info 3 /OUTPUT 32 "read_data1"
    .port_info 4 /INPUT 5 "read_addr2"
    .port_info 5 /OUTPUT 32 "read_data2"
    .port_info 6 /INPUT 1 "write"
    .port_info 7 /INPUT 1 "clk"
L_0x7fbce3d1ddb0 .functor BUFZ 32, L_0x7fbce3d1db70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fbce3d1e080 .functor BUFZ 32, L_0x7fbce3d1dea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fbce3d00260_0 .net *"_s0", 31 0, L_0x7fbce3d1db70;  1 drivers
v0x7fbce3d1cab0_0 .net *"_s10", 6 0, L_0x7fbce3d1df30;  1 drivers
L_0x107557050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbce3d1cb50_0 .net *"_s13", 1 0, L_0x107557050;  1 drivers
v0x7fbce3d1cc00_0 .net *"_s2", 6 0, L_0x7fbce3d1dc40;  1 drivers
L_0x107557008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbce3d1ccb0_0 .net *"_s5", 1 0, L_0x107557008;  1 drivers
v0x7fbce3d1cda0_0 .net *"_s8", 31 0, L_0x7fbce3d1dea0;  1 drivers
v0x7fbce3d1ce50_0 .net "clk", 0 0, v0x7fbce3d1d5e0_0;  1 drivers
v0x7fbce3d1cef0_0 .var "k", 5 0;
v0x7fbce3d1cfa0_0 .net "read_addr1", 4 0, v0x7fbce3d1d6a0_0;  1 drivers
v0x7fbce3d1d0b0_0 .net "read_addr2", 4 0, v0x7fbce3d1d730_0;  1 drivers
v0x7fbce3d1d160_0 .net "read_data1", 31 0, L_0x7fbce3d1ddb0;  alias, 1 drivers
v0x7fbce3d1d210_0 .net "read_data2", 31 0, L_0x7fbce3d1e080;  alias, 1 drivers
v0x7fbce3d1d2c0 .array "registers", 31 0, 31 0;
v0x7fbce3d1d360_0 .net "write", 0 0, v0x7fbce3d1d960_0;  1 drivers
v0x7fbce3d1d400_0 .net "write_addr", 4 0, v0x7fbce3d1da10_0;  1 drivers
v0x7fbce3d1d4b0_0 .net "write_data", 31 0, v0x7fbce3d1dac0_0;  1 drivers
E_0x7fbce3d012d0 .event posedge, v0x7fbce3d1ce50_0;
L_0x7fbce3d1db70 .array/port v0x7fbce3d1d2c0, L_0x7fbce3d1dc40;
L_0x7fbce3d1dc40 .concat [ 5 2 0 0], v0x7fbce3d1d6a0_0, L_0x107557008;
L_0x7fbce3d1dea0 .array/port v0x7fbce3d1d2c0, L_0x7fbce3d1df30;
L_0x7fbce3d1df30 .concat [ 5 2 0 0], v0x7fbce3d1d730_0, L_0x107557050;
    .scope S_0x7fbce3d00040;
T_0 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fbce3d1cef0_0, 0, 6;
T_0.0 ;
    %load/vec4 v0x7fbce3d1cef0_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fbce3d1cef0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fbce3d1d2c0, 4, 0;
    %load/vec4 v0x7fbce3d1cef0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x7fbce3d1cef0_0, 0, 6;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x7fbce3d00040;
T_1 ;
    %wait E_0x7fbce3d012d0;
    %load/vec4 v0x7fbce3d1d360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fbce3d1d4b0_0;
    %load/vec4 v0x7fbce3d1d400_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fbce3d1d2c0, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fbce3d02f40;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbce3d1d5e0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fbce3d02f40;
T_3 ;
    %vpi_call 2 9 "$dumpfile", "reg_tb.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fbce3d02f40 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbce3d1d960_0, 0, 1;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x7fbce3d1da10_0, 0, 5;
    %pushi/vec4 1234, 0, 32;
    %store/vec4 v0x7fbce3d1dac0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x7fbce3d1d6a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbce3d1d960_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fbce3d1da10_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbce3d1dac0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbce3d1d960_0, 0, 1;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x7fbce3d1da10_0, 0, 5;
    %pushi/vec4 56781, 0, 32;
    %store/vec4 v0x7fbce3d1dac0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x7fbce3d1d6a0_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x7fbce3d1d730_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbce3d1d960_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fbce3d1da10_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbce3d1dac0_0, 0, 32;
    %delay 2, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fbce3d02f40;
T_4 ;
    %delay 1, 0;
    %load/vec4 v0x7fbce3d1d5e0_0;
    %nor/r;
    %assign/vec4 v0x7fbce3d1d5e0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fbce3d02f40;
T_5 ;
    %vpi_call 2 42 "$monitor", "reg1[%d] = %d : reg2[%d] = %d : write? = %b : regw[%d] = %d", v0x7fbce3d1d6a0_0, v0x7fbce3d1d7e0_0, v0x7fbce3d1d730_0, v0x7fbce3d1d890_0, v0x7fbce3d1d960_0, v0x7fbce3d1da10_0, v0x7fbce3d1dac0_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reg_tb.v";
    "register.v";
