

================================================================
== Vitis HLS Report for 'lu_Pipeline_VITIS_LOOP_12_3'
================================================================
* Date:           Tue May  6 11:35:42 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        lu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      432|  10.000 ns|  2.160 us|    2|  432|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_12_3  |        0|      430|        13|         11|          1|  0 ~ 39|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 11, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 16 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 17 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 18 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln11_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln11"   --->   Operation 19 'read' 'zext_ln11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add_ln15_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln15"   --->   Operation 20 'read' 'add_ln15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %j"   --->   Operation 21 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add_ln15_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln15_1"   --->   Operation 22 'read' 'add_ln15_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add_ln15_1_cast = zext i11 %add_ln15_1_read"   --->   Operation 23 'zext' 'add_ln15_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln11_cast = zext i6 %zext_ln11_read"   --->   Operation 24 'zext' 'zext_ln11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %k"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %reuse_reg"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%k_1 = load i6 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:12]   --->   Operation 30 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %add_ln15_1_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15]   --->   Operation 31 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.61ns)   --->   "%icmp_ln12 = icmp_eq  i6 %k_1, i6 %j_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:12]   --->   Operation 33 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 39, i64 0"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln12 = add i6 %k_1, i6 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:12]   --->   Operation 35 'add' 'add_ln12' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.inc.split, void %for.inc25.loopexit.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:12]   --->   Operation 36 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %k_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 37 'zext' 'zext_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.73ns)   --->   "%add_ln13 = add i11 %add_ln15_read, i11 %zext_ln13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 38 'add' 'add_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i11 %add_ln13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 39 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i64 %A, i64 0, i64 %zext_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 40 'getelementptr' 'A_addr_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %k_1, i5 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 41 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %k_1, i3 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 42 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln13_2 = zext i9 %tmp_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 43 'zext' 'zext_ln13_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln13_1 = add i11 %tmp_4, i11 %zext_ln13_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 44 'add' 'add_ln13_1' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln13_2 = add i11 %add_ln13_1, i11 %zext_ln11_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 45 'add' 'add_ln13_2' <Predicate = (!icmp_ln12)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i11 %add_ln13_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 46 'zext' 'zext_ln13_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i64 %A, i64 0, i64 %zext_ln13_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 47 'getelementptr' 'A_addr_4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 48 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (1.64ns)   --->   "%A_load_2 = load i11 %A_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 49 'load' 'A_load_2' <Predicate = (!icmp_ln12)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>
ST_2 : Operation 50 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 50 'icmp' 'addr_cmp' <Predicate = (!icmp_ln12)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load_1 = load i64 %reuse_addr_reg"   --->   Operation 51 'load' 'reuse_addr_reg_load_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (1.64ns)   --->   "%A_load = load i11 %A_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 52 'load' 'A_load' <Predicate = (!icmp_ln12)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>
ST_2 : Operation 53 [1/1] (1.06ns)   --->   "%addr_cmp13 = icmp_eq  i64 %reuse_addr_reg_load_1, i64 %zext_ln13_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 53 'icmp' 'addr_cmp13' <Predicate = (!icmp_ln12)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load_2 = load i64 %reuse_addr_reg"   --->   Operation 54 'load' 'reuse_addr_reg_load_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.06ns)   --->   "%addr_cmp17 = icmp_eq  i64 %reuse_addr_reg_load_2, i64 %add_ln15_1_cast"   --->   Operation 55 'icmp' 'addr_cmp17' <Predicate = (!icmp_ln12)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %add_ln15_1_cast, i64 %reuse_addr_reg"   --->   Operation 56 'store' 'store_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.38>
ST_2 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln12 = store i6 %add_ln12, i6 %k" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:12]   --->   Operation 57 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.05>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i64 %reuse_reg"   --->   Operation 58 'load' 'reuse_reg_load' <Predicate = (!icmp_ln12 & addr_cmp)> <Delay = 0.00>
ST_3 : Operation 59 [1/2] (1.64ns)   --->   "%A_load_2 = load i11 %A_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 59 'load' 'A_load_2' <Predicate = (!icmp_ln12)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>
ST_3 : Operation 60 [1/1] (0.41ns)   --->   "%reuse_select = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %A_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 60 'select' 'reuse_select' <Predicate = (!icmp_ln12)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%reuse_reg_load_1 = load i64 %reuse_reg"   --->   Operation 61 'load' 'reuse_reg_load_1' <Predicate = (!icmp_ln12 & addr_cmp13)> <Delay = 0.00>
ST_3 : Operation 62 [1/2] (1.64ns)   --->   "%A_load = load i11 %A_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 62 'load' 'A_load' <Predicate = (!icmp_ln12)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>
ST_3 : Operation 63 [1/1] (0.41ns)   --->   "%reuse_select14 = select i1 %addr_cmp13, i64 %reuse_reg_load_1, i64 %A_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 63 'select' 'reuse_select14' <Predicate = (!icmp_ln12)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [2/2] (1.64ns)   --->   "%A_load_3 = load i11 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 64 'load' 'A_load_3' <Predicate = (!icmp_ln12 & !addr_cmp17)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.33>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln13 = bitcast i64 %reuse_select" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 65 'bitcast' 'bitcast_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln13_1 = bitcast i64 %reuse_select14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 66 'bitcast' 'bitcast_ln13_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 67 [5/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln13, i64 %bitcast_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 67 'dmul' 'mul' <Predicate = (!icmp_ln12)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%reuse_reg_load_2 = load i64 %reuse_reg"   --->   Operation 68 'load' 'reuse_reg_load_2' <Predicate = (!icmp_ln12 & addr_cmp17)> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (1.64ns)   --->   "%A_load_3 = load i11 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 69 'load' 'A_load_3' <Predicate = (!icmp_ln12 & !addr_cmp17)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>
ST_4 : Operation 70 [1/1] (0.41ns)   --->   "%reuse_select18 = select i1 %addr_cmp17, i64 %reuse_reg_load_2, i64 %A_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 70 'select' 'reuse_select18' <Predicate = (!icmp_ln12)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 71 [4/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln13, i64 %bitcast_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 71 'dmul' 'mul' <Predicate = (!icmp_ln12)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.33>
ST_6 : Operation 72 [3/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln13, i64 %bitcast_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 72 'dmul' 'mul' <Predicate = (!icmp_ln12)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.33>
ST_7 : Operation 73 [2/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln13, i64 %bitcast_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 73 'dmul' 'mul' <Predicate = (!icmp_ln12)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.33>
ST_8 : Operation 74 [1/5] (3.33ns)   --->   "%mul = dmul i64 %bitcast_ln13, i64 %bitcast_ln13_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 74 'dmul' 'mul' <Predicate = (!icmp_ln12)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.89>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln13_2 = bitcast i64 %reuse_select18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 75 'bitcast' 'bitcast_ln13_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_9 : Operation 76 [5/5] (2.89ns)   --->   "%sub = dsub i64 %bitcast_ln13_2, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 76 'dsub' 'sub' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.89>
ST_10 : Operation 77 [4/5] (2.89ns)   --->   "%sub = dsub i64 %bitcast_ln13_2, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 77 'dsub' 'sub' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.89>
ST_11 : Operation 78 [3/5] (2.89ns)   --->   "%sub = dsub i64 %bitcast_ln13_2, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 78 'dsub' 'sub' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.89>
ST_12 : Operation 79 [2/5] (2.89ns)   --->   "%sub = dsub i64 %bitcast_ln13_2, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 79 'dsub' 'sub' <Predicate = (!icmp_ln12)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.28>
ST_13 : Operation 80 [1/5] (2.89ns)   --->   "%sub = dsub i64 %bitcast_ln13_2, i64 %mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 80 'dsub' 'sub' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln13_3 = bitcast i64 %sub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 81 'bitcast' 'bitcast_ln13_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.38ns)   --->   "%store_ln13 = store i64 %bitcast_ln13_3, i64 %reuse_reg" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 82 'store' 'store_ln13' <Predicate = true> <Delay = 0.38>

State 14 <SV = 13> <Delay = 1.64>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:8]   --->   Operation 83 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (1.64ns)   --->   "%store_ln13 = store i64 %bitcast_ln13_3, i11 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13]   --->   Operation 84 'store' 'store_ln13' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1600> <RAM>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:12]   --->   Operation 85 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ add_ln15_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ j]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg        (alloca           ) [ 011000000000000]
reuse_reg             (alloca           ) [ 011111111111110]
k                     (alloca           ) [ 011000000000000]
zext_ln11_read        (read             ) [ 000000000000000]
add_ln15_read         (read             ) [ 001000000000000]
j_read                (read             ) [ 001000000000000]
add_ln15_1_read       (read             ) [ 000000000000000]
add_ln15_1_cast       (zext             ) [ 001000000000000]
zext_ln11_cast        (zext             ) [ 001000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
store_ln0             (store            ) [ 000000000000000]
br_ln0                (br               ) [ 000000000000000]
k_1                   (load             ) [ 000000000000000]
A_addr                (getelementptr    ) [ 011111111111111]
specpipeline_ln0      (specpipeline     ) [ 000000000000000]
icmp_ln12             (icmp             ) [ 011111111111100]
empty                 (speclooptripcount) [ 000000000000000]
add_ln12              (add              ) [ 000000000000000]
br_ln12               (br               ) [ 000000000000000]
zext_ln13             (zext             ) [ 000000000000000]
add_ln13              (add              ) [ 000000000000000]
zext_ln13_1           (zext             ) [ 000000000000000]
A_addr_3              (getelementptr    ) [ 000100000000000]
tmp_4                 (bitconcatenate   ) [ 000000000000000]
tmp_5                 (bitconcatenate   ) [ 000000000000000]
zext_ln13_2           (zext             ) [ 000000000000000]
add_ln13_1            (add              ) [ 000000000000000]
add_ln13_2            (add              ) [ 000000000000000]
zext_ln13_3           (zext             ) [ 000000000000000]
A_addr_4              (getelementptr    ) [ 000100000000000]
reuse_addr_reg_load   (load             ) [ 000000000000000]
addr_cmp              (icmp             ) [ 000100000000000]
reuse_addr_reg_load_1 (load             ) [ 000000000000000]
addr_cmp13            (icmp             ) [ 000100000000000]
reuse_addr_reg_load_2 (load             ) [ 000000000000000]
addr_cmp17            (icmp             ) [ 000110000000000]
store_ln0             (store            ) [ 000000000000000]
store_ln12            (store            ) [ 000000000000000]
reuse_reg_load        (load             ) [ 000000000000000]
A_load_2              (load             ) [ 000000000000000]
reuse_select          (select           ) [ 000010000000000]
reuse_reg_load_1      (load             ) [ 000000000000000]
A_load                (load             ) [ 000000000000000]
reuse_select14        (select           ) [ 000010000000000]
bitcast_ln13          (bitcast          ) [ 000001111000000]
bitcast_ln13_1        (bitcast          ) [ 000001111000000]
reuse_reg_load_2      (load             ) [ 000000000000000]
A_load_3              (load             ) [ 000000000000000]
reuse_select18        (select           ) [ 000001111100000]
mul                   (dmul             ) [ 011000000111110]
bitcast_ln13_2        (bitcast          ) [ 011000000011110]
sub                   (dsub             ) [ 000000000000000]
bitcast_ln13_3        (bitcast          ) [ 000100000000001]
store_ln13            (store            ) [ 000000000000000]
specloopname_ln8      (specloopname     ) [ 000000000000000]
store_ln13            (store            ) [ 000000000000000]
br_ln12               (br               ) [ 000000000000000]
ret_ln0               (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln15_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln15_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="j">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add_ln15">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln15"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="reuse_addr_reg_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="reuse_reg_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="k_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="zext_ln11_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="6" slack="0"/>
<pin id="68" dir="0" index="1" bw="6" slack="0"/>
<pin id="69" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln11_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="add_ln15_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="11" slack="0"/>
<pin id="74" dir="0" index="1" bw="11" slack="0"/>
<pin id="75" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln15_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="j_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="6" slack="0"/>
<pin id="81" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="j_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="add_ln15_1_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="11" slack="0"/>
<pin id="86" dir="0" index="1" bw="11" slack="0"/>
<pin id="87" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln15_1_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="A_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="11" slack="1"/>
<pin id="94" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="A_addr_3_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="64" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="11" slack="0"/>
<pin id="101" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_3/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="A_addr_4_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="11" slack="0"/>
<pin id="108" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_4/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="11" slack="0"/>
<pin id="113" dir="0" index="1" bw="64" slack="1"/>
<pin id="114" dir="0" index="2" bw="0" slack="0"/>
<pin id="116" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="117" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="118" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="64" slack="0"/>
<pin id="119" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load_2/2 A_load/2 A_load_3/3 store_ln13/14 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="1"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub/9 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="2"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/3 reuse_reg_load_2/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln15_1_cast_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="11" slack="0"/>
<pin id="135" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln15_1_cast/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln11_cast_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="0"/>
<pin id="139" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_cast/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln0_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="6" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln0_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln0_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="64" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="k_1_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="1"/>
<pin id="158" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln12_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="6" slack="0"/>
<pin id="161" dir="0" index="1" bw="6" slack="1"/>
<pin id="162" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln12_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln13_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln13_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="11" slack="1"/>
<pin id="176" dir="0" index="1" bw="6" slack="0"/>
<pin id="177" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln13_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="11" slack="0"/>
<pin id="181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_4_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="11" slack="0"/>
<pin id="186" dir="0" index="1" bw="6" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_5_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="9" slack="0"/>
<pin id="194" dir="0" index="1" bw="6" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln13_2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="9" slack="0"/>
<pin id="202" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_2/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln13_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="11" slack="0"/>
<pin id="206" dir="0" index="1" bw="9" slack="0"/>
<pin id="207" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln13_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="11" slack="0"/>
<pin id="212" dir="0" index="1" bw="6" slack="1"/>
<pin id="213" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_2/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln13_3_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="11" slack="0"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_3/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="reuse_addr_reg_load_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="1"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="addr_cmp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="0" index="1" bw="11" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="reuse_addr_reg_load_1_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="1"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load_1/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="addr_cmp13_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="11" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp13/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="reuse_addr_reg_load_2_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="1"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load_2/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="addr_cmp17_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="0" index="1" bw="11" slack="1"/>
<pin id="244" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp17/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln0_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="11" slack="1"/>
<pin id="248" dir="0" index="1" bw="64" slack="1"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln12_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="0"/>
<pin id="252" dir="0" index="1" bw="6" slack="1"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="reuse_select_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="64" slack="0"/>
<pin id="258" dir="0" index="2" bw="64" slack="0"/>
<pin id="259" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="reuse_reg_load_1_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="2"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load_1/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="reuse_select14_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="0" index="2" bw="64" slack="0"/>
<pin id="269" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select14/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="bitcast_ln13_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="1"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="bitcast_ln13_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="1"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13_1/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="reuse_select18_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="2"/>
<pin id="282" dir="0" index="1" bw="64" slack="0"/>
<pin id="283" dir="0" index="2" bw="64" slack="0"/>
<pin id="284" dir="1" index="3" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select18/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="bitcast_ln13_2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="5"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13_2/9 "/>
</bind>
</comp>

<comp id="291" class="1004" name="bitcast_ln13_3_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="0"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13_3/13 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln13_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="0"/>
<pin id="297" dir="0" index="1" bw="64" slack="12"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/13 "/>
</bind>
</comp>

<comp id="300" class="1005" name="reuse_addr_reg_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="309" class="1005" name="reuse_reg_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="0"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="317" class="1005" name="k_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="0"/>
<pin id="319" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="324" class="1005" name="add_ln15_read_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="11" slack="1"/>
<pin id="326" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_read "/>
</bind>
</comp>

<comp id="329" class="1005" name="j_read_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="6" slack="1"/>
<pin id="331" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_read "/>
</bind>
</comp>

<comp id="334" class="1005" name="add_ln15_1_cast_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="1"/>
<pin id="336" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_1_cast "/>
</bind>
</comp>

<comp id="341" class="1005" name="zext_ln11_cast_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="11" slack="1"/>
<pin id="343" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln11_cast "/>
</bind>
</comp>

<comp id="346" class="1005" name="A_addr_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="1"/>
<pin id="348" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="352" class="1005" name="icmp_ln12_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="356" class="1005" name="A_addr_3_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="11" slack="1"/>
<pin id="358" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_3 "/>
</bind>
</comp>

<comp id="361" class="1005" name="A_addr_4_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="11" slack="1"/>
<pin id="363" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_4 "/>
</bind>
</comp>

<comp id="366" class="1005" name="addr_cmp_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="1"/>
<pin id="368" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="371" class="1005" name="addr_cmp13_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp13 "/>
</bind>
</comp>

<comp id="376" class="1005" name="addr_cmp17_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="addr_cmp17 "/>
</bind>
</comp>

<comp id="381" class="1005" name="reuse_select_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="1"/>
<pin id="383" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="reuse_select "/>
</bind>
</comp>

<comp id="386" class="1005" name="reuse_select14_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="1"/>
<pin id="388" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="reuse_select14 "/>
</bind>
</comp>

<comp id="391" class="1005" name="bitcast_ln13_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="1"/>
<pin id="393" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln13 "/>
</bind>
</comp>

<comp id="396" class="1005" name="bitcast_ln13_1_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="1"/>
<pin id="398" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln13_1 "/>
</bind>
</comp>

<comp id="401" class="1005" name="reuse_select18_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="5"/>
<pin id="403" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="reuse_select18 "/>
</bind>
</comp>

<comp id="406" class="1005" name="mul_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="1"/>
<pin id="408" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="411" class="1005" name="bitcast_ln13_2_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="1"/>
<pin id="413" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln13_2 "/>
</bind>
</comp>

<comp id="416" class="1005" name="bitcast_ln13_3_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="1"/>
<pin id="418" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln13_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="120"><net_src comp="97" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="121"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="136"><net_src comp="84" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="66" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="163"><net_src comp="156" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="156" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="156" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="170" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="174" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="189"><net_src comp="42" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="156" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="44" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="46" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="156" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="48" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="192" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="184" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="200" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="210" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="227"><net_src comp="220" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="179" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="236"><net_src comp="229" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="215" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="245"><net_src comp="238" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="254"><net_src comp="164" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="130" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="261"><net_src comp="111" pin="7"/><net_sink comp="255" pin=2"/></net>

<net id="270"><net_src comp="262" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="271"><net_src comp="111" pin="3"/><net_sink comp="265" pin=2"/></net>

<net id="275"><net_src comp="272" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="279"><net_src comp="276" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="285"><net_src comp="130" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="286"><net_src comp="111" pin="7"/><net_sink comp="280" pin=2"/></net>

<net id="290"><net_src comp="287" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="294"><net_src comp="122" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="54" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="306"><net_src comp="300" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="307"><net_src comp="300" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="308"><net_src comp="300" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="312"><net_src comp="58" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="320"><net_src comp="62" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="327"><net_src comp="72" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="332"><net_src comp="78" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="337"><net_src comp="133" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="340"><net_src comp="334" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="344"><net_src comp="137" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="349"><net_src comp="90" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="355"><net_src comp="159" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="97" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="364"><net_src comp="104" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="369"><net_src comp="223" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="374"><net_src comp="232" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="379"><net_src comp="241" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="384"><net_src comp="255" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="389"><net_src comp="265" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="394"><net_src comp="272" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="399"><net_src comp="276" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="404"><net_src comp="280" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="409"><net_src comp="126" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="414"><net_src comp="287" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="419"><net_src comp="291" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="111" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {14 }
 - Input state : 
	Port: lu_Pipeline_VITIS_LOOP_12_3 : A | {2 3 4 }
	Port: lu_Pipeline_VITIS_LOOP_12_3 : add_ln15_1 | {1 }
	Port: lu_Pipeline_VITIS_LOOP_12_3 : j | {1 }
	Port: lu_Pipeline_VITIS_LOOP_12_3 : add_ln15 | {1 }
	Port: lu_Pipeline_VITIS_LOOP_12_3 : zext_ln11 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln12 : 1
		add_ln12 : 1
		br_ln12 : 2
		zext_ln13 : 1
		add_ln13 : 2
		zext_ln13_1 : 3
		A_addr_3 : 4
		tmp_4 : 1
		tmp_5 : 1
		zext_ln13_2 : 2
		add_ln13_1 : 3
		add_ln13_2 : 4
		zext_ln13_3 : 5
		A_addr_4 : 6
		A_load_2 : 5
		addr_cmp : 4
		A_load : 7
		addr_cmp13 : 6
		addr_cmp17 : 1
		store_ln12 : 2
	State 3
		reuse_select : 1
		reuse_select14 : 1
	State 4
		mul : 1
		reuse_select18 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
		sub : 1
	State 10
	State 11
	State 12
	State 13
		bitcast_ln13_3 : 1
		store_ln13 : 2
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   dadd   |         grp_fu_122         |    3    |   457   |   698   |
|----------|----------------------------|---------|---------|---------|
|   dmul   |         grp_fu_126         |    8    |   312   |   109   |
|----------|----------------------------|---------|---------|---------|
|          |     reuse_select_fu_255    |    0    |    0    |    63   |
|  select  |    reuse_select14_fu_265   |    0    |    0    |    63   |
|          |    reuse_select18_fu_280   |    0    |    0    |    63   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln12_fu_159      |    0    |    0    |    10   |
|   icmp   |       addr_cmp_fu_223      |    0    |    0    |    29   |
|          |      addr_cmp13_fu_232     |    0    |    0    |    29   |
|          |      addr_cmp17_fu_241     |    0    |    0    |    29   |
|----------|----------------------------|---------|---------|---------|
|          |       add_ln12_fu_164      |    0    |    0    |    13   |
|    add   |       add_ln13_fu_174      |    0    |    0    |    18   |
|          |      add_ln13_1_fu_204     |    0    |    0    |    17   |
|          |      add_ln13_2_fu_210     |    0    |    0    |    17   |
|----------|----------------------------|---------|---------|---------|
|          |  zext_ln11_read_read_fu_66 |    0    |    0    |    0    |
|   read   |  add_ln15_read_read_fu_72  |    0    |    0    |    0    |
|          |      j_read_read_fu_78     |    0    |    0    |    0    |
|          | add_ln15_1_read_read_fu_84 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   add_ln15_1_cast_fu_133   |    0    |    0    |    0    |
|          |    zext_ln11_cast_fu_137   |    0    |    0    |    0    |
|   zext   |      zext_ln13_fu_170      |    0    |    0    |    0    |
|          |     zext_ln13_1_fu_179     |    0    |    0    |    0    |
|          |     zext_ln13_2_fu_200     |    0    |    0    |    0    |
|          |     zext_ln13_3_fu_215     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        tmp_4_fu_184        |    0    |    0    |    0    |
|          |        tmp_5_fu_192        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    11   |   769   |   1158  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    A_addr_3_reg_356   |   11   |
|    A_addr_4_reg_361   |   11   |
|     A_addr_reg_346    |   11   |
|add_ln15_1_cast_reg_334|   64   |
| add_ln15_read_reg_324 |   11   |
|   addr_cmp13_reg_371  |    1   |
|   addr_cmp17_reg_376  |    1   |
|    addr_cmp_reg_366   |    1   |
| bitcast_ln13_1_reg_396|   64   |
| bitcast_ln13_2_reg_411|   64   |
| bitcast_ln13_3_reg_416|   64   |
|  bitcast_ln13_reg_391 |   64   |
|   icmp_ln12_reg_352   |    1   |
|     j_read_reg_329    |    6   |
|       k_reg_317       |    6   |
|      mul_reg_406      |   64   |
| reuse_addr_reg_reg_300|   64   |
|   reuse_reg_reg_309   |   64   |
| reuse_select14_reg_386|   64   |
| reuse_select18_reg_401|   64   |
|  reuse_select_reg_381 |   64   |
| zext_ln11_cast_reg_341|   11   |
+-----------------------+--------+
|         Total         |   775  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_111 |  p0  |   3  |  11  |   33   ||    14   |
| grp_access_fu_111 |  p2  |   3  |   0  |    0   ||    14   |
|     grp_fu_122    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_126    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_126    |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   417  || 2.00071 ||    55   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   769  |  1158  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   55   |
|  Register |    -   |    -   |   775  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    2   |  1544  |  1213  |
+-----------+--------+--------+--------+--------+
