## Code Generation

- *(DAC'24)* Tsai, YunDa, Mingjie Liu, and Haoxing Ren. "RTLFixer: Automatically fixing RTL syntax errors with large language model." Proceedings of the 61st ACM/IEEE Design Automation Conference. 2024. [[paper](https://arxiv.org/pdf/2311.16543)]
- (*TODAES'24*) Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback [[paper](https://dl.acm.org/doi/pdf/10.1145/3723876)]
- ComplexVCoder: An LLM-Driven Framework for Systematic Generation of Complex Verilog Code [[paper](https://arxiv.org/pdf/2504.20653)]