# do LogicalStep_Lab3.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:00:33 on Feb 11,2020
# vlog -work work LogicalStep_Lab3_top.vo 
# -- Compiling module LogicalStep_Lab3_top
# 
# Top level modules:
# 	LogicalStep_Lab3_top
# End time: 16:00:34 on Feb 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:00:34 on Feb 11,2020
# vlog -work work sim4.vwf.vt 
# -- Compiling module LogicalStep_Lab3_top_vlg_vec_tst
# 
# Top level modules:
# 	LogicalStep_Lab3_top_vlg_vec_tst
# End time: 16:00:34 on Feb 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.LogicalStep_Lab3_top_vlg_vec_tst -voptargs=""+acc"" 
# Start time: 16:00:34 on Feb 11,2020
# Loading work.LogicalStep_Lab3_top_vlg_vec_tst
# Loading work.LogicalStep_Lab3_top
# ** Warning: (vsim-3017) LogicalStep_Lab3_top.vo(719): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /LogicalStep_Lab3_top_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC1~  File: nofile
# ** Warning: (vsim-3722) LogicalStep_Lab3_top.vo(719): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Note: $finish    : sim4.vwf.vt(55)
#    Time: 1 us  Iteration: 0  Instance: /LogicalStep_Lab3_top_vlg_vec_tst
# End time: 16:00:34 on Feb 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
