###############################################################################
#
# IAR ELF Linker V8.40.1.212/W32 for ARM                  28/Mar/2024  00:00:49
# Copyright 2007-2019 IAR Systems AB.
#
#    Output file  =  E:\STM32_DMA\Debug\Exe\capture_ir.out
#    Map file     =  E:\STM32_DMA\Debug\List\capture_ir.map
#    Command line =
#        -f C:\Users\thinh\AppData\Local\Temp\EWF47C.tmp
#        (E:\STM32_DMA\Debug\Obj\common.o E:\STM32_DMA\Debug\Obj\cortex_m3.o
#        E:\STM32_DMA\Debug\Obj\gpio.o E:\STM32_DMA\Debug\Obj\main.o
#        E:\STM32_DMA\Debug\Obj\startup_stm32f103cx.o --no_out_extension -o
#        E:\STM32_DMA\Debug\Exe\capture_ir.out --map
#        E:\STM32_DMA\Debug\List\capture_ir.map --config "C:\Program Files
#        (x86)\IAR Systems\Embedded Workbench
#        8.3\arm\config\linker\ST\stm32f103x8.icf" --semihosting --entry
#        __iar_program_start --vfe --text_out locale)
#
###############################################################################

*******************************************************************************
*** RUNTIME MODEL ATTRIBUTES
***

CppFlavor       = *
__SystemLibrary = DLib
__dlib_version  = 6


*******************************************************************************
*** HEAP SELECTION
***

The basic heap was selected because no calls to memory allocation
functions were found in the application outside of system library
functions, and there are calls to deallocation functions in the
application.


*******************************************************************************
*** PLACEMENT SUMMARY
***

"A0":  place at address 0x800'0000 { ro section .intvec };
"P1":  place in [from 0x800'0000 to 0x800'ffff] { ro };
define block CSTACK with size = 2K, alignment = 8 { };
define block HEAP with size = 2K, alignment = 8 { };
"P2":  place in [from 0x2000'0000 to 0x2000'4fff] {
          rw, block CSTACK, block HEAP };

  Section          Kind         Address   Size  Object
  -------          ----         -------   ----  ------
"A0":                                     0xec
  .intvec          ro code   0x800'0000   0xec  startup_stm32f103cx.o [1]
                           - 0x800'00ec   0xec

"P1":                                    0x25c
  .text            ro code   0x800'00ec   0xbc  main.o [1]
  .text            ro code   0x800'01a8   0x3a  zero_init3.o [3]
  .text            ro code   0x800'01e4   0x28  data_init.o [3]
  .iar.init_table  const     0x800'020c   0x10  - Linker created -
  .text            ro code   0x800'021c   0x1e  cmain.o [3]
  .text            ro code   0x800'023a    0x4  low_level_init.o [2]
  .text            ro code   0x800'023e    0x4  exit.o [2]
  .text            ro code   0x800'0244    0xa  cexit.o [3]
  .text            ro code   0x800'0250   0x14  exit.o [4]
  .text            ro code   0x800'0264    0xc  cstartup_M.o [3]
  .text            ro code   0x800'0270    0x8  startup_stm32f103cx.o [1]
  .text            ro code   0x800'0278    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'027c    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'0280    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'0284    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'0288    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'028c    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'0290    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'0294    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'0298    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'029c    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'02a0    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'02a4    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'02a8    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'02ac    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'02b0    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'02b4    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'02b8    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'02bc    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'02c0    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'02c4    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'02c8    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'02cc    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'02d0    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'02d4    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'02d8    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'02dc    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'02e0    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'02e4    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'02e8    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'02ec    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'02f0    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'02f4    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'02f8    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'02fc    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'0300    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'0304    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'0308    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'030c    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'0310    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'0314    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'0318    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'031c    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'0320    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'0324    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'0328    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'032c    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'0330    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'0334    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'0338    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'033c    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'0340    0x4  startup_stm32f103cx.o [1]
  .text            ro code   0x800'0344    0x4  startup_stm32f103cx.o [1]
  .rodata          const     0x800'0348    0x0  zero_init3.o [3]
                           - 0x800'0348  0x25c

"P2", part 1 of 2:                       0x114
  .bss             zero     0x2000'0000   0x88  main.o [1]
  .bss             zero     0x2000'0088   0x88  main.o [1]
  .bss             zero     0x2000'0110    0x4  main.o [1]
                          - 0x2000'0114  0x114

"P2", part 2 of 2:                       0x800
  CSTACK                    0x2000'0118  0x800  <Block>
    CSTACK         uninit   0x2000'0118  0x800  <Block tail>
                          - 0x2000'0918  0x800

Absolute sections, part 1 of 3:            0x4
  .noinit          uninit   0xe000'e008    0x4  cortex_m3.o [1]
                          - 0xe000'e00c    0x4

Absolute sections, part 2 of 3:           0x10
  .noinit          uninit   0xe000'e010   0x10  cortex_m3.o [1]
                          - 0xe000'e020   0x10

Absolute sections, part 3 of 3:          0xe04
  .noinit          uninit   0xe000'e100  0xe04  cortex_m3.o [1]
                          - 0xe000'ef04  0xe04

Unused ranges:

         From           To    Size
         ----           --    ----
   0x800'0348   0x800'ffff  0xfcb8
  0x2000'0114  0x2000'0117     0x4
  0x2000'0918  0x2000'4fff  0x46e8


*******************************************************************************
*** INIT TABLE
***

          Address      Size
          -------      ----
Zero (__iar_zero_init3)
    1 destination range, total size 0x114:
          0x2000'0000  0x114



*******************************************************************************
*** MODULE SUMMARY
***

    Module                 ro code  ro data  rw data  rw data
                                                       (abs)
    ------                 -------  -------  -------  -------
command line/config:
    ---------------------------------------------------------
    Total:

E:\STM32_DMA\Debug\Obj: [1]
    cortex_m3.o                                         3'608
    main.o                     188               276
    startup_stm32f103cx.o      452
    ---------------------------------------------------------
    Total:                     640               276    3'608

dl7M_tln.a: [2]
    exit.o                       4
    low_level_init.o             4
    ---------------------------------------------------------
    Total:                       8

rt7M_tl.a: [3]
    cexit.o                     10
    cmain.o                     30
    cstartup_M.o                12
    data_init.o                 40
    zero_init3.o                58
    ---------------------------------------------------------
    Total:                     150

shb_l.a: [4]
    exit.o                      20
    ---------------------------------------------------------
    Total:                      20

    Gaps                         6
    Linker created                       16    2'048
-------------------------------------------------------------
    Grand Total:               824       16    2'324    3'608


*******************************************************************************
*** ENTRY LIST
***

Entry                       Address   Size  Type      Object
-----                       -------   ----  ----      ------
.iar.init_table$$Base    0x800'020c          --   Gb  - Linker created -
.iar.init_table$$Limit   0x800'021c          --   Gb  - Linker created -
?main                    0x800'021d         Code  Gb  cmain.o [3]
CSTACK$$Base            0x2000'0118          --   Gb  - Linker created -
CSTACK$$Limit           0x2000'0918          --   Gb  - Linker created -
NVIC                    0xe000'e100  0xe04  Data  Gb  cortex_m3.o [1]
Region$$Table$$Base      0x800'020c          --   Gb  - Linker created -
Region$$Table$$Limit     0x800'021c          --   Gb  - Linker created -
SCB_ACTLR               0xe000'e008    0x4  Data  Gb  cortex_m3.o [1]
STK                     0xe000'e010   0x10  Data  Gb  cortex_m3.o [1]
__cmain                  0x800'021d         Code  Gb  cmain.o [3]
__exit                   0x800'0251   0x14  Code  Gb  exit.o [4]
__iar_data_init3         0x800'01e5   0x28  Code  Gb  data_init.o [3]
__iar_program_start      0x800'0265         Code  Gb  cstartup_M.o [3]
__iar_zero_init3         0x800'01a9   0x3a  Code  Gb  zero_init3.o [3]
__low_level_init         0x800'023b    0x4  Code  Gb  low_level_init.o [2]
__vector_table           0x800'0000         Data  Gb  startup_stm32f103cx.o [1]
_call_main               0x800'0229         Code  Gb  cmain.o [3]
_exit                    0x800'0245         Code  Gb  cexit.o [3]
_main                    0x800'0237         Code  Gb  cmain.o [3]
count                   0x2000'0110    0x4  Data  Gb  main.o [1]
destiny                 0x2000'0088   0x88  Data  Gb  main.o [1]
exit                     0x800'023f    0x4  Code  Gb  exit.o [2]
main                     0x800'00ed   0xbc  Code  Gb  main.o [1]
source                  0x2000'0000   0x88  Data  Gb  main.o [1]


[1] = E:\STM32_DMA\Debug\Obj
[2] = dl7M_tln.a
[3] = rt7M_tl.a
[4] = shb_l.a

    824 bytes of readonly  code memory
     16 bytes of readonly  data memory
  2'324 bytes of readwrite data memory (+ 3'608 absolute)

Errors: none
Warnings: none
