0.7
2020.1
May 27 2020
20:09:33
C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.srcs/sim_1/new/tb_RCA.v,1667513969,verilog,,,,tb_RCA,,,,,,,,
C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.srcs/sources_1/new/RCA_4bits.v,1667514113,verilog,,C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.srcs/sources_1/new/full_adder.v,,RCA_4bits,,,,,,,,
C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.srcs/sources_1/new/full_adder.v,1667513817,verilog,,C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.srcs/sources_1/new/register_logic.v,,full_adder,,,,,,,,
C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.srcs/sources_1/new/register_logic.v,1667513792,verilog,,C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.srcs/sim_1/new/tb_RCA.v,,register_logic,,,,,,,,
