$date
	Sat Oct 22 19:54:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#690510
b101 &
b101 %
1$
b101 !
1"
#690511
0"
#690514
b10000 &
b10000 %
#690518
b1000 &
b1000 %
#690522
b100 &
b100 %
#690526
b10 &
b10 %
#690530
b1 &
b1 %
1#
#690534
b0 &
0#
b0 %
0$
#1698580
b10110 !
1"
#1698582
b10110 &
b10110 %
1$
#1698583
0"
#1698586
b1011 &
b1011 %
#1698590
b100010 &
b100010 %
#1698594
b10001 &
b10001 %
#1698598
b110100 &
b110100 %
#1698602
b11010 &
b11010 %
#1698606
b1101 &
b1101 %
#1698610
b101000 &
b101000 %
#1698614
b10100 &
b10100 %
#1698618
b1010 &
b1010 %
#1698622
b101 &
b101 %
#1698626
b10000 &
b10000 %
#1698630
b1000 &
b1000 %
#1698634
b100 &
b100 %
#1698638
b10 &
b10 %
#1698642
b1 &
b1 %
1#
#1698646
b0 &
0#
b0 %
0$
#2716511
b1100 !
1"
#2716514
b1100 &
b1100 %
1$
#2716515
0"
#2716518
b110 &
b110 %
#2716522
b11 &
b11 %
#2716526
b1010 &
b1010 %
#2716530
b101 &
b101 %
#2716534
b10000 &
b10000 %
#2716538
b1000 &
b1000 %
#2716542
b100 &
b100 %
#2716546
b10 &
b10 %
#2716550
b1 &
1#
b1 %
#2716554
b0 &
b0 %
0#
0$
#4500012
