ADD R2 = R5 + R6
000000 0010 0101 00000000000000 0110
940006

NAND R15 = !(R10 & R4)
000001 1111 1010 00000000000000 0100
7E80004

NOT R13 = ~R14
000010 1101 1110 000000000000000000
B780000

ADDI R5 = R8 + 28
010000 0101 1000 000000000000011100 
4160001C

RSHIFT R12 = R11 >> 5
010001 1100 1011 000000000000000101
472C0005

ANDI R2 = R9 & 99
010010 0010 1001 000000000001100011
48A40063

LDADR R8 = PC +1 +4
011000 1000 0000 000000000000000100
6200 0004

LW R11 = MEM[R2 + 32]
010100 1011 0010 000000000000100000
52C80020

LB R10 = MEM[R4 - 1]
010101 1010 0100 111111111111111111
5693FFFF

SW MEM[R10 - 4] = R1
010110 0001 1010 111111111111111100
586BFFFC

SB MEM[R12 - 128] = R6
010111 0110 1100 111111111110000000
5DB3FF80

JALR R7, R8
100000 0111 1000 000000000000000000
81E00000

BEQ IF(R3 == R4) THEN PC = PC +1 + 64
100001 0011 0100 000000000001000000
84D00040
