Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 13 01:45:14 2023
| Host         : LAPTOP-NUP5ASSV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (200)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (491)
5. checking no_input_delay (5)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (200)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: debugger/capture_scan/TCK (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: debugger/config_scan/TCK (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: debugger/data_scan/TCK (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: debugger/info_scan/TCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (491)
--------------------------------------------------
 There are 491 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.733     -399.323                    243                 2673        0.051        0.000                      0                 2673        4.020        0.000                       0                  1066  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -2.733     -399.323                    243                 2673        0.051        0.000                      0                 2673        4.020        0.000                       0                  1066  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          243  Failing Endpoints,  Worst Slack       -2.733ns,  Total Violation     -399.323ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.733ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/regfile/M_reg_guess_helper_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.631ns  (logic 5.104ns (40.409%)  route 7.527ns (59.591%))
  Logic Levels:           9  (DSP48E1=1 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.559     5.143    man/clk_IBUF_BUFG
    SLICE_X53Y56         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  man/FSM_onehot_M_phase_q_reg[24]/Q
                         net (fo=10, routed)          0.810     6.409    man/alu16/add/Q[9]
    SLICE_X52Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.533 r  man/alu16/add/M_reg_temp_q[15]_i_14/O
                         net (fo=3, routed)           0.416     6.949    man/alu16/add/FSM_onehot_M_phase_q_reg[15]
    SLICE_X53Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.073 r  man/alu16/add/out0_i_113/O
                         net (fo=56, routed)          1.014     8.087    man/regfile/M_regfile_rb[1]
    SLICE_X52Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.211 r  man/regfile/out0_i_70/O
                         net (fo=1, routed)           0.814     9.025    man/regfile/out0_i_70_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.149 r  man/regfile/out0_i_24/O
                         net (fo=1, routed)           0.735     9.884    man/sel_mux/out0_20[9]
    SLICE_X51Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.008 r  man/sel_mux/out0_i_3/O
                         net (fo=7, routed)           0.765    10.773    man/alu16/mult/M_alu16_b[13]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[13]_P[6])
                                                      3.656    14.429 r  man/alu16/mult/out0/P[6]
                         net (fo=1, routed)           0.625    15.054    man/alu16/mult/out0_n_99
    SLICE_X51Y56         LUT2 (Prop_lut2_I1_O)        0.124    15.178 r  man/alu16/mult/M_reg_temp_q[6]_i_13/O
                         net (fo=3, routed)           0.827    16.006    man/regfile/M_reg_error_q_reg[6]_2
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124    16.130 r  man/regfile/M_reg_temp_q[6]_i_7/O
                         net (fo=1, routed)           0.510    16.640    man/regfile/M_reg_temp_q[6]_i_7_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.124    16.764 r  man/regfile/M_reg_temp_q[6]_i_1/O
                         net (fo=14, routed)          1.010    17.774    man/regfile/M_alu16_out[6]
    SLICE_X52Y56         FDRE                                         r  man/regfile/M_reg_guess_helper_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.442    14.846    man/regfile/clk_IBUF_BUFG
    SLICE_X52Y56         FDRE                                         r  man/regfile/M_reg_guess_helper_q_reg[6]/C
                         clock pessimism              0.275    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X52Y56         FDRE (Setup_fdre_C_D)       -0.045    15.041    man/regfile/M_reg_guess_helper_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -17.774    
  -------------------------------------------------------------------
                         slack                                 -2.733    

Slack (VIOLATED) :        -2.642ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/regfile/M_reg_temp_counter_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.552ns  (logic 5.104ns (40.662%)  route 7.448ns (59.338%))
  Logic Levels:           9  (DSP48E1=1 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.559     5.143    man/clk_IBUF_BUFG
    SLICE_X53Y56         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  man/FSM_onehot_M_phase_q_reg[24]/Q
                         net (fo=10, routed)          0.810     6.409    man/alu16/add/Q[9]
    SLICE_X52Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.533 r  man/alu16/add/M_reg_temp_q[15]_i_14/O
                         net (fo=3, routed)           0.416     6.949    man/alu16/add/FSM_onehot_M_phase_q_reg[15]
    SLICE_X53Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.073 r  man/alu16/add/out0_i_113/O
                         net (fo=56, routed)          1.014     8.087    man/regfile/M_regfile_rb[1]
    SLICE_X52Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.211 r  man/regfile/out0_i_70/O
                         net (fo=1, routed)           0.814     9.025    man/regfile/out0_i_70_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.149 r  man/regfile/out0_i_24/O
                         net (fo=1, routed)           0.735     9.884    man/sel_mux/out0_20[9]
    SLICE_X51Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.008 r  man/sel_mux/out0_i_3/O
                         net (fo=7, routed)           0.765    10.773    man/alu16/mult/M_alu16_b[13]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[13]_P[6])
                                                      3.656    14.429 r  man/alu16/mult/out0/P[6]
                         net (fo=1, routed)           0.625    15.054    man/alu16/mult/out0_n_99
    SLICE_X51Y56         LUT2 (Prop_lut2_I1_O)        0.124    15.178 r  man/alu16/mult/M_reg_temp_q[6]_i_13/O
                         net (fo=3, routed)           0.827    16.006    man/regfile/M_reg_error_q_reg[6]_2
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124    16.130 r  man/regfile/M_reg_temp_q[6]_i_7/O
                         net (fo=1, routed)           0.510    16.640    man/regfile/M_reg_temp_q[6]_i_7_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.124    16.764 r  man/regfile/M_reg_temp_q[6]_i_1/O
                         net (fo=14, routed)          0.931    17.695    man/regfile/M_alu16_out[6]
    SLICE_X50Y59         FDRE                                         r  man/regfile/M_reg_temp_counter_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.440    14.844    man/regfile/clk_IBUF_BUFG
    SLICE_X50Y59         FDRE                                         r  man/regfile/M_reg_temp_counter_q_reg[6]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X50Y59         FDRE (Setup_fdre_C_D)       -0.028    15.053    man/regfile/M_reg_temp_counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -17.695    
  -------------------------------------------------------------------
                         slack                                 -2.642    

Slack (VIOLATED) :        -2.609ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/regfile/M_reg_guess_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.521ns  (logic 5.104ns (40.765%)  route 7.417ns (59.235%))
  Logic Levels:           9  (DSP48E1=1 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.559     5.143    man/clk_IBUF_BUFG
    SLICE_X53Y56         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  man/FSM_onehot_M_phase_q_reg[24]/Q
                         net (fo=10, routed)          0.810     6.409    man/alu16/add/Q[9]
    SLICE_X52Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.533 r  man/alu16/add/M_reg_temp_q[15]_i_14/O
                         net (fo=3, routed)           0.416     6.949    man/alu16/add/FSM_onehot_M_phase_q_reg[15]
    SLICE_X53Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.073 r  man/alu16/add/out0_i_113/O
                         net (fo=56, routed)          1.014     8.087    man/regfile/M_regfile_rb[1]
    SLICE_X52Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.211 r  man/regfile/out0_i_70/O
                         net (fo=1, routed)           0.814     9.025    man/regfile/out0_i_70_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.149 r  man/regfile/out0_i_24/O
                         net (fo=1, routed)           0.735     9.884    man/sel_mux/out0_20[9]
    SLICE_X51Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.008 r  man/sel_mux/out0_i_3/O
                         net (fo=7, routed)           0.765    10.773    man/alu16/mult/M_alu16_b[13]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[13]_P[6])
                                                      3.656    14.429 r  man/alu16/mult/out0/P[6]
                         net (fo=1, routed)           0.625    15.054    man/alu16/mult/out0_n_99
    SLICE_X51Y56         LUT2 (Prop_lut2_I1_O)        0.124    15.178 r  man/alu16/mult/M_reg_temp_q[6]_i_13/O
                         net (fo=3, routed)           0.827    16.006    man/regfile/M_reg_error_q_reg[6]_2
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124    16.130 r  man/regfile/M_reg_temp_q[6]_i_7/O
                         net (fo=1, routed)           0.510    16.640    man/regfile/M_reg_temp_q[6]_i_7_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.124    16.764 r  man/regfile/M_reg_temp_q[6]_i_1/O
                         net (fo=14, routed)          0.900    17.664    man/regfile/M_alu16_out[6]
    SLICE_X50Y54         FDRE                                         r  man/regfile/M_reg_guess_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.442    14.846    man/regfile/clk_IBUF_BUFG
    SLICE_X50Y54         FDRE                                         r  man/regfile/M_reg_guess_q_reg[6]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X50Y54         FDRE (Setup_fdre_C_D)       -0.028    15.055    man/regfile/M_reg_guess_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -17.664    
  -------------------------------------------------------------------
                         slack                                 -2.609    

Slack (VIOLATED) :        -2.545ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/regfile/M_reg_current_position_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.421ns  (logic 5.104ns (41.091%)  route 7.317ns (58.909%))
  Logic Levels:           9  (DSP48E1=1 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.559     5.143    man/clk_IBUF_BUFG
    SLICE_X53Y56         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  man/FSM_onehot_M_phase_q_reg[24]/Q
                         net (fo=10, routed)          0.810     6.409    man/alu16/add/Q[9]
    SLICE_X52Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.533 r  man/alu16/add/M_reg_temp_q[15]_i_14/O
                         net (fo=3, routed)           0.416     6.949    man/alu16/add/FSM_onehot_M_phase_q_reg[15]
    SLICE_X53Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.073 r  man/alu16/add/out0_i_113/O
                         net (fo=56, routed)          1.014     8.087    man/regfile/M_regfile_rb[1]
    SLICE_X52Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.211 r  man/regfile/out0_i_70/O
                         net (fo=1, routed)           0.814     9.025    man/regfile/out0_i_70_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.149 r  man/regfile/out0_i_24/O
                         net (fo=1, routed)           0.735     9.884    man/sel_mux/out0_20[9]
    SLICE_X51Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.008 r  man/sel_mux/out0_i_3/O
                         net (fo=7, routed)           0.765    10.773    man/alu16/mult/M_alu16_b[13]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[13]_P[6])
                                                      3.656    14.429 r  man/alu16/mult/out0/P[6]
                         net (fo=1, routed)           0.625    15.054    man/alu16/mult/out0_n_99
    SLICE_X51Y56         LUT2 (Prop_lut2_I1_O)        0.124    15.178 r  man/alu16/mult/M_reg_temp_q[6]_i_13/O
                         net (fo=3, routed)           0.827    16.006    man/regfile/M_reg_error_q_reg[6]_2
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124    16.130 r  man/regfile/M_reg_temp_q[6]_i_7/O
                         net (fo=1, routed)           0.510    16.640    man/regfile/M_reg_temp_q[6]_i_7_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.124    16.764 r  man/regfile/M_reg_temp_q[6]_i_1/O
                         net (fo=14, routed)          0.800    17.564    man/regfile/M_alu16_out[6]
    SLICE_X53Y59         FDRE                                         r  man/regfile/M_reg_current_position_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.440    14.844    man/regfile/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  man/regfile/M_reg_current_position_q_reg[6]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X53Y59         FDRE (Setup_fdre_C_D)       -0.061    15.020    man/regfile/M_reg_current_position_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                 -2.545    

Slack (VIOLATED) :        -2.488ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_phase_q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.459ns  (logic 5.228ns (41.963%)  route 7.231ns (58.037%))
  Logic Levels:           10  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.559     5.143    man/clk_IBUF_BUFG
    SLICE_X53Y56         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  man/FSM_onehot_M_phase_q_reg[24]/Q
                         net (fo=10, routed)          0.810     6.409    man/alu16/add/Q[9]
    SLICE_X52Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.533 r  man/alu16/add/M_reg_temp_q[15]_i_14/O
                         net (fo=3, routed)           0.416     6.949    man/alu16/add/FSM_onehot_M_phase_q_reg[15]
    SLICE_X53Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.073 r  man/alu16/add/out0_i_113/O
                         net (fo=56, routed)          1.014     8.087    man/regfile/M_regfile_rb[1]
    SLICE_X52Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.211 r  man/regfile/out0_i_70/O
                         net (fo=1, routed)           0.814     9.025    man/regfile/out0_i_70_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.149 r  man/regfile/out0_i_24/O
                         net (fo=1, routed)           0.735     9.884    man/sel_mux/out0_20[9]
    SLICE_X51Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.008 r  man/sel_mux/out0_i_3/O
                         net (fo=7, routed)           0.765    10.773    man/alu16/mult/M_alu16_b[13]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[13]_P[12])
                                                      3.656    14.429 r  man/alu16/mult/out0/P[12]
                         net (fo=2, routed)           0.797    15.226    man/regfile/P[5]
    SLICE_X50Y60         LUT5 (Prop_lut5_I3_O)        0.124    15.350 r  man/regfile/M_reg_temp_q[12]_i_7/O
                         net (fo=2, routed)           0.331    15.681    man/regfile/M_reg_temp_q[12]_i_7_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.805 r  man/regfile/M_reg_temp_q[12]_i_1_replica/O
                         net (fo=8, routed)           0.767    16.572    man/regfile/M_alu16_out[12]_repN
    SLICE_X51Y57         LUT6 (Prop_lut6_I3_O)        0.124    16.696 r  man/regfile/FSM_onehot_M_phase_q[49]_i_5_comp_2/O
                         net (fo=11, routed)          0.782    17.478    man/regfile/FSM_onehot_M_phase_q[49]_i_5_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I4_O)        0.124    17.602 r  man/regfile/FSM_onehot_M_phase_q[49]_i_1/O
                         net (fo=1, routed)           0.000    17.602    man/regfile_n_0
    SLICE_X51Y54         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.442    14.846    man/clk_IBUF_BUFG
    SLICE_X51Y54         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[49]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X51Y54         FDRE (Setup_fdre_C_D)        0.031    15.114    man/FSM_onehot_M_phase_q_reg[49]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -17.602    
  -------------------------------------------------------------------
                         slack                                 -2.488    

Slack (VIOLATED) :        -2.467ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/regfile/M_reg_temp_code_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.380ns  (logic 5.104ns (41.229%)  route 7.276ns (58.771%))
  Logic Levels:           9  (DSP48E1=1 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.559     5.143    man/clk_IBUF_BUFG
    SLICE_X53Y56         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  man/FSM_onehot_M_phase_q_reg[24]/Q
                         net (fo=10, routed)          0.810     6.409    man/alu16/add/Q[9]
    SLICE_X52Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.533 r  man/alu16/add/M_reg_temp_q[15]_i_14/O
                         net (fo=3, routed)           0.416     6.949    man/alu16/add/FSM_onehot_M_phase_q_reg[15]
    SLICE_X53Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.073 r  man/alu16/add/out0_i_113/O
                         net (fo=56, routed)          1.014     8.087    man/regfile/M_regfile_rb[1]
    SLICE_X52Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.211 r  man/regfile/out0_i_70/O
                         net (fo=1, routed)           0.814     9.025    man/regfile/out0_i_70_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.149 r  man/regfile/out0_i_24/O
                         net (fo=1, routed)           0.735     9.884    man/sel_mux/out0_20[9]
    SLICE_X51Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.008 r  man/sel_mux/out0_i_3/O
                         net (fo=7, routed)           0.765    10.773    man/alu16/mult/M_alu16_b[13]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[13]_P[6])
                                                      3.656    14.429 r  man/alu16/mult/out0/P[6]
                         net (fo=1, routed)           0.625    15.054    man/alu16/mult/out0_n_99
    SLICE_X51Y56         LUT2 (Prop_lut2_I1_O)        0.124    15.178 r  man/alu16/mult/M_reg_temp_q[6]_i_13/O
                         net (fo=3, routed)           0.827    16.006    man/regfile/M_reg_error_q_reg[6]_2
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124    16.130 r  man/regfile/M_reg_temp_q[6]_i_7/O
                         net (fo=1, routed)           0.510    16.640    man/regfile/M_reg_temp_q[6]_i_7_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.124    16.764 r  man/regfile/M_reg_temp_q[6]_i_1/O
                         net (fo=14, routed)          0.759    17.523    man/regfile/M_alu16_out[6]
    SLICE_X52Y51         FDRE                                         r  man/regfile/M_reg_temp_code_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.443    14.847    man/regfile/clk_IBUF_BUFG
    SLICE_X52Y51         FDRE                                         r  man/regfile/M_reg_temp_code_q_reg[6]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X52Y51         FDRE (Setup_fdre_C_D)       -0.028    15.056    man/regfile/M_reg_temp_code_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -17.523    
  -------------------------------------------------------------------
                         slack                                 -2.467    

Slack (VIOLATED) :        -2.465ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/regfile/M_reg_temp_guess_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.389ns  (logic 5.104ns (41.199%)  route 7.285ns (58.801%))
  Logic Levels:           9  (DSP48E1=1 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.559     5.143    man/clk_IBUF_BUFG
    SLICE_X53Y56         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  man/FSM_onehot_M_phase_q_reg[24]/Q
                         net (fo=10, routed)          0.810     6.409    man/alu16/add/Q[9]
    SLICE_X52Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.533 r  man/alu16/add/M_reg_temp_q[15]_i_14/O
                         net (fo=3, routed)           0.416     6.949    man/alu16/add/FSM_onehot_M_phase_q_reg[15]
    SLICE_X53Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.073 r  man/alu16/add/out0_i_113/O
                         net (fo=56, routed)          1.014     8.087    man/regfile/M_regfile_rb[1]
    SLICE_X52Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.211 r  man/regfile/out0_i_70/O
                         net (fo=1, routed)           0.814     9.025    man/regfile/out0_i_70_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.149 r  man/regfile/out0_i_24/O
                         net (fo=1, routed)           0.735     9.884    man/sel_mux/out0_20[9]
    SLICE_X51Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.008 r  man/sel_mux/out0_i_3/O
                         net (fo=7, routed)           0.765    10.773    man/alu16/mult/M_alu16_b[13]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[13]_P[6])
                                                      3.656    14.429 r  man/alu16/mult/out0/P[6]
                         net (fo=1, routed)           0.625    15.054    man/alu16/mult/out0_n_99
    SLICE_X51Y56         LUT2 (Prop_lut2_I1_O)        0.124    15.178 r  man/alu16/mult/M_reg_temp_q[6]_i_13/O
                         net (fo=3, routed)           0.827    16.006    man/regfile/M_reg_error_q_reg[6]_2
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124    16.130 r  man/regfile/M_reg_temp_q[6]_i_7/O
                         net (fo=1, routed)           0.510    16.640    man/regfile/M_reg_temp_q[6]_i_7_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.124    16.764 r  man/regfile/M_reg_temp_q[6]_i_1/O
                         net (fo=14, routed)          0.768    17.532    man/regfile/M_alu16_out[6]
    SLICE_X50Y53         FDRE                                         r  man/regfile/M_reg_temp_guess_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.442    14.846    man/regfile/clk_IBUF_BUFG
    SLICE_X50Y53         FDRE                                         r  man/regfile/M_reg_temp_guess_q_reg[6]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X50Y53         FDRE (Setup_fdre_C_D)       -0.016    15.067    man/regfile/M_reg_temp_guess_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -17.532    
  -------------------------------------------------------------------
                         slack                                 -2.465    

Slack (VIOLATED) :        -2.457ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/regfile/M_reg_code_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.334ns  (logic 5.104ns (41.380%)  route 7.230ns (58.620%))
  Logic Levels:           9  (DSP48E1=1 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.559     5.143    man/clk_IBUF_BUFG
    SLICE_X53Y56         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  man/FSM_onehot_M_phase_q_reg[24]/Q
                         net (fo=10, routed)          0.810     6.409    man/alu16/add/Q[9]
    SLICE_X52Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.533 r  man/alu16/add/M_reg_temp_q[15]_i_14/O
                         net (fo=3, routed)           0.416     6.949    man/alu16/add/FSM_onehot_M_phase_q_reg[15]
    SLICE_X53Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.073 r  man/alu16/add/out0_i_113/O
                         net (fo=56, routed)          1.014     8.087    man/regfile/M_regfile_rb[1]
    SLICE_X52Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.211 r  man/regfile/out0_i_70/O
                         net (fo=1, routed)           0.814     9.025    man/regfile/out0_i_70_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.149 r  man/regfile/out0_i_24/O
                         net (fo=1, routed)           0.735     9.884    man/sel_mux/out0_20[9]
    SLICE_X51Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.008 r  man/sel_mux/out0_i_3/O
                         net (fo=7, routed)           0.765    10.773    man/alu16/mult/M_alu16_b[13]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[13]_P[6])
                                                      3.656    14.429 r  man/alu16/mult/out0/P[6]
                         net (fo=1, routed)           0.625    15.054    man/alu16/mult/out0_n_99
    SLICE_X51Y56         LUT2 (Prop_lut2_I1_O)        0.124    15.178 r  man/alu16/mult/M_reg_temp_q[6]_i_13/O
                         net (fo=3, routed)           0.827    16.006    man/regfile/M_reg_error_q_reg[6]_2
    SLICE_X52Y55         LUT6 (Prop_lut6_I2_O)        0.124    16.130 r  man/regfile/M_reg_temp_q[6]_i_7/O
                         net (fo=1, routed)           0.510    16.640    man/regfile/M_reg_temp_q[6]_i_7_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.124    16.764 r  man/regfile/M_reg_temp_q[6]_i_1/O
                         net (fo=14, routed)          0.713    17.477    man/regfile/M_alu16_out[6]
    SLICE_X51Y58         FDRE                                         r  man/regfile/M_reg_code_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.441    14.845    man/regfile/clk_IBUF_BUFG
    SLICE_X51Y58         FDRE                                         r  man/regfile/M_reg_code_q_reg[6]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X51Y58         FDRE (Setup_fdre_C_D)       -0.061    15.021    man/regfile/M_reg_code_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -17.477    
  -------------------------------------------------------------------
                         slack                                 -2.457    

Slack (VIOLATED) :        -2.448ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_phase_q_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.466ns  (logic 5.228ns (41.937%)  route 7.238ns (58.063%))
  Logic Levels:           10  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.559     5.143    man/clk_IBUF_BUFG
    SLICE_X53Y56         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  man/FSM_onehot_M_phase_q_reg[24]/Q
                         net (fo=10, routed)          0.810     6.409    man/alu16/add/Q[9]
    SLICE_X52Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.533 r  man/alu16/add/M_reg_temp_q[15]_i_14/O
                         net (fo=3, routed)           0.416     6.949    man/alu16/add/FSM_onehot_M_phase_q_reg[15]
    SLICE_X53Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.073 r  man/alu16/add/out0_i_113/O
                         net (fo=56, routed)          1.014     8.087    man/regfile/M_regfile_rb[1]
    SLICE_X52Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.211 r  man/regfile/out0_i_70/O
                         net (fo=1, routed)           0.814     9.025    man/regfile/out0_i_70_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.149 r  man/regfile/out0_i_24/O
                         net (fo=1, routed)           0.735     9.884    man/sel_mux/out0_20[9]
    SLICE_X51Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.008 r  man/sel_mux/out0_i_3/O
                         net (fo=7, routed)           0.765    10.773    man/alu16/mult/M_alu16_b[13]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[13]_P[12])
                                                      3.656    14.429 r  man/alu16/mult/out0/P[12]
                         net (fo=2, routed)           0.797    15.226    man/regfile/P[5]
    SLICE_X50Y60         LUT5 (Prop_lut5_I3_O)        0.124    15.350 r  man/regfile/M_reg_temp_q[12]_i_7/O
                         net (fo=2, routed)           0.331    15.681    man/regfile/M_reg_temp_q[12]_i_7_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.805 r  man/regfile/M_reg_temp_q[12]_i_1_replica/O
                         net (fo=8, routed)           0.767    16.572    man/regfile/M_alu16_out[12]_repN
    SLICE_X51Y57         LUT6 (Prop_lut6_I3_O)        0.124    16.696 r  man/regfile/FSM_onehot_M_phase_q[49]_i_5_comp_2/O
                         net (fo=11, routed)          0.790    17.485    man/regfile/FSM_onehot_M_phase_q[49]_i_5_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I4_O)        0.124    17.609 r  man/regfile/FSM_onehot_M_phase_q[45]_i_1/O
                         net (fo=1, routed)           0.000    17.609    man/regfile_n_1
    SLICE_X52Y54         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.442    14.846    man/clk_IBUF_BUFG
    SLICE_X52Y54         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[45]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X52Y54         FDRE (Setup_fdre_C_D)        0.079    15.162    man/FSM_onehot_M_phase_q_reg[45]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -17.609    
  -------------------------------------------------------------------
                         slack                                 -2.448    

Slack (VIOLATED) :        -2.438ns  (required time - arrival time)
  Source:                 man/FSM_onehot_M_phase_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_onehot_M_phase_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.456ns  (logic 5.228ns (41.970%)  route 7.228ns (58.030%))
  Logic Levels:           10  (DSP48E1=1 LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.559     5.143    man/clk_IBUF_BUFG
    SLICE_X53Y56         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  man/FSM_onehot_M_phase_q_reg[24]/Q
                         net (fo=10, routed)          0.810     6.409    man/alu16/add/Q[9]
    SLICE_X52Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.533 r  man/alu16/add/M_reg_temp_q[15]_i_14/O
                         net (fo=3, routed)           0.416     6.949    man/alu16/add/FSM_onehot_M_phase_q_reg[15]
    SLICE_X53Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.073 r  man/alu16/add/out0_i_113/O
                         net (fo=56, routed)          1.014     8.087    man/regfile/M_regfile_rb[1]
    SLICE_X52Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.211 r  man/regfile/out0_i_70/O
                         net (fo=1, routed)           0.814     9.025    man/regfile/out0_i_70_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I3_O)        0.124     9.149 r  man/regfile/out0_i_24/O
                         net (fo=1, routed)           0.735     9.884    man/sel_mux/out0_20[9]
    SLICE_X51Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.008 r  man/sel_mux/out0_i_3/O
                         net (fo=7, routed)           0.765    10.773    man/alu16/mult/M_alu16_b[13]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[13]_P[12])
                                                      3.656    14.429 f  man/alu16/mult/out0/P[12]
                         net (fo=2, routed)           0.797    15.226    man/regfile/P[5]
    SLICE_X50Y60         LUT5 (Prop_lut5_I3_O)        0.124    15.350 f  man/regfile/M_reg_temp_q[12]_i_7/O
                         net (fo=2, routed)           0.331    15.681    man/regfile/M_reg_temp_q[12]_i_7_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.805 f  man/regfile/M_reg_temp_q[12]_i_1_replica/O
                         net (fo=8, routed)           0.767    16.572    man/regfile/M_alu16_out[12]_repN
    SLICE_X51Y57         LUT6 (Prop_lut6_I3_O)        0.124    16.696 f  man/regfile/FSM_onehot_M_phase_q[49]_i_5_comp_2/O
                         net (fo=11, routed)          0.780    17.475    man/regfile/FSM_onehot_M_phase_q[49]_i_5_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I5_O)        0.124    17.599 r  man/regfile/FSM_onehot_M_phase_q[28]_i_1/O
                         net (fo=1, routed)           0.000    17.599    man/regfile_n_6
    SLICE_X52Y54         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        1.442    14.846    man/clk_IBUF_BUFG
    SLICE_X52Y54         FDRE                                         r  man/FSM_onehot_M_phase_q_reg[28]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X52Y54         FDRE (Setup_fdre_C_D)        0.079    15.162    man/FSM_onehot_M_phase_q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -17.599    
  -------------------------------------------------------------------
                         slack                                 -2.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.519%)  route 0.213ns (56.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.553     1.497    debugger/clk_IBUF_BUFG
    SLICE_X34Y68         FDRE                                         r  debugger/M_trigger_data_q_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  debugger/M_trigger_data_q_reg[127]/Q
                         net (fo=2, routed)           0.213     1.874    debugger/M_trigger_data_q_reg_n_0_[127]
    SLICE_X38Y68         FDRE                                         r  debugger/M_trigger_data_q_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.820     2.010    debugger/clk_IBUF_BUFG
    SLICE_X38Y68         FDRE                                         r  debugger/M_trigger_data_q_reg[126]/C
                         clock pessimism             -0.251     1.760    
    SLICE_X38Y68         FDRE (Hold_fdre_C_D)         0.063     1.823    debugger/M_trigger_data_q_reg[126]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[328]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[327]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.594%)  route 0.240ns (59.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.551     1.495    debugger/clk_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  debugger/M_trigger_data_q_reg[328]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  debugger/M_trigger_data_q_reg[328]/Q
                         net (fo=2, routed)           0.240     1.899    debugger/M_trigger_data_q_reg_n_0_[328]
    SLICE_X36Y71         FDRE                                         r  debugger/M_trigger_data_q_reg[327]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.817     2.007    debugger/clk_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  debugger/M_trigger_data_q_reg[327]/C
                         clock pessimism             -0.251     1.757    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.072     1.829    debugger/M_trigger_data_q_reg[327]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 man/regfile/M_reg_current_position_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.675%)  route 0.264ns (67.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.563     1.507    man/regfile/clk_IBUF_BUFG
    SLICE_X49Y58         FDRE                                         r  man/regfile/M_reg_current_position_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  man/regfile/M_reg_current_position_q_reg[13]/Q
                         net (fo=5, routed)           0.264     1.899    debugger/ram/debug__[81]
    RAMB18_X1Y22         RAMB18E1                                     r  debugger/ram/mem_reg_1/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.876     2.066    debugger/ram/clk_IBUF_BUFG
    RAMB18_X1Y22         RAMB18E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.500     1.566    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.243     1.809    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 man/regfile/M_reg_current_colour_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.931%)  route 0.305ns (65.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.563     1.507    man/regfile/clk_IBUF_BUFG
    SLICE_X50Y58         FDSE                                         r  man/regfile/M_reg_current_colour_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDSE (Prop_fdse_C_Q)         0.164     1.671 r  man/regfile/M_reg_current_colour_q_reg[1]/Q
                         net (fo=5, routed)           0.305     1.976    debugger/ram/debug__[53]
    RAMB36_X1Y10         RAMB36E1                                     r  debugger/ram/mem_reg_0/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.877     2.067    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.480     1.587    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.296     1.883    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 man/regfile/M_reg_temp_counter_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_data_old_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.122%)  route 0.247ns (65.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.561     1.505    man/regfile/clk_IBUF_BUFG
    SLICE_X43Y55         FDSE                                         r  man/regfile/M_reg_temp_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDSE (Prop_fdse_C_Q)         0.128     1.633 r  man/regfile/M_reg_temp_counter_q_reg[0]/Q
                         net (fo=5, routed)           0.247     1.880    debugger/debug__[16]
    SLICE_X32Y55         FDRE                                         r  debugger/M_data_old_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.829     2.019    debugger/clk_IBUF_BUFG
    SLICE_X32Y55         FDRE                                         r  debugger/M_data_old_q_reg[16]/C
                         clock pessimism             -0.251     1.769    
    SLICE_X32Y55         FDRE (Hold_fdre_C_D)         0.017     1.786    debugger/M_data_old_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.564     1.508    buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.126     1.798    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.954 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.954    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.007 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.007    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1__0_n_7
    SLICE_X42Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.832     2.021    buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.910    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[5].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[5].buttoncond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.563     1.507    buttoncond_gen_0[5].buttoncond/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  buttoncond_gen_0[5].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  buttoncond_gen_0[5].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.125     1.796    buttoncond_gen_0[5].buttoncond/M_ctr_q_reg[14]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.952 r  buttoncond_gen_0[5].buttoncond/M_ctr_q_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.953    buttoncond_gen_0[5].buttoncond/M_ctr_q_reg[12]_i_1__2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.006 r  buttoncond_gen_0[5].buttoncond/M_ctr_q_reg[16]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.006    buttoncond_gen_0[5].buttoncond/M_ctr_q_reg[16]_i_1__2_n_7
    SLICE_X34Y50         FDRE                                         r  buttoncond_gen_0[5].buttoncond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.829     2.019    buttoncond_gen_0[5].buttoncond/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  buttoncond_gen_0[5].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.774    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.908    buttoncond_gen_0[5].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.100%)  route 0.247ns (65.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.554     1.498    debugger/clk_IBUF_BUFG
    SLICE_X36Y68         FDRE                                         r  debugger/M_trigger_data_q_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.128     1.626 r  debugger/M_trigger_data_q_reg[40]/Q
                         net (fo=2, routed)           0.247     1.873    debugger/M_trigger_data_q_reg_n_0_[40]
    SLICE_X34Y67         FDRE                                         r  debugger/M_trigger_data_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.820     2.010    debugger/clk_IBUF_BUFG
    SLICE_X34Y67         FDRE                                         r  debugger/M_trigger_data_q_reg[39]/C
                         clock pessimism             -0.251     1.760    
    SLICE_X34Y67         FDRE (Hold_fdre_C_D)         0.007     1.767    debugger/M_trigger_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 man/regfile/M_reg_current_colour_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.299%)  route 0.324ns (69.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.562     1.506    man/regfile/clk_IBUF_BUFG
    SLICE_X49Y61         FDRE                                         r  man/regfile/M_reg_current_colour_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  man/regfile/M_reg_current_colour_q_reg[13]/Q
                         net (fo=5, routed)           0.324     1.971    debugger/ram/debug__[65]
    RAMB36_X1Y10         RAMB36E1                                     r  debugger/ram/mem_reg_0/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.877     2.067    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.500     1.567    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIPADIP[1])
                                                      0.296     1.863    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.564     1.508    buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.126     1.798    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[14]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.954 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.954    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__0_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.020 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.020    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1__0_n_5
    SLICE_X42Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1065, routed)        0.832     2.021    buttoncond_gen_0[3].buttoncond/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.910    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10   debugger/ram/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y22   debugger/ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y66   M_test_mode_q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y67   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y69   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y69   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y59   man/regfile/M_reg_temp_q_reg[9]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y70   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y70   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y70   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y70   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y70   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y70   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y58   man/FSM_onehot_M_phase_q_reg[26]_replica_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y53   man/FSM_onehot_M_phase_q_reg[40]_replica_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y50   buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y50   buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y70   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y70   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y70   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y70   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y70   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y70   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y69   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y69   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C



