\subsection{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim Entity Reference}
\label{classLMS7002__DIQ2__sim}\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}}


Collaboration diagram for L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=187pt]{db/d93/classLMS7002__DIQ2__sim__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf file\+\_\+name} {\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} file.\+txt \char`\"{}}\textcolor{vhdlchar}{ }}}
\item 
{\bf data\+\_\+width} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mode}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf trxiqpulse}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ddr\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mimo\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fidm}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf D\+IQ}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fsync}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 15} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.



\subsubsection{Member Data Documentation}
\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}!clk@{clk}}
\index{clk@{clk}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classLMS7002__DIQ2__sim_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 21} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}!data\+\_\+width@{data\+\_\+width}}
\index{data\+\_\+width@{data\+\_\+width}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}}
\paragraph[{data\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+width} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classLMS7002__DIQ2__sim_a767062193f3a56a69d58d31e9a52f103}


Definition at line {\bf 18} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}!ddr\+\_\+en@{ddr\+\_\+en}}
\index{ddr\+\_\+en@{ddr\+\_\+en}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}}
\paragraph[{ddr\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classLMS7002__DIQ2__sim_adbfe05e6692f69f8e592df06c6055f0a}


Definition at line {\bf 26} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}!D\+IQ@{D\+IQ}}
\index{D\+IQ@{D\+IQ}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}}
\paragraph[{D\+IQ}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+IQ} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classLMS7002__DIQ2__sim_af8416d8c138850b72d06bc1c88080052}


Definition at line {\bf 31} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}!fidm@{fidm}}
\index{fidm@{fidm}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}}
\paragraph[{fidm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fidm} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classLMS7002__DIQ2__sim_a97ae5ad9eee26d5f984f95d151f62ec0}


Definition at line {\bf 28} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}!file\+\_\+name@{file\+\_\+name}}
\index{file\+\_\+name@{file\+\_\+name}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}}
\paragraph[{file\+\_\+name}]{\setlength{\rightskip}{0pt plus 5cm}{\bf file\+\_\+name} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} file.\+txt \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classLMS7002__DIQ2__sim_a2cda79371e89f05c1987e3e4a8b9ef8a}


Definition at line {\bf 16} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}!fsync@{fsync}}
\index{fsync@{fsync}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}}
\paragraph[{fsync}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fsync} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classLMS7002__DIQ2__sim_a2b82fb2251ed5f44aaa2daf192b34e42}


Definition at line {\bf 34} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}!ieee@{ieee}}
\index{ieee@{ieee}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classLMS7002__DIQ2__sim_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}!mimo\+\_\+en@{mimo\+\_\+en}}
\index{mimo\+\_\+en@{mimo\+\_\+en}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}}
\paragraph[{mimo\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mimo\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classLMS7002__DIQ2__sim_a0c57670aee4f9fbfa3c286573012965a}


Definition at line {\bf 27} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}!mode@{mode}}
\index{mode@{mode}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}}
\paragraph[{mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mode} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classLMS7002__DIQ2__sim_a219fe733f94bce997e904a6e45b1ac19}


Definition at line {\bf 24} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classLMS7002__DIQ2__sim_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classLMS7002__DIQ2__sim_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 22} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classLMS7002__DIQ2__sim_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.

\index{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}!trxiqpulse@{trxiqpulse}}
\index{trxiqpulse@{trxiqpulse}!L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim@{L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim}}
\paragraph[{trxiqpulse}]{\setlength{\rightskip}{0pt plus 5cm}{\bf trxiqpulse} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classLMS7002__DIQ2__sim_a808d6d382f3c6a02784a160f67d0f891}


Definition at line {\bf 25} of file {\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+path\+\_\+top/diq2fifo/sim/{\bf L\+M\+S7002\+\_\+\+D\+I\+Q2\+\_\+sim.\+vhd}\end{DoxyCompactItemize}
