<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › clk › spear › clk-vco-pll.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clk-vco-pll.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2012 ST Microelectronics</span>
<span class="cm"> * Viresh Kumar &lt;viresh.linux@gmail.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2. This program is licensed &quot;as is&quot; without any</span>
<span class="cm"> * warranty of any kind, whether express or implied.</span>
<span class="cm"> *</span>
<span class="cm"> * VCO-PLL clock implementation</span>
<span class="cm"> */</span>

<span class="cp">#define pr_fmt(fmt) &quot;clk-vco-pll: &quot; fmt</span>

<span class="cp">#include &lt;linux/clk-provider.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &quot;clk.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * DOC: VCO-PLL clock</span>
<span class="cm"> *</span>
<span class="cm"> * VCO and PLL rate are derived from following equations:</span>
<span class="cm"> *</span>
<span class="cm"> * In normal mode</span>
<span class="cm"> * vco = (2 * M[15:8] * Fin)/N</span>
<span class="cm"> *</span>
<span class="cm"> * In Dithered mode</span>
<span class="cm"> * vco = (2 * M[15:0] * Fin)/(256 * N)</span>
<span class="cm"> *</span>
<span class="cm"> * pll_rate = pll/2^p</span>
<span class="cm"> *</span>
<span class="cm"> * vco and pll are very closely bound to each other, &quot;vco needs to program:</span>
<span class="cm"> * mode, m &amp; n&quot; and &quot;pll needs to program p&quot;, both share common enable/disable</span>
<span class="cm"> * logic.</span>
<span class="cm"> *</span>
<span class="cm"> * clk_register_vco_pll() registers instances of both vco &amp; pll.</span>
<span class="cm"> * CLK_SET_RATE_PARENT flag is forced for pll, as it will always pass its</span>
<span class="cm"> * set_rate to vco. A single rate table exists for both the clocks, which</span>
<span class="cm"> * configures m, n and p.</span>
<span class="cm"> */</span>

<span class="cm">/* PLL_CTR register masks */</span>
<span class="cp">#define PLL_MODE_NORMAL		0</span>
<span class="cp">#define PLL_MODE_FRACTION	1</span>
<span class="cp">#define PLL_MODE_DITH_DSM	2</span>
<span class="cp">#define PLL_MODE_DITH_SSM	3</span>
<span class="cp">#define PLL_MODE_MASK		3</span>
<span class="cp">#define PLL_MODE_SHIFT		3</span>
<span class="cp">#define PLL_ENABLE		2</span>

<span class="cp">#define PLL_LOCK_SHIFT		0</span>
<span class="cp">#define PLL_LOCK_MASK		1</span>

<span class="cm">/* PLL FRQ register masks */</span>
<span class="cp">#define PLL_NORM_FDBK_M_MASK	0xFF</span>
<span class="cp">#define PLL_NORM_FDBK_M_SHIFT	24</span>
<span class="cp">#define PLL_DITH_FDBK_M_MASK	0xFFFF</span>
<span class="cp">#define PLL_DITH_FDBK_M_SHIFT	16</span>
<span class="cp">#define PLL_DIV_P_MASK		0x7</span>
<span class="cp">#define PLL_DIV_P_SHIFT		8</span>
<span class="cp">#define PLL_DIV_N_MASK		0xFF</span>
<span class="cp">#define PLL_DIV_N_SHIFT		0</span>

<span class="cp">#define to_clk_vco(_hw) container_of(_hw, struct clk_vco, hw)</span>
<span class="cp">#define to_clk_pll(_hw) container_of(_hw, struct clk_pll, hw)</span>

<span class="cm">/* Calculates pll clk rate for specific value of mode, m, n and p */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">pll_calc_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">pll_rate_tbl</span> <span class="o">*</span><span class="n">rtbl</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">prate</span><span class="p">,</span> <span class="kt">int</span> <span class="n">index</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">pll_rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span> <span class="o">=</span> <span class="n">prate</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">;</span>

	<span class="n">mode</span> <span class="o">=</span> <span class="n">rtbl</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">mode</span> <span class="o">?</span> <span class="mi">256</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">rate</span> <span class="o">=</span> <span class="p">(((</span><span class="mi">2</span> <span class="o">*</span> <span class="n">rate</span> <span class="o">/</span> <span class="mi">10000</span><span class="p">)</span> <span class="o">*</span> <span class="n">rtbl</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">m</span><span class="p">)</span> <span class="o">/</span> <span class="p">(</span><span class="n">mode</span> <span class="o">*</span> <span class="n">rtbl</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">n</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pll_rate</span><span class="p">)</span>
		<span class="o">*</span><span class="n">pll_rate</span> <span class="o">=</span> <span class="p">(</span><span class="n">rate</span> <span class="o">/</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">rtbl</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">p</span><span class="p">))</span> <span class="o">*</span> <span class="mi">10000</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">rate</span> <span class="o">*</span> <span class="mi">10000</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">long</span> <span class="nf">clk_pll_round_rate_index</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">drate</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">prate</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_pll</span> <span class="o">*</span><span class="n">pll</span> <span class="o">=</span> <span class="n">to_clk_pll</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">prev_rate</span><span class="p">,</span> <span class="n">vco_prev_rate</span><span class="p">,</span> <span class="n">rate</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vco_parent_rate</span> <span class="o">=</span>
		<span class="n">__clk_get_rate</span><span class="p">(</span><span class="n">__clk_get_parent</span><span class="p">(</span><span class="n">__clk_get_parent</span><span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">)));</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">prate</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: prate is must for pll clk</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="o">*</span><span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="o">*</span><span class="n">index</span> <span class="o">&lt;</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">vco</span><span class="o">-&gt;</span><span class="n">rtbl_cnt</span><span class="p">;</span> <span class="p">(</span><span class="o">*</span><span class="n">index</span><span class="p">)</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">prev_rate</span> <span class="o">=</span> <span class="n">rate</span><span class="p">;</span>
		<span class="n">vco_prev_rate</span> <span class="o">=</span> <span class="o">*</span><span class="n">prate</span><span class="p">;</span>
		<span class="o">*</span><span class="n">prate</span> <span class="o">=</span> <span class="n">pll_calc_rate</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">vco</span><span class="o">-&gt;</span><span class="n">rtbl</span><span class="p">,</span> <span class="n">vco_parent_rate</span><span class="p">,</span> <span class="o">*</span><span class="n">index</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">rate</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">drate</span> <span class="o">&lt;</span> <span class="n">rate</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* previous clock was best */</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">index</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">rate</span> <span class="o">=</span> <span class="n">prev_rate</span><span class="p">;</span>
				<span class="o">*</span><span class="n">prate</span> <span class="o">=</span> <span class="n">vco_prev_rate</span><span class="p">;</span>
				<span class="p">(</span><span class="o">*</span><span class="n">index</span><span class="p">)</span><span class="o">--</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">long</span> <span class="nf">clk_pll_round_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">drate</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">prate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">unused</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">clk_pll_round_rate_index</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">drate</span><span class="p">,</span> <span class="n">prate</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">unused</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_pll_recalc_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span>
		<span class="n">parent_rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_pll</span> <span class="o">*</span><span class="n">pll</span> <span class="o">=</span> <span class="n">to_clk_pll</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">p</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">vco</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">)</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">vco</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">p</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">vco</span><span class="o">-&gt;</span><span class="n">cfg_reg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">vco</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">)</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">vco</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">p</span> <span class="o">=</span> <span class="p">(</span><span class="n">p</span> <span class="o">&gt;&gt;</span> <span class="n">PLL_DIV_P_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PLL_DIV_P_MASK</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">parent_rate</span> <span class="o">/</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">p</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">clk_pll_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">drate</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">prate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_pll</span> <span class="o">*</span><span class="n">pll</span> <span class="o">=</span> <span class="n">to_clk_pll</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pll_rate_tbl</span> <span class="o">*</span><span class="n">rtbl</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">vco</span><span class="o">-&gt;</span><span class="n">rtbl</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">clk_pll_round_rate_index</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">drate</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">i</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">vco</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">)</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">vco</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">vco</span><span class="o">-&gt;</span><span class="n">cfg_reg</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">PLL_DIV_P_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">PLL_DIV_P_SHIFT</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">rtbl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">p</span> <span class="o">&amp;</span> <span class="n">PLL_DIV_P_MASK</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">PLL_DIV_P_SHIFT</span><span class="p">;</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">vco</span><span class="o">-&gt;</span><span class="n">cfg_reg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">vco</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">)</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">vco</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">clk_pll_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">recalc_rate</span> <span class="o">=</span> <span class="n">clk_pll_recalc_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span> <span class="o">=</span> <span class="n">clk_pll_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span> <span class="o">=</span> <span class="n">clk_pll_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">vco_calc_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">prate</span><span class="p">,</span> <span class="kt">int</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_vco</span> <span class="o">*</span><span class="n">vco</span> <span class="o">=</span> <span class="n">to_clk_vco</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">pll_calc_rate</span><span class="p">(</span><span class="n">vco</span><span class="o">-&gt;</span><span class="n">rtbl</span><span class="p">,</span> <span class="n">prate</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">long</span> <span class="nf">clk_vco_round_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">drate</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">prate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_vco</span> <span class="o">*</span><span class="n">vco</span> <span class="o">=</span> <span class="n">to_clk_vco</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">unused</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">clk_round_rate_index</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">drate</span><span class="p">,</span> <span class="o">*</span><span class="n">prate</span><span class="p">,</span> <span class="n">vco_calc_rate</span><span class="p">,</span>
			<span class="n">vco</span><span class="o">-&gt;</span><span class="n">rtbl_cnt</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">unused</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_vco_recalc_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_vco</span> <span class="o">*</span><span class="n">vco</span> <span class="o">=</span> <span class="n">to_clk_vco</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">num</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="n">den</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">mode</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">vco</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">)</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="n">vco</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">mode</span> <span class="o">=</span> <span class="p">(</span><span class="n">readl_relaxed</span><span class="p">(</span><span class="n">vco</span><span class="o">-&gt;</span><span class="n">mode_reg</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">PLL_MODE_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PLL_MODE_MASK</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">vco</span><span class="o">-&gt;</span><span class="n">cfg_reg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">vco</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">)</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="n">vco</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">den</span> <span class="o">=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="n">PLL_DIV_N_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PLL_DIV_N_MASK</span><span class="p">;</span>

	<span class="cm">/* calculate numerator &amp; denominator */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Normal mode */</span>
		<span class="n">num</span> <span class="o">*=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="n">PLL_NORM_FDBK_M_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PLL_NORM_FDBK_M_MASK</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Dithered mode */</span>
		<span class="n">num</span> <span class="o">*=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="n">PLL_DITH_FDBK_M_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PLL_DITH_FDBK_M_MASK</span><span class="p">;</span>
		<span class="n">den</span> <span class="o">*=</span> <span class="mi">256</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">den</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WARN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;%s: denominator can&#39;t be zero</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="p">(((</span><span class="n">parent_rate</span> <span class="o">/</span> <span class="mi">10000</span><span class="p">)</span> <span class="o">*</span> <span class="n">num</span><span class="p">)</span> <span class="o">/</span> <span class="n">den</span><span class="p">)</span> <span class="o">*</span> <span class="mi">10000</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Configures new clock rate of vco */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">clk_vco_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">drate</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">prate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_vco</span> <span class="o">*</span><span class="n">vco</span> <span class="o">=</span> <span class="n">to_clk_vco</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pll_rate_tbl</span> <span class="o">*</span><span class="n">rtbl</span> <span class="o">=</span> <span class="n">vco</span><span class="o">-&gt;</span><span class="n">rtbl</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">clk_round_rate_index</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">drate</span><span class="p">,</span> <span class="n">prate</span><span class="p">,</span> <span class="n">vco_calc_rate</span><span class="p">,</span> <span class="n">vco</span><span class="o">-&gt;</span><span class="n">rtbl_cnt</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">i</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">vco</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">)</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="n">vco</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">vco</span><span class="o">-&gt;</span><span class="n">mode_reg</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">PLL_MODE_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">PLL_MODE_SHIFT</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">rtbl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">PLL_MODE_MASK</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">PLL_MODE_SHIFT</span><span class="p">;</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">vco</span><span class="o">-&gt;</span><span class="n">mode_reg</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">vco</span><span class="o">-&gt;</span><span class="n">cfg_reg</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">PLL_DIV_N_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">PLL_DIV_N_SHIFT</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">rtbl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">n</span> <span class="o">&amp;</span> <span class="n">PLL_DIV_N_MASK</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">PLL_DIV_N_SHIFT</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">PLL_DITH_FDBK_M_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">PLL_DITH_FDBK_M_SHIFT</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtbl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mode</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">rtbl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">m</span> <span class="o">&amp;</span> <span class="n">PLL_DITH_FDBK_M_MASK</span><span class="p">)</span> <span class="o">&lt;&lt;</span>
			<span class="n">PLL_DITH_FDBK_M_SHIFT</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">rtbl</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">m</span> <span class="o">&amp;</span> <span class="n">PLL_NORM_FDBK_M_MASK</span><span class="p">)</span> <span class="o">&lt;&lt;</span>
			<span class="n">PLL_NORM_FDBK_M_SHIFT</span><span class="p">;</span>

	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">vco</span><span class="o">-&gt;</span><span class="n">cfg_reg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">vco</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">)</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="n">vco</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">clk_vco_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">recalc_rate</span> <span class="o">=</span> <span class="n">clk_vco_recalc_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span> <span class="o">=</span> <span class="n">clk_vco_round_rate</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span> <span class="o">=</span> <span class="n">clk_vco_set_rate</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="nf">clk_register_vco_pll</span><span class="p">(</span><span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">vco_name</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">pll_name</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">vco_gate_name</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">parent_name</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mode_reg</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span>
		<span class="o">*</span><span class="n">cfg_reg</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pll_rate_tbl</span> <span class="o">*</span><span class="n">rtbl</span><span class="p">,</span> <span class="n">u8</span> <span class="n">rtbl_cnt</span><span class="p">,</span>
		<span class="n">spinlock_t</span> <span class="o">*</span><span class="n">lock</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">**</span><span class="n">pll_clk</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">clk</span> <span class="o">**</span><span class="n">vco_gate_clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_vco</span> <span class="o">*</span><span class="n">vco</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk_pll</span> <span class="o">*</span><span class="n">pll</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">vco_clk</span><span class="p">,</span> <span class="o">*</span><span class="n">tpll_clk</span><span class="p">,</span> <span class="o">*</span><span class="n">tvco_gate_clk</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk_init_data</span> <span class="n">vco_init</span><span class="p">,</span> <span class="n">pll_init</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">**</span><span class="n">vco_parent_name</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">vco_name</span> <span class="o">||</span> <span class="o">!</span><span class="n">pll_name</span> <span class="o">||</span> <span class="o">!</span><span class="n">parent_name</span> <span class="o">||</span> <span class="o">!</span><span class="n">mode_reg</span> <span class="o">||</span> <span class="o">!</span><span class="n">cfg_reg</span> <span class="o">||</span>
			<span class="o">!</span><span class="n">rtbl</span> <span class="o">||</span> <span class="o">!</span><span class="n">rtbl_cnt</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Invalid arguments passed&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">EINVAL</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">vco</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">vco</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">vco</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;could not allocate vco clk</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">ENOMEM</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">pll</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">pll</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pll</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;could not allocate pll clk</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">free_vco</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* struct clk_vco assignments */</span>
	<span class="n">vco</span><span class="o">-&gt;</span><span class="n">mode_reg</span> <span class="o">=</span> <span class="n">mode_reg</span><span class="p">;</span>
	<span class="n">vco</span><span class="o">-&gt;</span><span class="n">cfg_reg</span> <span class="o">=</span> <span class="n">cfg_reg</span><span class="p">;</span>
	<span class="n">vco</span><span class="o">-&gt;</span><span class="n">rtbl</span> <span class="o">=</span> <span class="n">rtbl</span><span class="p">;</span>
	<span class="n">vco</span><span class="o">-&gt;</span><span class="n">rtbl_cnt</span> <span class="o">=</span> <span class="n">rtbl_cnt</span><span class="p">;</span>
	<span class="n">vco</span><span class="o">-&gt;</span><span class="n">lock</span> <span class="o">=</span> <span class="n">lock</span><span class="p">;</span>
	<span class="n">vco</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">vco_init</span><span class="p">;</span>

	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">vco</span> <span class="o">=</span> <span class="n">vco</span><span class="p">;</span>
	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pll_init</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">vco_gate_name</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tvco_gate_clk</span> <span class="o">=</span> <span class="n">clk_register_gate</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">vco_gate_name</span><span class="p">,</span>
				<span class="n">parent_name</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">mode_reg</span><span class="p">,</span> <span class="n">PLL_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">lock</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR_OR_NULL</span><span class="p">(</span><span class="n">tvco_gate_clk</span><span class="p">))</span>
			<span class="k">goto</span> <span class="n">free_pll</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">vco_gate_clk</span><span class="p">)</span>
			<span class="o">*</span><span class="n">vco_gate_clk</span> <span class="o">=</span> <span class="n">tvco_gate_clk</span><span class="p">;</span>
		<span class="n">vco_parent_name</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">vco_gate_name</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">vco_parent_name</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">parent_name</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">vco_init</span><span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">vco_name</span><span class="p">;</span>
	<span class="n">vco_init</span><span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_vco_ops</span><span class="p">;</span>
	<span class="n">vco_init</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">vco_init</span><span class="p">.</span><span class="n">parent_names</span> <span class="o">=</span> <span class="n">vco_parent_name</span><span class="p">;</span>
	<span class="n">vco_init</span><span class="p">.</span><span class="n">num_parents</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">pll_init</span><span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">pll_name</span><span class="p">;</span>
	<span class="n">pll_init</span><span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pll_ops</span><span class="p">;</span>
	<span class="n">pll_init</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_SET_RATE_PARENT</span><span class="p">;</span>
	<span class="n">pll_init</span><span class="p">.</span><span class="n">parent_names</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">vco_name</span><span class="p">;</span>
	<span class="n">pll_init</span><span class="p">.</span><span class="n">num_parents</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">vco_clk</span> <span class="o">=</span> <span class="n">clk_register</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vco</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR_OR_NULL</span><span class="p">(</span><span class="n">vco_clk</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">free_pll</span><span class="p">;</span>

	<span class="n">tpll_clk</span> <span class="o">=</span> <span class="n">clk_register</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR_OR_NULL</span><span class="p">(</span><span class="n">tpll_clk</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">free_pll</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pll_clk</span><span class="p">)</span>
		<span class="o">*</span><span class="n">pll_clk</span> <span class="o">=</span> <span class="n">tpll_clk</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">vco_clk</span><span class="p">;</span>

<span class="nl">free_pll:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">pll</span><span class="p">);</span>
<span class="nl">free_vco:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">vco</span><span class="p">);</span>

	<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Failed to register vco pll clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">ENOMEM</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
