# ğŸ› ï¸ RISC-V Assembler in C

[![C Programming](https://img.shields.io/badge/Language-C-blue.svg)](https://en.wikipedia.org/wiki/C_(programming_language))  
[![RISC-V](https://img.shields.io/badge/ISA-RISC--V-green.svg)](https://riscv.org)  
[![Status](https://img.shields.io/badge/Project-Working-success.svg)]()  


A simple assembler built in **C** to convert **R-format RISC-V assembly code** into **32-bit machine code** in hexadecimal. Inspired by tools like **Ripes**, it handles error checking, register mapping, and outputs clean machine code.

---

## ğŸ“¸ Demo

**Input (`input.s`)**:
```asm
add x1, x2, x3
sub x4, x5, x6
```

**Console Output**:
```
003100b3
40b28233
```

---

## ğŸ“Œ Features

- âœ… Converts **R-format** instructions: `add`, `sub`, `and`, `or`, `xor`, `sll`, `srl`, `sra`
- âœ… **Binary-to-hex** conversion
- âœ… Built-in **register lookup** (`x0` to `x31`)
- âœ… Basic **error handling** for unsupported instructions and invalid registers
- âœ… File input/output support

---

## ğŸ“‚ File Structure

```
â”œâ”€â”€ input.s         # RISC-V assembly input
â”œâ”€â”€ output.hex      # Output machine code (optional)
â”œâ”€â”€ main.c          # Assembler implementation
â””â”€â”€ README.md       # Project documentation
```

---

## âš™ï¸ Usage

### 1ï¸âƒ£ Compile the Assembler

```bash
gcc main.c -o riscv_assembler
```

### 2ï¸âƒ£ Create Input File

Create a file named `input.s` and add your R-format instructions:

```asm
and x1, x2, x3
or x4, x5, x6
```

### 3ï¸âƒ£ Run the Assembler

```bash
./riscv_assembler
```

### âœ… Output

Machine code will be printed in hexadecimal in the terminal.

---

## ğŸ§  Instruction Reference

| Instruction | funct7   | funct3 | opcode   |
|-------------|----------|--------|----------|
| `add`       | 0000000  | 000    | 0110011  |
| `sub`       | 0100000  | 000    | 0110011  |
| `and`       | 0000000  | 111    | 0110011  |
| `or`        | 0000000  | 110    | 0110011  |
| `xor`       | 0000000  | 100    | 0110011  |
| `sll`       | 0000000  | 001    | 0110011  |
| `srl`       | 0000000  | 101    | 0110011  |
| `sra`       | 0100000  | 101    | 0110011  |

---

## ğŸ›¡ï¸ Error Handling

- âŒ Unsupported instruction â†’ `Unsupported instruction: xyz`
- âŒ Invalid register name â†’ `Invalid register`

---

## ğŸš€ Future Improvements

- Support for **I/S/B/U/J** instruction types  
- Write machine code to `output.hex`  
- Enhanced parsing with whitespace/tabs  
- Integration with **GUI/CLI interface**  
- Symbol table and label support

---

## ğŸ‘¨â€ğŸ’» Author

Made with â¤ï¸ by a **B.Tech AI student at IIT Hyderabad**  
Focused on exploring **systems programming, compilers, and low-level architecture.**

---

