digraph logic2F014B90304D8D10 {
graph [label="logic2F014B90304D8D10", margin="0.1,0.1", size="100,100", ranksep=0.1, splines=true];
node [style=filled, color="#ffee80", fontname=helveticanarrow];
edge [color="#ff0000", fontsize=10, fontname=helveticanarrow];
{ rank = source;logic2F014B90304D8D10_pop_si_data [label="pop_si_data", shape=invhouse, color="#e4f1b2"];
logic2F014B90304D8D10_p_10_in [label="p_10_in", shape=invhouse, color="#e4f1b2"];
logic2F014B90304D8D10_p_355_out [label="p_355_out", shape=invhouse, color="#e4f1b2"];
}
{ rank = sink;logic2F014B90304D8D10_p_344_in [label="p_344_in", shape=house, color="#e4f1b2"];
}
N_194B1D90 [label="N_194B1D90\n&:1\ngen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_341_out\n Attributes ::\nAttrGroup: dfg, AttrName : [name], AttrVal:[ gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_341_out ]\nAttrGroup: dfg, AttrName : [range], AttrVal:[ -1111111111:-1111111111 ]\n\n#0:1\n", color="#bbebff"];
logic2F014B90304D8D10_pop_si_data -> N_194B1D90 [label="1", taillabel=<pop_si_data>, headlabel=<P_1D8C5090>, headlabel=<#0:1>];
logic2F014B90304D8D10_p_10_in -> N_194B1D90 [label="1", taillabel=<p_10_in>, headlabel=<B>, headlabel=<#0:1>];
logic2F014B90304D8D10_p_355_out -> N_194B1D90 [label="1", taillabel=<p_355_out>, headlabel=<A>, headlabel=<#0:1>];
N_194B1D90 -> logic2F014B90304D8D10_p_344_in [label="1", taillabel=<out[p_344_in]>, headlabel=<p_344_in>, headlabel=<#0:1>];
}
