<?xml version="1.0" encoding="utf-8"?><device xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" schemaVersion="1.3" xsi:noNamespaceSchemaLocation="CMSIS-SVD.xsd">
  <vendor>Allwinner</vendor>
  <vendorID>sunxi</vendorID>
  <name>H616</name>
  <series>H616</series>
  <version>0.1</version>
  <description>H616</description>
  <licenseText>questionable</licenseText>
  <cpu>
    <name>other</name>
    <revision>0</revision>
    <endian>little</endian>
    <mpuPresent>true</mpuPresent>
    <fpuPresent>false</fpuPresent>
    <nvicPrioBits>0</nvicPrioBits>
    <vendorSystickConfig>false</vendorSystickConfig>
  </cpu>
  <addressUnitBits>8</addressUnitBits>
  <width>64</width>
  <size>32</size>
  <access>read-write</access>
  <resetMask>0xFFFFFFFF</resetMask>
  <peripherals>
    <peripheral>
      <name>Audio Codec</name>
      <description>Audio Codec</description>
      <groupName>generic</groupName>
      <baseAddress>0x5096000</baseAddress>
      <access>read-write</access>
      <registers>
        <cluster>
          <name>ANALOG DOMAIN REGISTER</name>
          <addressOffset>0x0</addressOffset>
          <register>
            <name>DAC_REG</name>
            <description>DAC Analog Control Register</description>
            <addressOffset>0x310</addressOffset>
            <resetValue>0x150000</resetValue>
            <resetMask>0xBFFF7F</resetMask>
            <fields>
              <field>
                <name>CURRENT_TEST_SELECT</name>
                <description>Internal Current Sink Test Enable 
0: Normal 
1: For Debug</description>
                <bitRange>[23:23]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Normal</name>
                    <description>Normal</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>For</name>
                    <description>For Debug</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>IOPVRS</name>
                <description>VRA2 Buffer OP Bias Current Select 
00: 6uA 
01: 7uA 
10: 8uA 
11: 9uA</description>
                <bitRange>[21:20]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_6uA</name>
                    <description>6uA</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_7uA</name>
                    <description>7uA</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_8uA</name>
                    <description>8uA</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_9uA</name>
                    <description>9uA</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>ILINEOUTAMPS</name>
                <description>LINEOUTL/R AMP Bias Current Select 
00: 6uA 
01: 7uA 
10: 8uA 
11: 9uA</description>
                <bitRange>[19:18]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_6uA</name>
                    <description>6uA</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_7uA</name>
                    <description>7uA</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_8uA</name>
                    <description>8uA</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_9uA</name>
                    <description>9uA</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>IOPDACS</name>
                <description>OPDAC Bias Current Select 
00: 7uA 
01: 8uA 
10: 9uA 
11: 10uA</description>
                <bitRange>[17:16]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_7uA</name>
                    <description>7uA</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_8uA</name>
                    <description>8uA</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_9uA</name>
                    <description>9uA</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_10uA</name>
                    <description>10uA</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DACLEN</name>
                <description>DACL Enable 
0: Disable 
1: Enable</description>
                <bitRange>[15:15]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DACREN</name>
                <description>DACR Enable 
0: Disable 
1: Enable</description>
                <bitRange>[14:14]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>LINEOUTLEN</name>
                <description>Left Channel LINEOUT Enable 
0: Disable 
1: Enable</description>
                <bitRange>[13:13]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>LMUTE</name>
                <description>Left MIXER to Left Channel LINEOUT Mute Control 
0: Mute 
1: Not mute</description>
                <bitRange>[12:12]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Not_mute</name>
                    <description>Not mute</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>LINEOUTREN</name>
                <description>Right Channel LINEOUT Enable 
0: Disable 
1: Enable</description>
                <bitRange>[11:11]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RMUTE</name>
                <description>Right MIXER to Right Channel LINEOUT Mute Control 
0: Mute 
1: Not mute</description>
                <bitRange>[10:10]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Not_mute</name>
                    <description>Not mute</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RSWITCH</name>
                <description>0: OUTPUT of RAMP_DAC 
1: VRA1</description>
                <bitRange>[9:9]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>OUTPUT</name>
                    <description>OUTPUT of RAMP_DAC</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>VRA1</name>
                    <description>VRA1</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RAMPEN</name>
                <description>Ramp DAC Enable 
0: Disable 
1: Enable</description>
                <bitRange>[8:8]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>LEFT</name>
                <description>Left LIENOUT Source Select 
0: Left Output Mixer 
1: Left Output Mixer + Right Output Mixer</description>
                <bitRange>[6:6]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>RIGHT</name>
                <description>Right LIENOUT Source Select 
0: Right Output Mixer 
1: Left LINEOUT, for Differential Output</description>
                <bitRange>[5:5]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Right</name>
                    <description>Right Output Mixer</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Left</name>
                    <description>Left LINEOUT, for Differential Output</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>LINEOUT</name>
                <description>Volume Control, Total 30 level from 0x1F to 0x02 with the volume 0dB to -43.5dB, -1.5dB/step, mute when 00000 &amp; 00001.</description>
                <bitRange>[4:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>MIXER_REG</name>
            <description>MIXER Analog Control Register</description>
            <addressOffset>0x314</addressOffset>
            <resetValue>0x133</resetValue>
            <resetMask>0xFF0F77</resetMask>
            <fields>
              <field>
                <name>LMIXMUTE</name>
                <description>Left Output Mixer Mute Control 0:Mute, 1:Not Mute Bit 23: Reserved Bit 22: Reserved Bit 21: Left Channel DAC Bit 20: Right Channel DAC</description>
                <bitRange>[23:20]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>RMIXMUTE</name>
                <description>Right Output Mixer Mute Control 0:Mute, 1:Not Mute Bit 19: Reserved Bit 18: Reserved Bit 17: Right Channel DAC Bit 16: Left Channel DAC</description>
                <bitRange>[19:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>LMIXEN</name>
                <description>Left Analog Output Mixer Enable 
0: Disable 
1: Enable</description>
                <bitRange>[11:11]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RMIXEN</name>
                <description>Right Analog Output Mixer Enable 
0: Disable 
1: Enable</description>
                <bitRange>[10:10]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>IOPMIXS</name>
                <description>OPMIX/OPLPF Bias Current Select 
00: 6uA 
01: 7uA 
10: 8uA 
11: 9uA</description>
                <bitRange>[9:8]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_6uA</name>
                    <description>6uA</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_7uA</name>
                    <description>7uA</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_8uA</name>
                    <description>8uA</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_9uA</name>
                    <description>9uA</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>RAMP_REG</name>
            <description>RAMP Control Register</description>
            <addressOffset>0x31C</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x7F</resetMask>
            <fields>
              <field>
                <name>RS</name>
                <description>Ramp Step 
000: 3us 
001: 6us 
010: 12us 
011: 24us 
100: 48us 
101: 60us 
110: 96us 
111: 120us</description>
                <bitRange>[6:4]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_3us</name>
                    <description>3us</description>
                    <value>0b000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_6us</name>
                    <description>6us</description>
                    <value>0b001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_12us</name>
                    <description>12us</description>
                    <value>0b010</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_24us</name>
                    <description>24us</description>
                    <value>0b011</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_48us</name>
                    <description>48us</description>
                    <value>0b100</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_60us</name>
                    <description>60us</description>
                    <value>0b101</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_96us</name>
                    <description>96us</description>
                    <value>0b110</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_120us</name>
                    <description>120us</description>
                    <value>0b111</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RMDEN</name>
                <description>Ramp Manual Down Enable 
0: Disable 
1: Enable</description>
                <bitRange>[3:3]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RMUEN</name>
                <description>Ramp Manual Up Enable 
0: Disable 
1: Enable</description>
                <bitRange>[2:2]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RMCEN</name>
                <description>Ramp Manual Control Enable 
0: Disable 
1: Enable</description>
                <bitRange>[1:1]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RDEN</name>
                <description>Ramp Digital Enable 
0: Disable 
1: Enable</description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
        </cluster>
        <cluster>
          <name>AUDIO CODEC</name>
          <addressOffset>0x0</addressOffset>
          <register>
            <name>AC_DAC_CNT</name>
            <description>DAC TX FIFO Counter Register</description>
            <addressOffset>0x24</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>TX_CNT</name>
                <description>TX Sample Counter The audio sample number of sending into TXFIFO. When one sample is put into TXFIFO by DMA or by host IO, the TX sample counter register increases by one. The TX sample counter register can be set to any initial valve at any time. After been updated by the initial value, the counter register should count on base of this initial value.</description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DG</name>
            <description>DAC Debug Register</description>
            <addressOffset>0x28</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xF43</resetMask>
            <fields>
              <field>
                <name>DAC_MODU_SELECT</name>
                <description>DAC Modulator Debug 
0: DAC Modulator Normal Mode 
1: DAC Modulator Debug Mode</description>
                <bitRange>[11:11]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>DAC_Modulator_Normal</name>
                    <description>DAC Modulator Normal Mode</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>DAC_Modulator_Debug</name>
                    <description>DAC Modulator Debug Mode</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DAC_PATTERN_SELECT</name>
                <description>DAC Pattern Select 
00: Normal (Audio Sample from TX FIFO) 
01: -6 dB Sin wave 
10: -60 dB Sin wave 
11: Silent wave</description>
                <bitRange>[10:9]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Normal</name>
                    <description>Normal (Audio Sample from TX FIFO)</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6_dB</name>
                    <description>-6 dB Sin wave</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_60_dB</name>
                    <description>-60 dB Sin wave</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Silent</name>
                    <description>Silent wave</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>CODEC_CLK_SELECT</name>
                <description>CODEC Clock Source Select 
0: CODEC Clock from PLL 
1: CODEC Clock from OSC (for Debug)</description>
                <bitRange>[8:8]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>CODEC_Clock_from_PLL</name>
                    <description>CODEC Clock from PLL</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>CODEC_Clock_from_OSC</name>
                    <description>CODEC Clock from OSC (for Debug)</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DA_SWP</name>
                <description>DAC Output Channel Swap Enable 0:Disable           1:Enable</description>
                <bitRange>[6:6]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>ADDA_LOOP_MODE</name>
                <description>ADDA Loop Mode Select 
00: Disable 
01: ADDA LOOP MODE DACL/DACR connect to ADCL/ADCR 
10: ADDA LOOP MODE DACL/DACR connect to ADCX/ADCY 
11: Reserved</description>
                <bitRange>[1:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DPC</name>
            <description>DAC Digital Part Control Register</description>
            <addressOffset>0x0</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x9F07F001</resetMask>
            <fields>
              <field>
                <name>EN_DA</name>
                <description>DAC Digital Part Enable 
0: Disable         
1: Enable</description>
                <bitRange>[31:31]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>MODQU</name>
                <description>Internal DAC Quantization Levels Levels=[7*(21+MODQU[3:0])]/128 Default levels=7*21/128=1.15</description>
                <bitRange>[28:25]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>DWA</name>
                <description>DWA Function Disable 
0: Enable        
1: Disable</description>
                <bitRange>[24:24]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>HPF_EN</name>
                <description>High Pass Filter Enable 
0: Disable           
1: Enable</description>
                <bitRange>[18:18]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DVOL</name>
                <description>Digital volume control: DVC, ATT=DVC[5:0]*(-1.16dB) 64 steps, -1.16dB/step</description>
                <bitRange>[17:12]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>HUB_EN</name>
                <description>Audio Hub Enable 
0: Disable 
1: Enable</description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_CTRL</name>
            <description>DAC DRC Control Register</description>
            <addressOffset>0x108</addressOffset>
            <resetValue>0x80</resetValue>
            <resetMask>0xBFFF</resetMask>
            <fields>
              <field>
                <name>DRC_DELAY_BUFFER_DATA_OUTPUT</name>
                <description>DRC delay buffer data output state when drc delay function is enabled and the drc funciton is disabled. After disabled drc function and this bit goes to 0, the user should write the drc delay function bit to 0. 
0: Not completed 
1: Completed</description>
                <bitRange>[15:15]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Not_completed</name>
                    <description>Not completed</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Completed</name>
                    <description>Completed</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>SIGNAL_DELAY_TIME</name>
                <description>Signal delay time setting 6'h00 : (8x1)fs 6'h01 : (8x2)fs 6'h02 : (8x3)fs ---------------------------------------- 6'h2e : (8*47)fs 6'h2f : (8*48)fs 6'h30 -- 6'h3f : (8*48)fs Delay time = 8*(n+1)fs, n&lt;6'h30; When the delay function is disabled, the signal delay time is unused.</description>
                <bitRange>[13:8]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>DELAY_BUFFER_USE_OR_NOT</name>
                <description>The delay buffer use or not when the drc is disabled and the drc buffer data output completely. 
0: Don't use the buffer 
1: Use the buffer</description>
                <bitRange>[7:7]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Don't</name>
                    <description>Don't use the buffer</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Use_the_buffer</name>
                    <description>Use the buffer</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DRC_GAIN_MAX_LIMIT_ENABLE</name>
                <description>DRC gain max limit enable 
0: Disable 
1: Enable</description>
                <bitRange>[6:6]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DRC_GAIN_MIN_LIMIT_ENABLE</name>
                <description>DRC gain min limit enable When this function is enabled, it will overwrite the noise detect funciton. 
0: Disable 
1: Enable</description>
                <bitRange>[5:5]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>CONTROL_THE_DRC_TO_DETECT</name>
                <description>Control the drc to detect noise when ET enable 
0: Disable 
1: Enable</description>
                <bitRange>[4:4]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>SIGNAL_FUNCTION_SELECT</name>
                <description>Signal function select 
0: RMS filter 
1: Peak filter When signal function selects Peak filter, the RMS parameter is unused. (AC_DRC_LRMSHAT/AC_DRC_LRMSLAT/AC_DRC_LRMSHAT/AC_DRC_LRMSLAT) When signal function selects RMS filter, the Peak filter parameter is unused.(AC_DRC_LPFHAT/AC_DRC_LPFLAT/AC_DRC_RPFHAT/AC_DRC_RPFLAT /AC_DRC_LPFHRT/AC_DRC_LPFLRT/AC_DRC_RPFHRT/AC_DRC_RPFLRT)</description>
                <bitRange>[3:3]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>RMS</name>
                    <description>RMS filter</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Peak</name>
                    <description>Peak filter When signal function selects Peak filter, the RMS parameter is unused. (AC_DRC_LRMSHAT/AC_DRC_LRMSLAT/AC_DRC_LRMSHAT/AC_DRC_LRMSLAT) When signal function selects RMS filter, the Peak filter parameter is unused.(AC_DRC_LPFHAT/AC_DRC_LPFLAT/AC_DRC_RPFHAT/AC_DRC_RPFLAT /AC_DRC_LPFHRT/AC_DRC_LPFLRT/AC_DRC_RPFHRT/AC_DRC_RPFLRT)</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DELAY_FUNCTION_ENABLE</name>
                <description>Delay function enable 
0: Disable 
1: Enable When the bit is disabled, the signal delay time is unused.</description>
                <bitRange>[2:2]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable When the bit is disabled, the signal delay time is unused.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DRC_LT_ENABLE</name>
                <description>DRC LT enable 
0: Disable 
1: Enable When the bit is disabled, Kl and OPL parameter is unused.</description>
                <bitRange>[1:1]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable When the bit is disabled, Kl and OPL parameter is unused.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DRC_ET_ENABLE</name>
                <description>DRC ET enable 
0: Disable 
1: Enable When the bit is disabled, Ke and OPE parameter is unused.</description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable When the bit is disabled, Ke and OPE parameter is unused.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_EPSHC</name>
            <description>DAC DRC Expander Smooth Time High Coef Register</description>
            <addressOffset>0x1AC</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x7FF</resetMask>
            <fields>
              <field>
                <name>GAIN_SMOOTH_FILTER_RELEASE</name>
                <description>The gain smooth filter release and attack time parameter setting in expander region, which are determined by the equation that RT = 1-exp(-2.2Ts/tr). The format is 3.24. (The default value is 30ms)</description>
                <bitRange>[10:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_EPSLC</name>
            <description>DAC DRC Expander Smooth Time Low Coef Register</description>
            <addressOffset>0x1B0</addressOffset>
            <resetValue>0x640C</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>GAIN_SMOOTH_FILTER_RELEASE</name>
                <description>The gain smooth filter release and attack time parameter setting in expander region, which are determined by the equation that RT = 1-exp(-2.2Ts/tr). The format is 3.24. (The default value is 30ms)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_HCT</name>
            <description>DAC DRC Compressor Threshold High Setting Register</description>
            <addressOffset>0x13C</addressOffset>
            <resetValue>0x6A4</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>COMPRESSOR_THRESHOLD</name>
                <description>The compressor threshold setting, which is set by the equation that CTin = -CT/6.0206. The format is 8.24 (The default value is -40dB)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_HET</name>
            <description>DAC DRC Expander Threshold High Setting Register</description>
            <addressOffset>0x16C</addressOffset>
            <resetValue>0xBA0</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>EXPANDER_THRESHOLD</name>
                <description>The expander threshold setting, which is set by the equation that ETin = -ET/6.0206, The format is 8.24. (The default value is -70dB)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_HHPFC</name>
            <description>DAC DRC High HPF Coef Register</description>
            <addressOffset>0x100</addressOffset>
            <resetValue>0xFF</resetValue>
            <resetMask>0x7FF</resetMask>
            <fields>
              <field>
                <name>HPF</name>
                <description>coefficient setting and the data is 3.24 format.</description>
                <bitRange>[10:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_HKC</name>
            <description>DAC DRC Compressor Slope High Setting Register</description>
            <addressOffset>0x144</addressOffset>
            <resetValue>0x80</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>COMPRESSOR_SLOPE</name>
                <description>The slope of the compressor, which is determined by the equation that Kc = 1/R, there, R is the ratio of the compressor, which always is interger. The format is 8.24. (The default value is 2 : 1)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_HKE</name>
            <description>DAC DRC Expander Slope High Setting Register</description>
            <addressOffset>0x174</addressOffset>
            <resetValue>0x500</resetValue>
            <resetMask>0x3FFF</resetMask>
            <fields>
              <field>
                <name>EXPANDER_SLOPE</name>
                <description>The slope of the expander, which is determined by the equation that Ke = 1/R, there, R is the ratio of the expander, which always is interger and the ke must larger than 50. The format is 8.24. (The default value is &lt;1:5&gt;)</description>
                <bitRange>[13:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_HKN</name>
            <description>DAC DRC Linear Slope High Setting Register</description>
            <addressOffset>0x184</addressOffset>
            <resetValue>0x100</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>LINEAR_SLOPE</name>
                <description>The slope of the linear, which is determined by the equation that Kn = 1/R, there, R is the ratio of the linear, which always is interger . The format is 8.24. (The default value is &lt;1:1&gt;)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_HKl</name>
            <description>DAC DRC Limiter Slope High Setting Register</description>
            <addressOffset>0x15C</addressOffset>
            <resetValue>0x5</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>LIMITER_SLOPE</name>
                <description>The slope of the limiter, which is determined by the equation that Kl = 1/R, there, R is the ratio of the limiter, which always is interger. The format is 8.24. (The default value is &lt;50 :1&gt;)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_HLT</name>
            <description>DAC DRC Limiter Threshold High Setting Register</description>
            <addressOffset>0x154</addressOffset>
            <resetValue>0x1A9</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>LIMITER_THRESHOLD</name>
                <description>The limiter threshold setting, which is set by the equation that LTin = -LT/6.0206, The format is 8.24. (The default value is -10dB)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_HOPC</name>
            <description>DAC DRC Compressor High Output at Compressor Threshold Register</description>
            <addressOffset>0x14C</addressOffset>
            <resetValue>0xF95B</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>COMPRESSOR_OUTPUT</name>
                <description>The output of the compressor, which is determined by the equation -OPC/6.0206. The format is 8.24 (The default value is -40dB)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_HOPE</name>
            <description>DAC DRC Expander High Output at Expander Threshold</description>
            <addressOffset>0x17C</addressOffset>
            <resetValue>0xF45F</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>EXPANDER_OUTPUT</name>
                <description>The output of the expander, which is determined by equation OPE/6.0206. The format is 8.24 (The default value is -70dB)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_HOPL</name>
            <description>DAC DRC Limiter High Output at Limiter Threshold</description>
            <addressOffset>0x164</addressOffset>
            <resetValue>0xFBD8</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>LIMITER_OUTPUT</name>
                <description>The output of the limiter, which is determined by equation OPT/6.0206. The format is 8.24 (The default value is -25dB)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_HPFHGAIN</name>
            <description>DAC DRC HPF Gain High Coef Register</description>
            <addressOffset>0x1B8</addressOffset>
            <resetValue>0x100</resetValue>
            <resetMask>0x7FF</resetMask>
            <fields>
              <field>
                <name>HPF_COEFFICIENT_GAIN</name>
                <description>The gain of the hpf coefficient setting which format is 3.24.(gain = 1)</description>
                <bitRange>[10:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_HPFLGAIN</name>
            <description>DAC DRC HPF Gain Low Coef Register</description>
            <addressOffset>0x1BC</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>HPF_COEFFICIENT_GAIN</name>
                <description>The gain of the hpf coefficient setting which format is 3.24.(gain = 1)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LCT</name>
            <description>DAC DRC Compressor Slope High Setting Register</description>
            <addressOffset>0x140</addressOffset>
            <resetValue>0xD3C0</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>COMPRESSOR_THRESHOLD</name>
                <description>The compressor threshold setting, which is set by the equation that CTin = -CT/6.0206. The format is 8.24 (The default value is -40dB)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LET</name>
            <description>DAC DRC Expander Threshold Low Setting Register</description>
            <addressOffset>0x170</addressOffset>
            <resetValue>0x7291</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>EXPANDER_THRESHOLD</name>
                <description>The expander threshold setting, which is set by the equation that ETin = -ET/6.0206, The format is 8.24. (The default value is -70dB)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LHPFC</name>
            <description>DAC DRC Low HPF Coef Register</description>
            <addressOffset>0x104</addressOffset>
            <resetValue>0xFAC1</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>HPF</name>
                <description>coefficient setting and the data is 3.24 format.</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LKC</name>
            <description>DAC DRC Compressor Slope Low Setting Register</description>
            <addressOffset>0x148</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>COMPRESSOR_SLOPE</name>
                <description>The slope of the compressor, which is determined by the equation that Kc = 1/R, there, R is the ratio of the compressor, which always is interger. The format is 8.24. (The default value is 2 : 1)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LKE</name>
            <description>DAC DRC Expander Slope Low Setting Register</description>
            <addressOffset>0x178</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>EXPANDER_SLOPE</name>
                <description>The slope of the expander, which is determined by the equation that Ke = 1/R, there, R is the ratio of the expander, which always is interger and the ke must larger than 50. The format is 8.24. (The default value is &lt;1:5&gt;)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LKN</name>
            <description>DAC DRC Linear Slope Low Setting Register</description>
            <addressOffset>0x188</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>LINEAR_SLOPE</name>
                <description>The slope of the linear, which is determined by the equation that Kn = 1/R, there, R is the ratio of the linear, which always is interger . The format is 8.24. (The default value is &lt;1:1&gt;)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LKl</name>
            <description>DAC DRC Limiter Slope Low Setting Register</description>
            <addressOffset>0x160</addressOffset>
            <resetValue>0x1EB8</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>LIMITER_SLOPE</name>
                <description>The slope of the limiter, which is determined by the equation that Kl = 1/R, there, R is the ratio of the limiter, which always is interger. The format is 8.24. (The default value is &lt;50 :1&gt;)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LLT</name>
            <description>DAC DRC Limiter Threshold Low Setting Register</description>
            <addressOffset>0x158</addressOffset>
            <resetValue>0x34F0</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>LIMITER_THRESHOLD</name>
                <description>The limiter threshold setting, which is set by the equation that LTin = -LT/6.0206. The format is 8.24. (The default value is -10dB)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LOPC</name>
            <description>DAC DRC Compressor Low Output at Compressor Threshold Register</description>
            <addressOffset>0x150</addressOffset>
            <resetValue>0x2C3F</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>COMPRESSOR_OUTPUT</name>
                <description>The output of the compressor, which is determined by the equation OPC/6.0206. The format is 8.24 (The default value is -40dB)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LOPE</name>
            <description>DAC DRC Expander Low Output at Expander Threshold</description>
            <addressOffset>0x180</addressOffset>
            <resetValue>0x8D6E</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>EXPANDER_OUTPUT</name>
                <description>The output of the expander, which is determined by equation OPE/6.0206. The format is 8.24 (The default value is -70dB)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LOPL</name>
            <description>DAC DRC Limiter Low Output at Limiter Threshold</description>
            <addressOffset>0x168</addressOffset>
            <resetValue>0xFBA7</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>LIMITER_OUTPUT</name>
                <description>The output of the limiter, which is determined by equation OPT/6.0206. The format is 8.24 (The default value is -25dB)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LPFHAT</name>
            <description>DAC DRC Left Peak Filter High Attack Time Coef Register</description>
            <addressOffset>0x10C</addressOffset>
            <resetValue>0xB</resetValue>
            <resetMask>0x7FF</resetMask>
            <fields>
              <field>
                <name>LEFT_PEAK_FILTER_ATTACK_TIME</name>
                <description>The left peak filter attack time parameter setting, which is determined by the equation that AT = 1-exp(-2.2Ts/ta). The format is 3.24.( The default value is 1ms)</description>
                <bitRange>[10:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LPFHRT</name>
            <description>DAC DRC Left Peak Filter High Release Time Coef Register</description>
            <addressOffset>0x11C</addressOffset>
            <resetValue>0xFF</resetValue>
            <resetMask>0x7FF</resetMask>
            <fields>
              <field>
                <name>LEFT_PEAK_FILTER_RELEASE_TIME</name>
                <description>The left peak filter release time parameter setting, which is determined by the equation that RT = exp(-2.2Ts/tr). The format is 3.24. (The default value is 100ms)</description>
                <bitRange>[10:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LPFLAT</name>
            <description>DAC DRC Left Peak Filter Low Attack Time Coef Register</description>
            <addressOffset>0x110</addressOffset>
            <resetValue>0x77BF</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>LEFT_PEAK_FILTER_ATTACK_TIME</name>
                <description>The left peak filter attack time parameter setting, which is determined by the equation that AT = 1-exp(-2.2Ts/ta). The format is 3.24.( The default value is 1ms)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LPFLRT</name>
            <description>DAC DRC Left Peak Filter Low Release Time Coef Register</description>
            <addressOffset>0x120</addressOffset>
            <resetValue>0xE1F8</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>LEFT_PEAK_FILTER_RELEASE_TIME</name>
                <description>The left peak filter release time parameter setting, which is determined by the equation that RT = exp(-2.2Ts/tr). The format is 3.24. (The default value is 100ms)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LRMSHAT</name>
            <description>DAC DRC Left RMS Filter High Coef Register</description>
            <addressOffset>0x12C</addressOffset>
            <resetValue>0x1</resetValue>
            <resetMask>0x7FF</resetMask>
            <fields>
              <field>
                <name>LEFT_RMS_FILTER_AVERAGE_TIME</name>
                <description>The left RMS filter average time parameter setting, which is determined by the equation that AT = 1-exp(-2.2Ts/tav). The format is 3.24. (The default value is 10ms)</description>
                <bitRange>[10:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_LRMSLAT</name>
            <description>DAC DRC Left RMS Filter Low Coef Register</description>
            <addressOffset>0x130</addressOffset>
            <resetValue>0x2BAF</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>LEFT_RMS_FILTER_AVERAGE_TIME</name>
                <description>The left RMS filter average time parameter setting, which is determined by the equation that AT = 1-exp(-2.2Ts/tav). The format is 3.24. (The default value is 10ms)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_MNGHS</name>
            <description>DAC DRC MIN Gain High Setting Register</description>
            <addressOffset>0x1A4</addressOffset>
            <resetValue>0xF95B</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>MIN_GAIN</name>
                <description>The min gain setting, which is determined by equation MXG/6.0206. The format is 8.24 and must -60dB &lt;=MNG &lt;= -40dB (The default value is -40dB)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_MNGLS</name>
            <description>DAC DRC MIN Gain Low Setting Register</description>
            <addressOffset>0x1A8</addressOffset>
            <resetValue>0x2C3F</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>MIN_GAIN</name>
                <description>The min gain setting, which is determined by equation MNG/6.0206. The format is 8.24 and must -60dB &lt;=MNG &lt;= -40dB (The default value is -40dB)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_MXGHS</name>
            <description>DAC DRC MAX Gain High Setting Register</description>
            <addressOffset>0x19C</addressOffset>
            <resetValue>0xFE56</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>MAX_GAIN</name>
                <description>The max gain setting, which is determined by equation MXG/6.0206. The format is 8.24 and must -20dB &lt;MXG&lt; 30dB (The default value is -10dB)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_MXGLS</name>
            <description>DAC DRC MAX Gain Low Setting Register</description>
            <addressOffset>0x1A0</addressOffset>
            <resetValue>0xCB0F</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>MAX_GAIN</name>
                <description>The max gain setting, which is determined by equation MXG/6.0206. The format is 8.24 and must -20dB &lt;MXG &lt; 30dB (The default value is -10dB)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_RPFHRT</name>
            <description>DAC DRC Right Peak Filter High Release Time Coef Register</description>
            <addressOffset>0x124</addressOffset>
            <resetValue>0xFF</resetValue>
            <resetMask>0x7FF</resetMask>
            <fields>
              <field>
                <name>LEFT_PEAK_FILTER_ATTACK_TIME</name>
                <description>The left peak filter attack time parameter setting, which determine by the equation that RT = exp(-2.2Ts/tr). The format is 3.24.  (The default value is 100ms)</description>
                <bitRange>[10:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_RPFLRT</name>
            <description>DAC DRC Right Peak Filter Low Release Time Coef Register</description>
            <addressOffset>0x128</addressOffset>
            <resetValue>0xE1F8</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>LEFT_PEAK_FILTER_RELEASE_TIME</name>
                <description>The left peak filter release time parameter setting, which determine by the equation that AT = exp(-2.2Ts/tr). The format is 3.24. (The default value is 100ms)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_RRMSHAT</name>
            <description>DAC DRC Right RMS Filter High Coef Register</description>
            <addressOffset>0x134</addressOffset>
            <resetValue>0x1</resetValue>
            <resetMask>0x7FF</resetMask>
            <fields>
              <field>
                <name>RIGHT_RMS_FILTER_AVERAGE_TIME</name>
                <description>The right RMS filter average time parameter setting, which determine by the equation that AT = 1-exp(-2.2Ts/tav). The format is 3.24.(The default value is 10ms)</description>
                <bitRange>[10:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_RRMSLAT</name>
            <description>DAC DRC Right RMS Filter Low Coef Register</description>
            <addressOffset>0x138</addressOffset>
            <resetValue>0x2BAF</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>RIGHT_RMS_FILTER_AVERAGE_TIME</name>
                <description>The right RMS filter average time parameter setting, which determine by the equation that AT = 1-exp(-2.2Ts/tav). The format is 3.24.(10ms)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_SFHAT</name>
            <description>DAC DRC Smooth Filter Gain High Attack Time Coef Register</description>
            <addressOffset>0x18C</addressOffset>
            <resetValue>0x2</resetValue>
            <resetMask>0x7FF</resetMask>
            <fields>
              <field>
                <name>SMOOTH_FILTER_ATTACK_TIME</name>
                <description>The smooth filter attack time parameter setting, which is determined by the equation that AT = 1-exp(-2.2Ts/tr). The format is 3.24. (The default value is 5ms)</description>
                <bitRange>[10:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_SFHRT</name>
            <description>DAC DRC Smooth Filter Gain High Release Time Coef Register</description>
            <addressOffset>0x194</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x7FF</resetMask>
            <fields>
              <field>
                <name>GAIN_SMOOTH_FILTER_RELEASE_TIME</name>
                <description>The gain smooth filter release time parameter setting, which is determined by the equation that RT = 1-exp(-2.2Ts/tr). The format is 3.24. (The default value is 200ms)</description>
                <bitRange>[10:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_SFLAT</name>
            <description>DAC DRC Smooth Filter Gain Low Attack Time Coef Register</description>
            <addressOffset>0x190</addressOffset>
            <resetValue>0x5600</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>SMOOTH_FILTER_ATTACK_TIME</name>
                <description>The smooth filter attack time parameter setting, which is determined by the equation that AT = 1-exp(-2.2Ts/tr). The format is 3.24. (The default value is 5ms)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_DRC_SFLRT</name>
            <description>DAC DRC Smooth Filter Gain Low Release Time Coef Register</description>
            <addressOffset>0x198</addressOffset>
            <resetValue>0xF04</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>GAIN_SMOOTH_FILTER_RELEASE_TIME</name>
                <description>The gain smooth filter release time parameter setting, which is determined by the equation that RT = 1-exp(-2.2Ts/tr). The format is 3.24. (The default value is 200ms)</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_FIFOC</name>
            <description>DAC FIFO Control Register</description>
            <addressOffset>0x10</addressOffset>
            <resetValue>0x4000</resetValue>
            <resetMask>0xF7607F7F</resetMask>
            <fields>
              <field>
                <name>DAC_FS</name>
                <description>Sample Rate of DAC 
000: 48 kHz 
010: 24 kHz 
100: 12 kHz 
110: 192 kHz 
001: 32 kHz 
011: 16 kHz 
101: 8 kHz 
111: 96 kHz 44.1 kHz/22.05 kHz/11.025 kHz can be supported by Audio PLL Configure Bit</description>
                <bitRange>[31:29]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_48_kHz</name>
                    <description>48 kHz</description>
                    <value>0b000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_24_kHz</name>
                    <description>24 kHz</description>
                    <value>0b010</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_12_kHz</name>
                    <description>12 kHz</description>
                    <value>0b100</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_192_kHz</name>
                    <description>192 kHz</description>
                    <value>0b110</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_32_kHz</name>
                    <description>32 kHz</description>
                    <value>0b001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_16_kHz</name>
                    <description>16 kHz</description>
                    <value>0b011</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_8_kHz</name>
                    <description>8 kHz</description>
                    <value>0b101</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_96_kHz</name>
                    <description>96 kHz 44.1 kHz/22.05 kHz/11.025 kHz can be supported by Audio PLL Configure Bit</description>
                    <value>0b111</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>FIR_VER</name>
                <description>FIR Version 
0: 64-Tap FIR 
1: 32-Tap FIR</description>
                <bitRange>[28:28]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_64_minus_Tap</name>
                    <description>64-Tap FIR</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_32_minus_Tap</name>
                    <description>32-Tap FIR</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>SEND_LASAT</name>
                <description>Audio sample select when TX FIFO underrun 
0: Sending zero 
1: Sending last audio sample</description>
                <bitRange>[26:26]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Sending_zero</name>
                    <description>Sending zero</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Sending_last</name>
                    <description>Sending last audio sample</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>FIFO_MODE</name>
                <description>For 20-bit transmitted audio sample: 00/10: FIFO_I[19:0] = {TXDATA[31:12]} 01/11: FIFO_I[19:0] = {TXDATA[19:0]} For 16-bit transmitted audio sample: 00/10: FIFO_I[19:0] = {TXDATA[31:16], 4`b0} 01/11: FIFO_I[19:0] = {TXDATA[15:0], 4`b0}</description>
                <bitRange>[25:24]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>DAC_DRQ_CLR_CNT</name>
                <description>When TX FIFO available room is less than or equal N, DRQ Request will be de-asserted. N is defined here: 
00: IRQ/DRQ De-asserted when WLEVEL &gt; TXTL 
01: 4 
10: 8 
11: 16</description>
                <bitRange>[22:21]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>IRQ_slash_DRQ</name>
                    <description>IRQ/DRQ De-asserted when WLEVEL &gt; TXTL</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_4</name>
                    <description>4</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_8</name>
                    <description>8</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_16</name>
                    <description>16</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TX_TRIG_LEVEL</name>
                <description>TX FIFO Empty Trigger Level (TXTL[12:0]) Interrupt and DMA request trigger level for TX FIFO normal condition. IRQ/DRQ generated when WLEVEL &lt;= TXTL WLEVEL represents the number of valid samples in the TX FIFO.</description>
                <bitRange>[14:8]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>DAC_MONO_EN</name>
                <description>DAC Mono Enable 
0: Stereo, 64 levels FIFO 
1: mono, 128 levels FIFO When enabled, L &amp; R channel send same data.</description>
                <bitRange>[6:6]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Stereo</name>
                    <description>Stereo, 64 levels FIFO</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>mono</name>
                    <description>mono, 128 levels FIFO When enabled, L &amp; R channel send same data.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TX_SAMPLE_BITS</name>
                <description>Transmitting Audio Sample Resolution 
0: 16 bits 
1: 24 bits</description>
                <bitRange>[5:5]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_16_bits</name>
                    <description>16 bits</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_24_bits</name>
                    <description>24 bits</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DAC_DRQ_EN</name>
                <description>DAC FIFO Empty DRQ Enable 
0: Disable           
1: Enable</description>
                <bitRange>[4:4]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DAC_IRQ_EN</name>
                <description>DAC FIFO Empty IRQ Enable 
0: Disable           
1: Enable</description>
                <bitRange>[3:3]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>FIFO_UNDERRUN_IRQ_EN</name>
                <description>DAC FIFO Underrun IRQ Enable 
0: Disable           
1: Enable</description>
                <bitRange>[2:2]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>FIFO_OVERRUN_IRQ_EN</name>
                <description>DAC FIFO Overrun IRQ Enable 
0: Disable           
1: Enable</description>
                <bitRange>[1:1]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>FIFO_FLUSH</name>
                <description>DAC FIFO Flush Write `1` to flush TX FIFO, self clear to `0`</description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>clear</modifiedWriteValues>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_FIFOS</name>
            <description>DAC FIFO Status Register</description>
            <addressOffset>0x14</addressOffset>
            <resetValue>0x808008</resetValue>
            <resetMask>0xFFFF0E</resetMask>
            <fields>
              <field>
                <name>TX_EMPTY</name>
                <description>TX FIFO Empty 
0: No room for new sample in TX FIFO 
1: More than one room for new sample in TX FIFO (&gt;= 1 word)</description>
                <bitRange>[23:23]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_room</name>
                    <description>No room for new sample in TX FIFO</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>More</name>
                    <description>More than one room for new sample in TX FIFO (&gt;= 1 word)</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXE_CNT</name>
                <description>TX FIFO Empty Space Word Counter</description>
                <bitRange>[22:8]</bitRange>
                <access>read-only</access>
              </field>
              <field>
                <name>TXE_INT</name>
                <description>TX FIFO Empty Pending Interrupt 
0: No Pending IRQ 
1: FIFO Empty Pending Interrupt Write `1` to clear this interrupt or automatically clear if interrupt condition fails.</description>
                <bitRange>[3:3]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_Pending</name>
                    <description>No Pending IRQ</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>FIFO</name>
                    <description>FIFO Empty Pending Interrupt Write `1` to clear this interrupt or automatically clear if interrupt condition fails.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXU_INT</name>
                <description>TX FIFO Underrun Pending Interrupt 
0: No Pending Interrupt 
1: FIFO Underrun Pending Interrupt Write `1` to clear this interrupt</description>
                <bitRange>[2:2]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_Pending</name>
                    <description>No Pending Interrupt</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>FIFO</name>
                    <description>FIFO Underrun Pending Interrupt Write `1` to clear this interrupt</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXO_INT</name>
                <description>TX FIFO Overrun Pending Interrupt 
0: No Pending Interrupt 
1: FIFO Overrun Pending Interrupt Write `1` to clear this interrupt</description>
                <bitRange>[1:1]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_Pending</name>
                    <description>No Pending Interrupt</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>FIFO</name>
                    <description>FIFO Overrun Pending Interrupt Write `1` to clear this interrupt</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>AC_DAC_TXDATA</name>
            <description>DAC TX DATA Register</description>
            <addressOffset>0x20</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>TX_DATA</name>
                <description>Transmitting left, right channel sample data should be written this register one by one. The left channel sample data is first and then the right channel sample.</description>
                <bitRange>[31:0]</bitRange>
                <access>write-only</access>
              </field>
            </fields>
          </register>
        </cluster>
        <register>
          <name>AC_DAC_DAP_CTR</name>
          <description>AC_DAC_DAP_CTR</description>
          <addressOffset>0xF0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xB0000000</resetMask>
          <fields>
            <field>
              <name>DDAP_EN</name>
              <description>DAP for DRC Enable 
0: Bypass 
1: Enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Bypass</name>
                  <description>Bypass</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDAP_DRC_EN</name>
              <description>DRC enable control 
0: Disable 
1: Enable</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDAP_HPF_EN</name>
              <description>HPF enable control 
0: Disable 
1: Enable</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>AC_DAC_DRC_RPFLAT</name>
          <description>AC_DAC_DRC_RPFLAT</description>
          <addressOffset>0x118</addressOffset>
          <resetValue>0x77BF</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>LEFT_PEAK_FILTER_ATTACK_TIME</name>
              <description>The left peak filter attack time parameter setting, which is determined by the equation that AT = 1-exp(-2.2Ts/ta). The format is 3.24. (The default value is 1ms)</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CCU</name>
      <description>CCU</description>
      <groupName>generic</groupName>
      <baseAddress>0x3001000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>AHB3_CFG_REG</name>
          <description>AHB3 Configuration Register</description>
          <addressOffset>0x51C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3000303</resetMask>
          <fields>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
00: OSC24M 
01: RTC_32K 
10: PSI 
11: PLL_PERI0(1X) AHB3 CLK = Clock Source/M/N.</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OSC24M</name>
                  <description>OSC24M</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RTC_32K</name>
                  <description>RTC_32K</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PSI</name>
                  <description>PSI</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI0_openingparen_1X_closingparen_</name>
                  <description>PLL_PERI0(1X) AHB3 CLK = Clock Source/M/N.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N 
00: 1 
01: 2 
10: 4 
11: 8</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M = FACTOR_M +1) FACTOR_M is from 0 to 3.</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>APB1_CFG_REG</name>
          <description>APB1 Configuration Register</description>
          <addressOffset>0x520</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3000303</resetMask>
          <fields>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
00: OSC24M 
01: RTC_32K 
10: PSI 
11: PLL_PERI0(1X) APB1 CLK = Clock Source/M/N.</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OSC24M</name>
                  <description>OSC24M</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RTC_32K</name>
                  <description>RTC_32K</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PSI</name>
                  <description>PSI</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI0_openingparen_1X_closingparen_</name>
                  <description>PLL_PERI0(1X) APB1 CLK = Clock Source/M/N.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N 
00: 1 
01: 2 
10: 4 
11: 8</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M = FACTOR_M +1) FACTOR_M is from 0 to 3.</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>APB2_CFG_REG</name>
          <description>APB2 Configuration Register</description>
          <addressOffset>0x524</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3000303</resetMask>
          <fields>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
00: OSC24M 
01: RTC_32K 
10: PSI 
11: PLL_PERI0(1X) APB2 CLK = Clock Source/M/N.</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OSC24M</name>
                  <description>OSC24M</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RTC_32K</name>
                  <description>RTC_32K</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PSI</name>
                  <description>PSI</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI0_openingparen_1X_closingparen_</name>
                  <description>PLL_PERI0(1X) APB2 CLK = Clock Source/M/N.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N 
00: 1 
01: 2 
10: 4 
11: 8</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M = FACTOR_M +1) FACTOR_M is from 0 to 3.</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>AUDIO_CODEC_1X_CLK_REG</name>
          <description>AUDIO CODEC 1X Clock Register</description>
          <addressOffset>0xA50</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8300000F</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON SCLK = Clock Source/M.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK = Clock Source/M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
00: PLL_AUDIO(1X) 
01: PLL_AUDIO(2X) 
10: PLL_AUDIO(4X) 
11: PLL_AUDIO(hs)</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_AUDIO_openingparen_1X_closingparen_</name>
                  <description>PLL_AUDIO(1X)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO_openingparen_2X_closingparen_</name>
                  <description>PLL_AUDIO(2X)</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO_openingparen_4X_closingparen_</name>
                  <description>PLL_AUDIO(4X)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO_openingparen_hs_closingparen_</name>
                  <description>PLL_AUDIO(hs)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M= FACTOR_M +1) FACTOR_M is from 0 to 15.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>AUDIO_CODEC_4X_CLK_REG</name>
          <description>AUDIO CODEC 4X Clock Register</description>
          <addressOffset>0xA54</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8300000F</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON SCLK = Clock Source/M.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK = Clock Source/M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
00: PLL_AUDIO(1X) 
01: PLL_AUDIO(2X) 
10: PLL_AUDIO(4X) 
11: PLL_AUDIO(hs)</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_AUDIO_openingparen_1X_closingparen_</name>
                  <description>PLL_AUDIO(1X)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO_openingparen_2X_closingparen_</name>
                  <description>PLL_AUDIO(2X)</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO_openingparen_4X_closingparen_</name>
                  <description>PLL_AUDIO(4X)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO_openingparen_hs_closingparen_</name>
                  <description>PLL_AUDIO(hs)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M= FACTOR_M +1) FACTOR_M is from 0 to 15.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>AUDIO_CODEC_BGR_REG</name>
          <description>AUDIO CODEC Bus Gating Reset Register</description>
          <addressOffset>0xA5C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>AUDIO_CODEC_RST</name>
              <description>AUDIO_CODEC Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AUDIO_CODEC_GATING</name>
              <description>Gating Clock For AUDIO_CODEC 
0: Mask 
1: Pass</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>AUDIO_HUB_BGR_REG</name>
          <description>AUDIO_HUB Bus Gating Reset Register</description>
          <addressOffset>0xA6C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>AUDIO_HUB_RST</name>
              <description>AUDIO_HUB Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AUDIO_HUB_GATING</name>
              <description>Gating Clock For AUDIO_HUB 
0: Mask 
1: Pass</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>AUDIO_HUB_CLK_REG</name>
          <description>AUDIO_HUB Clock Register</description>
          <addressOffset>0xA60</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x83000300</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON SCLK = Clock Source/N.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK = Clock Source/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
00: PLL_AUDIO(1X) 
01: PLL_AUDIO(2X) 
10: PLL_AUDIO(4X) 
11: PLL_AUDIO(hs)</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_AUDIO_openingparen_1X_closingparen_</name>
                  <description>PLL_AUDIO(1X)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO_openingparen_2X_closingparen_</name>
                  <description>PLL_AUDIO(2X)</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO_openingparen_4X_closingparen_</name>
                  <description>PLL_AUDIO(4X)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO_openingparen_hs_closingparen_</name>
                  <description>PLL_AUDIO(hs)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N 
00: 1 
01: 2 
10: 4 
11: 8</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>AVS_CLK_REG</name>
          <description>AVS Clock Register</description>
          <addressOffset>0x740</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80000000</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON SCLK = OSC24M.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK = OSC24M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CCMU_SEC_SWITCH_REG</name>
          <description>CCMU_SEC_SWITCH_REG</description>
          <addressOffset>0xF00</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>MBUS_SEC</name>
              <description>MBUS clock registers` security 
0: Secure 
1: Non-secure</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Secure</name>
                  <description>Secure</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>non_secure</name>
                  <description>Non-secure</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUS_SEC</name>
              <description>Bus relevant registers' security 
0: Secure 
1: Non-secure</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Secure</name>
                  <description>Secure</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>non_secure</name>
                  <description>Non-secure</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_SEC</name>
              <description>PLL relevant registers' security 
0: Secure 
1: Non-secure</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Secure</name>
                  <description>Secure</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>non_secure</name>
                  <description>Non-secure</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CE_BGR_REG</name>
          <description>CE Bus Gating Reset Register</description>
          <addressOffset>0x68C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>CE_RST</name>
              <description>CE Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CE_GATING</name>
              <description>Gating Clock for CE 
0: Mask 
1: Pass</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CE_CLK_REG</name>
          <description>CE Clock Register</description>
          <addressOffset>0x680</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8100030F</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON SCLK = Clock Source/M/N.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
0: OSC24M 
1: PLL_PERI0(2X)</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OSC24M</name>
                  <description>OSC24M</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI0_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI0(2X)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N 
00: 1 
01: 2 
10: 4 
11: 8</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M= FACTOR_M +1) FACTOR_M is from 0 to 15.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CPUX_AXI_CFG_REG</name>
          <description>CPUX_AXI Configuration Register</description>
          <addressOffset>0x500</addressOffset>
          <resetValue>0x301</resetValue>
          <resetMask>0x7000303</resetMask>
          <fields>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
000: OSC24M 
001: RTC_32K 
010: RC16M 
011: PLL_CPUX 
100: PLL_PERI0(1X) 
101: reserved 
110: reserved 
111: reserved CPUX Clock = Clock Source CPUX_AXI Clock = Clock Source/M CPUX_APB Clock = Clock Source/N</description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OSC24M</name>
                  <description>OSC24M</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RTC_32K</name>
                  <description>RTC_32K</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RC16M</name>
                  <description>RC16M</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_CPUX</name>
                  <description>PLL_CPUX</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI0_openingparen_1X_closingparen_</name>
                  <description>PLL_PERI0(1X)</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reserved</name>
                  <description>reserved CPUX Clock = Clock Source CPUX_AXI Clock = Clock Source/M CPUX_APB Clock = Clock Source/N</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CPUX_APB_FACTOR_N</name>
              <description>Factor N.(N = FACTOR_N +1) FACTOR_N is from 0 to 3.</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M = FACTOR_M +1) FACTOR_M is from 0 to 3.</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DBGSYS_BGR_REG</name>
          <description>DBGSYS Bus Gating Reset Register</description>
          <addressOffset>0x78C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>DBGSYS_RST</name>
              <description>DBGSYS Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBGSYS_GATING</name>
              <description>Gating Clock for DBGSYS 
0: Mask 
1: Pass Note: The working clock of DBGSYS is from OSC24M.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass Note: The working clock of DBGSYS is from OSC24M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DE_BGR_REG</name>
          <description>DE Bus Gating Reset Register</description>
          <addressOffset>0x60C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>DE_RST</name>
              <description>DE Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DE_GATING</name>
              <description>Gating Clock For DE 
0: Mask 
1: Pass</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DE_CLK_REG</name>
          <description>DE Clock Register</description>
          <addressOffset>0x600</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8100000F</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON SCLK = Clock Source/M.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK = Clock Source/M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
0: PLL_DE 
1: PLL_PERI0(2X)</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_DE</name>
                  <description>PLL_DE</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI0_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI0(2X)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M = FACTOR_M +1) FACTOR_M is from 0 to 15.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DISPLAY_IF_TOP_BGR_REG</name>
          <description>DISPLAY_IF_TOP BUS GATING RESET Register</description>
          <addressOffset>0xB5C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>DISPLAY_IF_TOP_RST</name>
              <description>DISPLAY_IF_TOP Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DISPLAY_IF_TOP_GATING</name>
              <description>Gating Clock For DISPLAY_IF_TOP 
0: Mask 
1: Pass</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DI_BGR_REG</name>
          <description>DI Bus Gating Reset Register</description>
          <addressOffset>0x62C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>DI_RST</name>
              <description>DI Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DI_GATING</name>
              <description>Gating Clock For DI 
0: Mask 
1: Pass</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DI_CLK_REG</name>
          <description>DI Clock Register</description>
          <addressOffset>0x620</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8100000F</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON SCLK = Clock Source/M.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK = Clock Source/M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
0: PLL_DE 
1: PLL_PERI0(2X)</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_DE</name>
                  <description>PLL_DE</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI0_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI0(2X)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M = FACTOR_M +1) FACTOR_M is from 0 to 15.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA_BGR_REG</name>
          <description>DMA Bus Gating Reset Register</description>
          <addressOffset>0x70C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>DMA_RST</name>
              <description>DMA Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_GATING</name>
              <description>Gating Clock for DMA 
0: Mask 
1: Pass Note: The working clock of DMA is from AHB1.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass Note: The working clock of DMA is from AHB1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMIC_BGR_REG</name>
          <description>DMIC Bus Gating Reset Register</description>
          <addressOffset>0xA4C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>DMIC_RST</name>
              <description>DMIC Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMIC_GATING</name>
              <description>Gating Clock For DMIC 
0: Mask 
1: Pass</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMIC_CLK_REG</name>
          <description>DMIC Clock Register</description>
          <addressOffset>0xA40</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x83000300</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON SCLK = Clock Source/N</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK = Clock Source/N</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
00: PLL_AUDIO(1X) 
01: PLL_AUDIO(2X) 
10: PLL_AUDIO(4X) 
11: PLL_AUDIO(hs)</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_AUDIO_openingparen_1X_closingparen_</name>
                  <description>PLL_AUDIO(1X)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO_openingparen_2X_closingparen_</name>
                  <description>PLL_AUDIO(2X)</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO_openingparen_4X_closingparen_</name>
                  <description>PLL_AUDIO(4X)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO_openingparen_hs_closingparen_</name>
                  <description>PLL_AUDIO(hs)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N 
00: 1 
01: 2 
10: 4 
11: 8</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DRAM_BGR_REG</name>
          <description>DRAM Bus Gating Reset Register</description>
          <addressOffset>0x80C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>DRAM_RST</name>
              <description>DRAM Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DRAM_GATING</name>
              <description>Gating Clock for DRAM 
0: Mask 
1: Pass</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DRAM_CLK_REG</name>
          <description>DRAM Clock Register</description>
          <addressOffset>0x800</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x43000003</resetMask>
          <fields>
            <field>
              <name>MODULE_RST</name>
              <description>Module Reset 
0: Assert 
1: De-assert SCLK = Clock Source/M.</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert SCLK = Clock Source/M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
00: PLL_DDR0 
01: PLL_DDR1 
1X: /</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_DDR0</name>
                  <description>PLL_DDR0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_DDR1</name>
                  <description>PLL_DDR1</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M= FACTOR_M +1) FACTOR_M is from 0 to 3.</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_BGR_REG</name>
          <description>EMAC Bus Gating Reset Register</description>
          <addressOffset>0x97C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x30003</resetMask>
          <fields>
            <field>
              <name>EMAC1_RST</name>
              <description>EMAC1 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMAC0_RST</name>
              <description>EMAC0 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMAC1_GATING</name>
              <description>Gating Clock for EMAC1 
0: Mask 
1: Pass</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMAC0_GATING</name>
              <description>Gating Clock for EMAC0 
0: Mask 
1: Pass</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EPHY_25M_CLK_REG</name>
          <description>EPHY_25M Clock Register</description>
          <addressOffset>0x970</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xC0000000</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON SCLK = PLL_PERI0(1X)/24 = 25M.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK = PLL_PERI0(1X)/24 = 25M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_PERI0_GATING</name>
              <description>Gating PLL_PERI0 Clock 
0: Clock is OFF 
1: Clock is ON</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>FRE_DET_CTRL_REG</name>
          <description>Frequency Detect Control Register</description>
          <addressOffset>0xF08</addressOffset>
          <resetValue>0x20</resetValue>
          <resetMask>0x800001F3</resetMask>
          <fields>
            <field>
              <name>ERROR_FLAG_ERROR</name>
              <description>ERROR_FLAG Error Flag 
0: Write 0 to clear 
1: Error</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Write</name>
                  <description>Write 0 to clear</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error</name>
                  <description>Error</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DETECT_TIME</name>
              <description>Detect Time Time=1/32k*(2^RegValue) Note: RegValue is from 0 to 16.</description>
              <bitRange>[8:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRE_DET_IRQ_EN_FREQUENCE</name>
              <description>FRE_DET_IRQ_EN Frequence Detect IRQ Enable 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FRE_DET_FUN_EN_FREQUENCE</name>
              <description>FRE_DET_FUN_EN Frequence Detect Function Enable 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>FRE_DOWN_LIM_REG</name>
          <description>Frequency Down Limit Register</description>
          <addressOffset>0xF10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>FRE_DOWN_LIM</name>
              <description>Frequence Down Limit The register must be an integral multiple of 32. The unit is kHz.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>FRE_UP_LIM_REG</name>
          <description>Frequency Up Limit Register</description>
          <addressOffset>0xF0C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>FRE_UP_LIM</name>
              <description>Frequence Up Limit The register must be an integral multiple of 32. The unit is kHz.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>G2D_BGR_REG</name>
          <description>G2D Bus Gating Reset Register</description>
          <addressOffset>0x63C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>G2D_RST</name>
              <description>G2D Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>G2D_GATING</name>
              <description>Gating Clock For G2D 
0: Mask 
1: Pass</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>G2D_CLK_REG</name>
          <description>G2D Clock Register</description>
          <addressOffset>0x630</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8100000F</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON SCLK = Clock Source/M.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK = Clock Source/M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
0: PLL_DE 
1: PLL_PERI0(2X)</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_DE</name>
                  <description>PLL_DE</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI0_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI0(2X)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M = FACTOR_M +1) FACTOR_M is from 0 to 15.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GPU_BGR_REG</name>
          <description>GPU Bus Gating Reset Register</description>
          <addressOffset>0x67C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>GPU_RST</name>
              <description>GPU Reset. 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GPU_GATING</name>
              <description>Gating Clock For GPU 
0: Mask 
1: Pass</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GPU_CLK0_REG</name>
          <description>GPU_CLK0_REG</description>
          <addressOffset>0x670</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x81000003</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON SCLK = Clock Source/M.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK = Clock Source/M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
0: PLL_GPU0 
1: PLL_PERI_BAK_CLK(PLL_PERI_BAK_CLK is from GPU_CLK1_REG) Note: The switch needs to be a burr-free switch.</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_GPU0</name>
                  <description>PLL_GPU0</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI_BAK_CLK_openingparen_PLL_PERI_BAK_CLK</name>
                  <description>PLL_PERI_BAK_CLK(PLL_PERI_BAK_CLK is from GPU_CLK1_REG) Note: The switch needs to be a burr-free switch.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M= FACTOR_M +1) FACTOR_M is from 0 to 3. Burr-free divider.</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GPU_CLK1_REG</name>
          <description>GPU Clock1 Register</description>
          <addressOffset>0x674</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80000003</resetMask>
          <fields>
            <field>
              <name>PLL_PERI_BAK_CLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON PLL_PERI_BAK = Clock Source/M. Clock Source is from PLL_PERI0(2X). Burr-free divider.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON PLL_PERI_BAK = Clock Source/M. Clock Source is from PLL_PERI0(2X). Burr-free divider.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M= FACTOR_M +1) FACTOR_M is from 0 to 3. Burr-free divider.</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HDMI0_CLK_REG</name>
          <description>HDMI0 Clock Register</description>
          <addressOffset>0xB00</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8300000F</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON SCLK = Clock Source/M.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK = Clock Source/M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
00: PLL_VIDEO0(1X) 
01: PLL_VIDEO0(4X) 10:PLL_VIDEO2(1X) 11:PLL_VIDEO2(4X)</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_VIDEO0_openingparen_1X_closingparen_</name>
                  <description>PLL_VIDEO0(1X)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO0_openingparen_4X_closingparen_</name>
                  <description>PLL_VIDEO0(4X) 10:PLL_VIDEO2(1X) 11:PLL_VIDEO2(4X)</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M= FACTOR_M +1) FACTOR_M is from 0 to 15.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HDMI0_SLOW_CLK_REG</name>
          <description>HDMI0 Slow Clock Register</description>
          <addressOffset>0xB04</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80000000</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON SCLK = OSC24M.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK = OSC24M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HDMI_BGR_REG</name>
          <description>HDMI Bus Gating Reset Register</description>
          <addressOffset>0xB1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x30001</resetMask>
          <fields>
            <field>
              <name>HDMI0_SUB_RST</name>
              <description>HDMI0_SUB Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HDMI0_MAIN_RST</name>
              <description>HDMI0_MAIN Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HDMI0_GATING</name>
              <description>Gating Clock For HDMI0 
0: Mask 
1: Pass</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HDMI_CEC_CLK_REG</name>
          <description>HDMI CEC Clock Register</description>
          <addressOffset>0xB10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xC3000000</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_PERI_GATING</name>
              <description>Gating PLL_PERI Clock 0:Clock is OFF 1:Clock is ON</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
00: CCMU_32K 
01: PLL_PERI0(2X)/36621 = 32.768kHz 1X:/</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CCMU_32K</name>
                  <description>CCMU_32K</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI0_openingparen_2X_closingparen__slash_36621</name>
                  <description>PLL_PERI0(2X)/36621 = 32.768kHz 1X:/</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HDMI_HDCP_BGR_REG</name>
          <description>HDMI HDCP Bus Gating Reset Register</description>
          <addressOffset>0xC4C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>HDMI_HDCP_RST</name>
              <description>HDMI_HDCP Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HDMI_HDCP_GATING</name>
              <description>Gating Clock For HDMI_HDCP 
0: Mask 
1: Pass</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HDMI_HDCP_CLK_REG</name>
          <description>HDMI HDCP Clock Register</description>
          <addressOffset>0xC40</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8300000F</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON SCLK = Clock Source/M.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK = Clock Source/M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
00: PLL_PERI0(1X) 
01: PLL_PERI1(1X) Others:/</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_PERI0_openingparen_1X_closingparen_</name>
                  <description>PLL_PERI0(1X)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI1_openingparen_1X_closingparen_</name>
                  <description>PLL_PERI1(1X) Others:/</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M= FACTOR_M +1) FACTOR_M is from 0 to 15.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HSTIMER_BGR_REG</name>
          <description>HSTIMER Bus Gating Reset Register</description>
          <addressOffset>0x73C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>HSTIMER_RST</name>
              <description>HSTIMER Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HSTIMER_GATING</name>
              <description>Gating Clock for HSTIMER 
0: Mask 
1: Pass Note: The working clock of HSTIMER is from AHB1.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass Note: The working clock of HSTIMER is from AHB1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_BGR_REG</name>
          <description>IOMMU Bus Gating Reset Register</description>
          <addressOffset>0x7BC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>IOMMU_GATING</name>
              <description>Gating Clock For IOMMU 
0: Mask 
1: Pass</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>LRADC_BGR_REG</name>
          <description>LRADC_BGR_REG</description>
          <addressOffset>0xA9C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>LRADC_RST</name>
              <description>LRADC Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LRADC_GATING</name>
              <description>Gating Clock For LRADC 
0: Mask 
1: Pass</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>MBUS_CFG_REG</name>
          <description>MBUS Configuration Register</description>
          <addressOffset>0x540</addressOffset>
          <resetValue>0xC0000000</resetValue>
          <resetMask>0xC3000007</resetMask>
          <fields>
            <field>
              <name>CLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON MBUS CLK = Clock Source/M.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON MBUS CLK = Clock Source/M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MBUS_RST</name>
              <description>MBUS Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
00: OSC24M 
01: PLL_PERI0(2X) 
10: PLL_DDR0 
11: PLL_DDR1</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OSC24M</name>
                  <description>OSC24M</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI0_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI0(2X)</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_DDR0</name>
                  <description>PLL_DDR0</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_DDR1</name>
                  <description>PLL_DDR1</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M = FACTOR_M +1) FACTOR_M is from 0 to 7.</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>MBUS_MAT_CLK_GATING_REG</name>
          <description>MBUS Master Clock Gating Register</description>
          <addressOffset>0x804</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x52F</resetMask>
          <fields>
            <field>
              <name>G2D_MCLK_GATING</name>
              <description>Gating MBUS Clock For G2D 
0: Mask 
1: Pass</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NAND0_MCLK_GATING</name>
              <description>Gating MBUS Clock For NAND0 
0: Mask 
1: Pass</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TS0_MCLK_GATING</name>
              <description>Gating MBUS Clock For TS0 
0: Mask 
1: Pass</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CE_MCLK_GATING</name>
              <description>Gating MBUS Clock For CE 
0: Mask 
1: Pass</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VE_MCLK_GATING</name>
              <description>Gating MBUS Clock For VE 
0: Mask 
1: Pass</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_MCLK_GATING</name>
              <description>Gating MBUS Clock For DMA 
0: Mask 
1: Pass</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>NAND0_0_CLK_REG</name>
          <description>NAND0_0 Clock Register</description>
          <addressOffset>0x810</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700030F</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON SCLK = Clock Source/M/N.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
000: OSC24M 
001: PLL_PERI0(1X) 
010: PLL_PERI1(1X) 
011: PLL_PERI0(2X) 
100: PLL_PERI1(2X) 1XX:/</description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OSC24M</name>
                  <description>OSC24M</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI0_openingparen_1X_closingparen_</name>
                  <description>PLL_PERI0(1X)</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI1_openingparen_1X_closingparen_</name>
                  <description>PLL_PERI1(1X)</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI0_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI0(2X)</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI1_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI1(2X) 1XX:/</description>
                  <value>0b100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N 
00: 1 
01: 2 
10: 4 
11: 8</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M= FACTOR_M +1) FACTOR_M is from 0 to 15.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>NAND0_1_CLK_REG</name>
          <description>NAND0_1 Clock Register</description>
          <addressOffset>0x814</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700030F</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON SCLK = Clock Source/N/M.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK = Clock Source/N/M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
000: OSC24M 
001: PLL_PERI0(1X) 
010: PLL_PERI1(1X) 
011: PLL_PERI0(2X) 
100: PLL_PERI1(2X) 1XX:/</description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OSC24M</name>
                  <description>OSC24M</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI0_openingparen_1X_closingparen_</name>
                  <description>PLL_PERI0(1X)</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI1_openingparen_1X_closingparen_</name>
                  <description>PLL_PERI1(1X)</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI0_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI0(2X)</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI1_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI1(2X) 1XX:/</description>
                  <value>0b100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N 
00: 1 
01: 2 
10: 4 
11: 8</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M= FACTOR_M +1) FACTOR_M is from 0 to 15.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>NAND_BGR_REG</name>
          <description>NAND Bus Gating Reset Register</description>
          <addressOffset>0x82C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>NAND0_RST</name>
              <description>NAND0 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NAND0_GATING</name>
              <description>Gating Clock For NAND0 
0: Mask 
1: Pass</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>OWA_BGR_REG</name>
          <description>OWA Bus Gating Reset Register</description>
          <addressOffset>0xA2C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>OWA_RST</name>
              <description>OWA Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OWA_GATING</name>
              <description>Gating Clock For OWA 
0: Mask 
1: Pass</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>OWA_CLK_REG</name>
          <description>OWA Clock Register</description>
          <addressOffset>0xA20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x83000300</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON SCLK = Clock Source/N</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK = Clock Source/N</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
00: PLL_AUDIO(1X) 
01: PLL_AUDIO(2X) 
10: PLL_AUDIO(4X) 
11: PLL_AUDIO(hs)</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_AUDIO_openingparen_1X_closingparen_</name>
                  <description>PLL_AUDIO(1X)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO_openingparen_2X_closingparen_</name>
                  <description>PLL_AUDIO(2X)</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO_openingparen_4X_closingparen_</name>
                  <description>PLL_AUDIO(4X)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO_openingparen_hs_closingparen_</name>
                  <description>PLL_AUDIO(hs)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N 
00: 1 
01: 2 
10: 4 
11: 8</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_AUDIO_BIAS_REG</name>
          <description>PLL_AUDIO Bias Register</description>
          <addressOffset>0x378</addressOffset>
          <resetValue>0x30000</resetValue>
          <resetMask>0x1F0000</resetMask>
          <fields>
            <field>
              <name>PLL_BIAS_CTRL</name>
              <description>PLL bias control [4:0]</description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_AUDIO_CTRL_REG</name>
          <description>PLL_AUDIO Control Register</description>
          <addressOffset>0x78</addressOffset>
          <resetValue>0x8142A01</resetValue>
          <resetMask>0xB93FFF03</resetMask>
          <fields>
            <field>
              <name>PLL_ENABLE</name>
              <description>0: Disable 
1: Enable This PLL is for Audio. PLL_AUDIO(hs)=24 MHz*N/M1 PLL_AUDIO(4X) = 24 MHz*N/M0/M1/P PLL_AUDIO(2X) = 24 MHz*N/M0/M1/P/2 PLL_AUDIO(1X) = 24 MHz*N/M0/M1/P/4 7.5&lt;=N/M0/M1&lt;=125 and 12&lt;=N The range of 24 MHz*N/M0/M1 is from 180 MHz to 3 GHz. The default value of PLL_AUDIO(4X) is 24.5714 MHz. Common configuration: When PLL_AUDIO(1X) is 24.576 MHz, PLL_AUDIO_CTRL_REG is recommended to set to 0xA8010F01, PLL_AUDIO_PAR0_CTRL_REG is recommended to set to 0xE000C49B. When PLL_AUDIO(1X) is 22.5792 MHz, PLL_AUDIO_CTRL_REG is recommended to set to 0xA8021501, PLL_AUDIO_PAR0_CTRL_REG is recommended to set to 0xE001288C.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable This PLL is for Audio. PLL_AUDIO(hs)=24 MHz*N/M1 PLL_AUDIO(4X) = 24 MHz*N/M0/M1/P PLL_AUDIO(2X) = 24 MHz*N/M0/M1/P/2 PLL_AUDIO(1X) = 24 MHz*N/M0/M1/P/4 7.5&lt;=N/M0/M1&lt;=125 and 12&lt;=N The range of 24 MHz*N/M0/M1 is from 180 MHz to 3 GHz. The default value of PLL_AUDIO(4X) is 24.5714 MHz. Common configuration: When PLL_AUDIO(1X) is 24.576 MHz, PLL_AUDIO_CTRL_REG is recommended to set to 0xA8010F01, PLL_AUDIO_PAR0_CTRL_REG is recommended to set to 0xE000C49B. When PLL_AUDIO(1X) is 22.5792 MHz, PLL_AUDIO_CTRL_REG is recommended to set to 0xA8021501, PLL_AUDIO_PAR0_CTRL_REG is recommended to set to 0xE001288C.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK_ENABLE</name>
              <description>Lock Enable 
0: Disable 
1: Enable</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>0:Unlocked 
1: Locked (It indicates that the PLL has been stable.) Note: The bit is only valid when the bit29 is set to 1.</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Locked</name>
                  <description>Locked (It indicates that the PLL has been stable.) Note: The bit is only valid when the bit29 is set to 1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_OUTPUT_ENABLE</name>
              <description>0:Disable 1:Enable The bit is used to control the output enable of PLL.</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_SDM_ENABLE</name>
              <description>Spread Spectrum and Decimal Frequency Division 
0: Disable 
1: Enable</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_POST_DIV_P</name>
              <description>PLL Post-div P P= PLL_POST_DIV_P +1 PLL_POST_DIV_P is from 0 to 63.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_FACTOR_N</name>
              <description>PLL Factor N N= PLL_FACTOR_N +1 PLL_FACTOR_N is from 0 to 254. In application, PLL_FACTOR_N shall be more than or equal to 11.</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_INPUT_DIV_M1</name>
              <description>PLL Input Div M1 M1=PLL_INPUT_DIV_M1 + 1 PLL_INPUT_DIV_M1 is from 0 to 1.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_OUTPUT_DIV_M0</name>
              <description>PLL Output Div M0 M0=PLL_OUTPUT_DIV_M0 + 1 PLL_OUTPUT_DIV_M0 is from 0 to 1.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_AUDIO_PAT0_CTRL_REG</name>
          <description>PLL_AUDIO Pattern0 Control Register</description>
          <addressOffset>0x178</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SIG_DELT_PAT_EN</name>
              <description>Sigma-Delta Pattern Enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPR_FREQ_MODE</name>
              <description>Spread Frequency Mode 
00: DC=0 
01: DC=1 
10: Triangular(1 bit) 
11: Triangular(n bit)</description>
              <bitRange>[30:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DC_equals_0</name>
                  <description>DC=0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DC_equals_1</name>
                  <description>DC=1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_1</name>
                  <description>Triangular(1 bit)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_n</name>
                  <description>Triangular(n bit)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_STEP</name>
              <description>Wave Step</description>
              <bitRange>[28:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDM_CLK_SEL</name>
              <description>SDM Clock Select 
0: 24 MHz 
1: 12 MHz Note: When PLL_INPUT_DIV_M1 is 1, the bit is set to 1.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24</name>
                  <description>24 MHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_12</name>
                  <description>12 MHz Note: When PLL_INPUT_DIV_M1 is 1, the bit is set to 1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FREQ</name>
              <description>Frequency 
00: 31.5 kHz 
01: 32 kHz 
10: 32.5 kHz 
11: 33 kHz</description>
              <bitRange>[18:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_31_point_5_kHz</name>
                  <description>31.5 kHz</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_kHz</name>
                  <description>32 kHz</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_point_5_kHz</name>
                  <description>32.5 kHz</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_33_kHz</name>
                  <description>33 kHz</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_BOT</name>
              <description>Wave Bottom</description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_AUDIO_PAT1_CTRL_REG</name>
          <description>PLL_AUDIO Pattern1 Control Register</description>
          <addressOffset>0x17C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x111FFFF</resetMask>
          <fields>
            <field>
              <name>DITHER_EN</name>
              <description></description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_EN</name>
              <description></description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_IN</name>
              <description></description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_CPUX_BIAS_REG</name>
          <description>PLL_CPUX Bias Register</description>
          <addressOffset>0x300</addressOffset>
          <resetValue>0x80100000</resetValue>
          <resetMask>0x801F0000</resetMask>
          <fields>
            <field>
              <name>VCO_RST</name>
              <description>VCO reset in</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_BIAS_CURRENT</name>
              <description>PLL current bias control [4:0], CPU_CP.</description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_CPUX_CTRL_REG</name>
          <description>PLL_CPUX Control Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x8001000</resetValue>
          <resetMask>0xBF03FF03</resetMask>
          <fields>
            <field>
              <name>PLL_ENABLE</name>
              <description>0: Disable 
1: Enable PLL_CPUX=24 MHz*N/P The PLL_CPUX output frequency must be in the range from 200 MHz to 3 GHz. And the default value of PLL_CPUX is 408 MHz.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable PLL_CPUX=24 MHz*N/P The PLL_CPUX output frequency must be in the range from 200 MHz to 3 GHz. And the default value of PLL_CPUX is 408 MHz.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK_ENABLE</name>
              <description>Lock Enable 
0: Disable 
1: Enable</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>0:Unlocked 
1: Locked (It indicates that the PLL has been stable.)</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Locked</name>
                  <description>Locked (It indicates that the PLL has been stable.)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_OUTPUT_ENABLE</name>
              <description>0:Disable 1:Enable The bit is used to control the output enable of PLL.</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_LOCK_TIME</name>
              <description>PLL lock time The bit indicates the step amplitude from one frequency to another.</description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_OUT_EXT_DIVP</name>
              <description>PLL Output External Divider P 
00: 1 
01: 2 
10: 4 
11: / When output clock is less than 288 MHz, clock frequency is output by dividing P.</description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_</name>
                  <description>/ When output clock is less than 288 MHz, clock frequency is output by dividing P.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_FACTOR_N</name>
              <description>PLL Factor N N= PLL_FACTOR_N +1 PLL_FACTOR_N is from 0 to 254. In application, PLL_FACTOR_N shall be more than or equal to 11.</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_FACTOR_M</name>
              <description>PLL Factor M M = PLL_FACTOR_M + 1 PLL_FACTOR_M is from 0 to 3. Note: The bit is only for testing.</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_CPUX_TUN_REG</name>
          <description>PLL_CPUX Tuning Register</description>
          <addressOffset>0x400</addressOffset>
          <resetValue>0x44404000</resetValue>
          <resetMask>0x777FFFFF</resetMask>
          <fields>
            <field>
              <name>VCO_RNG_CTRL</name>
              <description>VCO range control [2:0]</description>
              <bitRange>[30:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>KVCO_GAIN_CTRL</name>
              <description>KVCO gain control [2:0]</description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CNT_INIT_CTRL</name>
              <description>Counter initial control [6:0]</description>
              <bitRange>[22:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>C_OD0</name>
              <description>C-REG-OD0 for verify</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>C_B_IN</name>
              <description>C-B-IN [6:0] for verify</description>
              <bitRange>[14:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>C_OD1</name>
              <description>C-REG-OD1 for verify</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>C_B_OUT</name>
              <description>C-B-OUT [6:0] for verify</description>
              <bitRange>[6:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_DDR0_BIAS_REG</name>
          <description>PLL_DDR0 Bias Register</description>
          <addressOffset>0x310</addressOffset>
          <resetValue>0x30000</resetValue>
          <resetMask>0x1F0000</resetMask>
          <fields>
            <field>
              <name>PLL_BIAS_CTRL</name>
              <description>PLL bias control [4:0].</description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_DDR0_CTRL_REG</name>
          <description>PLL_DDR0 Control Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x8002301</resetValue>
          <resetMask>0xB900FF03</resetMask>
          <fields>
            <field>
              <name>PLL_ENABLE</name>
              <description>0: Disable 
1: Enable PLL_DDR= 24 MHz*N/M0/M1 The default value of PLL_DDR0 is 432 MHz.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable PLL_DDR= 24 MHz*N/M0/M1 The default value of PLL_DDR0 is 432 MHz.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK_ENABLE</name>
              <description>Lock Enable 
0: Disable 
1: Enable</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>0: Unlocked 
1: Locked (It indicates that the PLL has been stable.)</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Unlocked</name>
                  <description>Unlocked</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Locked</name>
                  <description>Locked (It indicates that the PLL has been stable.)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_OUTPUT_ENABLE</name>
              <description>0:Disable 1:Enable The bit is used to control the output enable of PLL.</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_SDM_ENABLE</name>
              <description>0:Disable 1:Enable</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_FACTOR_N</name>
              <description>PLL Factor N N= PLL_FACTOR_N +1 PLL_FACTOR_N is from 0 to 254. In application, PLL_FACTOR_N shall be more than or equal to 11.</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_INPUT_DIV_M1</name>
              <description>PLL Input Div M1. M1=PLL_INPUT_DIV_M1 + 1 PLL_INPUT_DIV_M1 is from 0 to 1.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_OUTPUT_DIV_M0</name>
              <description>PLL Output Div M0. M0=PLL_OUTPUT_DIV_M0 + 1 PLL_OUTPUT_DIV_M0 is from 0 to 1.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_DDR0_PAT_CTRL_REG</name>
          <description>PLL_DDR0 Pattern Control Register</description>
          <addressOffset>0x110</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SIG_DELT_PAT_EN</name>
              <description>Sigma-Delta Pattern Enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPR_FREQ_MODE</name>
              <description>Spread Frequency Mode 
00: DC=0 
01: DC=1 
10: Triangular(1bit) 
11: Triangular(nbit)</description>
              <bitRange>[30:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DC_equals_0</name>
                  <description>DC=0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DC_equals_1</name>
                  <description>DC=1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_1bit_closingparen_</name>
                  <description>Triangular(1bit)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_nbit_closingparen_</name>
                  <description>Triangular(nbit)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_STEP</name>
              <description>Wave Step</description>
              <bitRange>[28:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDM_CLK_SEL</name>
              <description>SDM Clock Select 
0: 24 MHz 
1: 12 MHz When PLL_INPUT_DIV_M1 is 1, the bit is set to 1.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24</name>
                  <description>24 MHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_12</name>
                  <description>12 MHz When PLL_INPUT_DIV_M1 is 1, the bit is set to 1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FREQ</name>
              <description>Frequency 
00: 31.5 kHz 
01: 32 kHz 
10: 32.5 kHz 
11: 33 kHz</description>
              <bitRange>[18:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_31_point_5_kHz</name>
                  <description>31.5 kHz</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_kHz</name>
                  <description>32 kHz</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_point_5_kHz</name>
                  <description>32.5 kHz</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_33_kHz</name>
                  <description>33 kHz</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_BOT</name>
              <description>Wave Bottom</description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_DDR1_CTRL_REG</name>
          <description>PLL_DDR1 Control Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x8002301</resetValue>
          <resetMask>0xB900FF03</resetMask>
          <fields>
            <field>
              <name>PLL_ENABLE</name>
              <description>0: Disable 
1: Enable PLL_DDR= 24 MHz*N/M0/M1 The default value of PLL_DDR1 is 432 MHz.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable PLL_DDR= 24 MHz*N/M0/M1 The default value of PLL_DDR1 is 432 MHz.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK_ENABLE</name>
              <description>Lock Enable 
0: Disable 
1: Enable</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>0: Unlocked 
1: Locked (It indicates that the PLL has been stable.)</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Unlocked</name>
                  <description>Unlocked</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Locked</name>
                  <description>Locked (It indicates that the PLL has been stable.)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_OUTPUT_ENABLE</name>
              <description>0:Disable 1:Enable The bit is used to control the output enable of PLL.</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_SDM_ENABLE</name>
              <description>0:Disable 1:Enable</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_FACTOR_N</name>
              <description>PLL Factor N N= PLL_FACTOR_N +1 PLL_FACTOR_N is from 0 to 254. In application, PLL_FACTOR_N shall be more than or equal to 11.</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_INPUT_DIV_M1</name>
              <description>PLL Input Div M1. M1=PLL_INPUT_DIV_M1 + 1 PLL_INPUT_DIV_M1 is from 0 to 1.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_OUTPUT_DIV_M0</name>
              <description>PLL Output Div M0. M0=PLL_OUTPUT_DIV_M0 + 1 PLL_OUTPUT_DIV_M0 is from 0 to 1.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_DDR1_PAT_CTRL_REG</name>
          <description>PLL_DDR1 Pattern Control Register</description>
          <addressOffset>0x118</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SIG_DELT_PAT_EN</name>
              <description>Sigma-Delta Pattern Enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPR_FREQ_MODE</name>
              <description>Spread Frequency Mode 
00: DC=0 
01: DC=1 
10: Triangular(1bit) 
11: Triangular(nbit)</description>
              <bitRange>[30:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DC_equals_0</name>
                  <description>DC=0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DC_equals_1</name>
                  <description>DC=1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_1bit_closingparen_</name>
                  <description>Triangular(1bit)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_nbit_closingparen_</name>
                  <description>Triangular(nbit)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_STEP</name>
              <description>Wave Step</description>
              <bitRange>[28:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDM_CLK_SEL</name>
              <description>SDM Clock Select 
0: 24 MHz 
1: 12 MHz When PLL_INPUT_DIV_M1 is 1, the bit is set to 1.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24</name>
                  <description>24 MHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_12</name>
                  <description>12 MHz When PLL_INPUT_DIV_M1 is 1, the bit is set to 1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FREQ</name>
              <description>Frequency 
00: 31.5 kHz 
01: 32 kHz 
10: 32.5 kHz 
11: 33 kHz</description>
              <bitRange>[18:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_31_point_5_kHz</name>
                  <description>31.5 kHz</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_kHz</name>
                  <description>32 kHz</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_point_5_kHz</name>
                  <description>32.5 kHz</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_33_kHz</name>
                  <description>33 kHz</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_BOT</name>
              <description>Wave Bottom</description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_DE_BIAS_REG</name>
          <description>PLL_DE Bias Register</description>
          <addressOffset>0x360</addressOffset>
          <resetValue>0x30000</resetValue>
          <resetMask>0x1F0000</resetMask>
          <fields>
            <field>
              <name>PLL_BIAS_CTRL</name>
              <description>PLL bias control [4:0]</description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_DE_CTRL_REG</name>
          <description>PLL_DE Control Register</description>
          <addressOffset>0x60</addressOffset>
          <resetValue>0x8002301</resetValue>
          <resetMask>0xB900FF03</resetMask>
          <fields>
            <field>
              <name>PLL_ENABLE</name>
              <description>0: Disable 
1: Enable PLL_DE = 24 MHz*N/M0/M1. The default value of PLL_DE is 432 MHz.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable PLL_DE = 24 MHz*N/M0/M1. The default value of PLL_DE is 432 MHz.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK_ENABLE</name>
              <description>Lock Enable 
0: Disable 
1: Enable</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>0: Unlocked 
1: Locked (It indicates that the PLL has been stable.)</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Unlocked</name>
                  <description>Unlocked</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Locked</name>
                  <description>Locked (It indicates that the PLL has been stable.)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_OUTPUT_ENABLE</name>
              <description>0: Disable 
1: Enable The bit is used to control the output enable of PLL.</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable The bit is used to control the output enable of PLL.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_SDM_ENABLE</name>
              <description>0: Disable 
1: Enable</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_FACTOR_N</name>
              <description>PLL Factor N N= PLL_FACTOR_N +1 PLL_FACTOR_N is from 0 to 254. In application, PLL_FACTOR_N shall be more than or equal to 11.</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_INPUT_DIV_M1</name>
              <description>PLL Input Div M1. M1=PLL_INPUT_DIV_M1 + 1 PLL_INPUT_DIV_M1 is from 0 to 1.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_OUTPUT_DIV_M0</name>
              <description>PLL Output Div M0. M0=PLL_OUTPUT_DIV_M0 + 1 PLL_OUTPUT_DIV_M0 is from 0 to 1.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_DE_PAT0_CTRL_REG</name>
          <description>PLL_DE Pattern0 Control Register</description>
          <addressOffset>0x160</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SIG_DELT_PAT_EN</name>
              <description>Sigma-Delta Pattern Enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPR_FREQ_MODE</name>
              <description>Spread Frequency Mode 
00: DC=0 
01: DC=1 
10: Triangular(1 bit) 
11: Triangular(n bit)</description>
              <bitRange>[30:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DC_equals_0</name>
                  <description>DC=0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DC_equals_1</name>
                  <description>DC=1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_1</name>
                  <description>Triangular(1 bit)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_n</name>
                  <description>Triangular(n bit)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_STEP</name>
              <description>Wave Step</description>
              <bitRange>[28:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDM_CLK_SEL</name>
              <description>SDM Clock Select 
0: 24 MHz 
1: 12 MHz Note: When PLL_INPUT_DIV_M1 is 1, the bit is set to 1.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24</name>
                  <description>24 MHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_12</name>
                  <description>12 MHz Note: When PLL_INPUT_DIV_M1 is 1, the bit is set to 1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FREQ</name>
              <description>Frequency 
00: 31.5 kHz 
01: 32 kHz 
10: 32.5 kHz 
11: 33 kHz</description>
              <bitRange>[18:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_31_point_5_kHz</name>
                  <description>31.5 kHz</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_kHz</name>
                  <description>32 kHz</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_point_5_kHz</name>
                  <description>32.5 kHz</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_33_kHz</name>
                  <description>33 kHz</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_BOT</name>
              <description>Wave Bottom</description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_DE_PAT1_CTRL_REG</name>
          <description>PLL_DE Pattern1 Control Register</description>
          <addressOffset>0x164</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x111FFFF</resetMask>
          <fields>
            <field>
              <name>DITHER_EN</name>
              <description></description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_EN</name>
              <description></description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_IN</name>
              <description></description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_GPU0_BIAS_REG</name>
          <description>PLL_GPU0 Bias Register</description>
          <addressOffset>0x330</addressOffset>
          <resetValue>0x30000</resetValue>
          <resetMask>0x1F0000</resetMask>
          <fields>
            <field>
              <name>PLL_BIAS_CTRL</name>
              <description>PLL bias control [4:0]</description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_GPU0_CTRL_REG</name>
          <description>PLL_GPU0 Control Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x8002301</resetValue>
          <resetMask>0xB900FF03</resetMask>
          <fields>
            <field>
              <name>PLL_ENABLE</name>
              <description>0: Disable 
1: Enable PLL_GPU0 = 24 MHz*N/M0/M1. The default value of PLL_GPU0 is 432 MHz.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable PLL_GPU0 = 24 MHz*N/M0/M1. The default value of PLL_GPU0 is 432 MHz.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK_ENABLE</name>
              <description>Lock Enable 
0: Disable 
1: Enable</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>0:Unlocked 
1: Locked (It indicates that the PLL has been stable.)</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Locked</name>
                  <description>Locked (It indicates that the PLL has been stable.)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_OUTPUT_ENABLE</name>
              <description>0:Disable 1:Enable The bit is used to control the output enable of PLL.</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_SDM_ENABLE</name>
              <description>0: Disable 
1: Enable</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_FACTOR_N</name>
              <description>PLL Factor N. N= PLL_FACTOR_N +1 PLL_FACTOR_N is from 0 to 254. In application, PLL_FACTOR_N shall be more than or equal to 11.</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_INPUT_DIV_M1</name>
              <description>PLL Input Div M1. M1=PLL_INPUT_DIV_M1 + 1 PLL_INPUT_DIV_M1 is from 0 to 1.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_OUTPUT_DIV_M0</name>
              <description>PLL Output Div M0. M0=PLL_OUTPUT_DIV_M0 + 1 PLL_OUTPUT_DIV_M0 is from 0 to 1.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_GPU0_PAT0_CTRL_REG</name>
          <description>PLL_GPU0 Pattern0 Control Register</description>
          <addressOffset>0x130</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SIG_DELT_PAT_EN</name>
              <description>Sigma-Delta Pattern Enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPR_FREQ_MODE</name>
              <description>Spread Frequency Mode 
00: DC=0 
01: DC=1 
10: Triangular(1 bit) 
11: Triangular(n bit)</description>
              <bitRange>[30:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DC_equals_0</name>
                  <description>DC=0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DC_equals_1</name>
                  <description>DC=1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_1</name>
                  <description>Triangular(1 bit)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_n</name>
                  <description>Triangular(n bit)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_STEP</name>
              <description>Wave Step</description>
              <bitRange>[28:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDM_CLK_SEL</name>
              <description>SDM Clock Select 
0: 24 MHz 
1: 12 MHz Note: When PLL_INPUT_DIV_M1 is 1, the bit is set to 1.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24</name>
                  <description>24 MHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_12</name>
                  <description>12 MHz Note: When PLL_INPUT_DIV_M1 is 1, the bit is set to 1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FREQ</name>
              <description>Frequency 
00: 31.5 kHz 
01: 32 kHz 
10: 32.5 kHz 
11: 33 kHz</description>
              <bitRange>[18:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_31_point_5_kHz</name>
                  <description>31.5 kHz</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_kHz</name>
                  <description>32 kHz</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_point_5_kHz</name>
                  <description>32.5 kHz</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_33_kHz</name>
                  <description>33 kHz</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_BOT</name>
              <description>Wave Bottom</description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_GPU0_PAT1_CTRL_REG</name>
          <description>PLL_GPU0 Pattern1 Control Register</description>
          <addressOffset>0x134</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x111FFFF</resetMask>
          <fields>
            <field>
              <name>DITHER_EN</name>
              <description></description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_EN</name>
              <description></description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_IN</name>
              <description></description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_LOCK_DBG_CTRL_REG</name>
          <description>PLL Lock Debug Control Register</description>
          <addressOffset>0xF04</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x81F70000</resetMask>
          <fields>
            <field>
              <name>DBG_EN</name>
              <description>Debug Enable 
0: Disable 
1: Enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBG_SEL</name>
              <description>Debug Select 
00000: PLL_C0_CPUX 
00001: / 
00010: PLL_DDR0 
00011: PLL_DDR1 
00100: PLL_PERI0 
00101: PLL_PERI1 
00110: PLL_GPU 
00111: / 
01000: PLL_VIDEO0 
01001: PLL_VIDEO1 
01010: / 
01011: PLL_VE 
01100: PLL_DE 
01101: / 
01110: / 
01111: PLL_AUDIO 
10000: / 
10001: / 
10010: / 
10011: / 
10100: / 
10101: / 
10110: / 
10111: / 
11000: / 
11001: / 
11010: / 
11011: / 
11100: / Others: /</description>
              <bitRange>[24:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_C0_CPUX</name>
                  <description>PLL_C0_CPUX</description>
                  <value>0b00000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_DDR0</name>
                  <description>PLL_DDR0</description>
                  <value>0b00010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_DDR1</name>
                  <description>PLL_DDR1</description>
                  <value>0b00011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI0</name>
                  <description>PLL_PERI0</description>
                  <value>0b00100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI1</name>
                  <description>PLL_PERI1</description>
                  <value>0b00101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_GPU</name>
                  <description>PLL_GPU</description>
                  <value>0b00110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO0</name>
                  <description>PLL_VIDEO0</description>
                  <value>0b01000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1</name>
                  <description>PLL_VIDEO1</description>
                  <value>0b01001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VE</name>
                  <description>PLL_VE</description>
                  <value>0b01011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_DE</name>
                  <description>PLL_DE</description>
                  <value>0b01100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_AUDIO</name>
                  <description>PLL_AUDIO</description>
                  <value>0b01111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_</name>
                  <description>/ Others: /</description>
                  <value>0b11100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UNLOCK_LEVEL</name>
              <description>Unlock Level 
00: 21-29 Clock Cycles 
01: 22-28 Clock Cycles 
1X: 20-30 Clock Cycles</description>
              <bitRange>[18:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_21_minus_29</name>
                  <description>21-29 Clock Cycles</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_22_minus_28</name>
                  <description>22-28 Clock Cycles</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_20_minus_30</name>
                  <description>20-30 Clock Cycles</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK_LEVEL</name>
              <description>Lock Level 
0: 24-26 Clock Cycles 
1: 23-27 Clock Cycles</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24_minus_26</name>
                  <description>24-26 Clock Cycles</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_23_minus_27</name>
                  <description>23-27 Clock Cycles</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_PERI0_BIAS_REG</name>
          <description>PLL_PERI0 Bias Register</description>
          <addressOffset>0x320</addressOffset>
          <resetValue>0x30000</resetValue>
          <resetMask>0x1F0000</resetMask>
          <fields>
            <field>
              <name>PLL_BIAS_CTRL</name>
              <description>PLL bias control [4:0]</description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_PERI0_CTRL_REG</name>
          <description>PLL_PERI0 Control Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x8003100</resetValue>
          <resetMask>0xB900FF03</resetMask>
          <fields>
            <field>
              <name>PLL_ENABLE</name>
              <description>0: Disable 
1: Enable PLL_PERI0(2X) = 24 MHz*N/M0/M1 PLL_PERI0(1X) = 24 MHz*N/M0/M1/2 The default value of PLL_PERI0(2X) is 1.2 GHz. It is not recommended to modify the value.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable PLL_PERI0(2X) = 24 MHz*N/M0/M1 PLL_PERI0(1X) = 24 MHz*N/M0/M1/2 The default value of PLL_PERI0(2X) is 1.2 GHz. It is not recommended to modify the value.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK_ENABLE</name>
              <description>Lock Enable 
0: Disable 
1: Enable</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>0: Unlocked 
1: Locked (It indicates that the PLL has been stable.)</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Unlocked</name>
                  <description>Unlocked</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Locked</name>
                  <description>Locked (It indicates that the PLL has been stable.)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_OUTPUT_ENABLE</name>
              <description>0:Disable 1:Enable The bit is used to control the output enable of PLL.</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_SDM_ENABLE</name>
              <description>0: Disable 
1: Enable</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_FACTOR_N</name>
              <description>PLL Factor N N= PLL_FACTOR_N +1 PLL_FACTOR_N is from 0 to 254. In application, PLL_FACTOR_N shall be more than or equal to 11.</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_INPUT_DIV_M1</name>
              <description>PLL Input Div M1. M1=PLL_INPUT_DIV_M1 + 1 PLL_INPUT_DIV_M1 is from 0 to 1.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_OUTPUT_DIV_M0</name>
              <description>PLL Output Div M0. M0=PLL_OUTPUT_DIV_M0 + 1 PLL_OUTPUT_DIV_M0 is from 0 to 1.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_PERI0_PAT0_CTRL_REG</name>
          <description>PLL_PERI0 Pattern0 Control Register</description>
          <addressOffset>0x120</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SIG_DELT_PAT_EN</name>
              <description>Sigma-Delta Pattern Enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPR_FREQ_MODE</name>
              <description>Spread Frequency Mode 
00: DC=0 
01: DC=1 
10: Triangular(1bit) 
11: Triangular(nbit)</description>
              <bitRange>[30:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DC_equals_0</name>
                  <description>DC=0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DC_equals_1</name>
                  <description>DC=1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_1bit_closingparen_</name>
                  <description>Triangular(1bit)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_nbit_closingparen_</name>
                  <description>Triangular(nbit)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_STEP</name>
              <description>Wave Step</description>
              <bitRange>[28:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDM_CLK_SEL</name>
              <description>SDM Clock Select 
0: 24 MHz 
1: 12 MHz Note: When PLL_INPUT_DIV_M1 is 1, the bit is set to 1.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24</name>
                  <description>24 MHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_12</name>
                  <description>12 MHz Note: When PLL_INPUT_DIV_M1 is 1, the bit is set to 1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FREQ</name>
              <description>Frequency 
00: 31.5 kHz 
01: 32 kHz 
10: 32.5 kHz 
11: 33 kHz</description>
              <bitRange>[18:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_31_point_5_kHz</name>
                  <description>31.5 kHz</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_kHz</name>
                  <description>32 kHz</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_point_5_kHz</name>
                  <description>32.5 kHz</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_33_kHz</name>
                  <description>33 kHz</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_BOT</name>
              <description>Wave Bottom</description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_PERI0_PAT1_CTRL_REG</name>
          <description>PLL_PERI0 Pattern1 Control Register</description>
          <addressOffset>0x124</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x111FFFF</resetMask>
          <fields>
            <field>
              <name>DITHER_EN</name>
              <description></description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_EN</name>
              <description></description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_IN</name>
              <description></description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_PERI1_BIAS_REG</name>
          <description>PLL_PERI1 Bias Register</description>
          <addressOffset>0x328</addressOffset>
          <resetValue>0x30000</resetValue>
          <resetMask>0x1F0000</resetMask>
          <fields>
            <field>
              <name>PLL_BIAS_CTRL</name>
              <description>PLL bias control [4:0]</description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_PERI1_CTRL_REG</name>
          <description>PLL_PERI1 Control Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x8003100</resetValue>
          <resetMask>0xB900FF03</resetMask>
          <fields>
            <field>
              <name>PLL_ENABLE</name>
              <description>0: Disable 
1: Enable PLL_PERI1(2X) = 24 MHz*N/M0/M1. PLL_PERI1(1X) = 24 MHz*N/M0/M1/2. The default value of PLL_PERI1(2X) is 1.2 GHz. It is not recommended to modify the value.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable PLL_PERI1(2X) = 24 MHz*N/M0/M1. PLL_PERI1(1X) = 24 MHz*N/M0/M1/2. The default value of PLL_PERI1(2X) is 1.2 GHz. It is not recommended to modify the value.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK_ENABLE</name>
              <description>Lock Enable 
0: Disable 
1: Enable</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>0:Unlocked 
1: Locked (It indicates that the PLL has been stable.)</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Locked</name>
                  <description>Locked (It indicates that the PLL has been stable.)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_OUTPUT_ENABLE</name>
              <description>0:Disable 1:Enable The bit is used to control the output enable of PLL.</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_SDM_ENABLE</name>
              <description>0: Disable 
1: Enable</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_FACTOR_N</name>
              <description>PLL Factor N N= PLL_FACTOR_N +1 PLL_FACTOR_N is from 0 to 254. In application, PLL_FACTOR_N shall be more than or equal to 11.</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_INPUT_DIV_M1</name>
              <description>PLL Input Div M1 M1=PLL_INPUT_DIV_M1 + 1 PLL_INPUT_DIV_M1 is from 0 to 1.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_OUTPUT_DIV_M0</name>
              <description>PLL Output Div M0 M0=PLL_OUTPUT_DIV_M0 + 1 PLL_OUTPUT_DIV_M0 is from 0 to 1.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_PERI1_PAT0_CTRL_REG</name>
          <description>PLL_PERI1 Pattern0 Control Register</description>
          <addressOffset>0x128</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SIG_DELT_PAT_EN</name>
              <description>Sigma-Delta Pattern Enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPR_FREQ_MODE</name>
              <description>Spread Frequency Mode 
00: DC=0 
01: DC=1 
10: Triangular(1 bit) 
11: Triangular(n bit)</description>
              <bitRange>[30:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DC_equals_0</name>
                  <description>DC=0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DC_equals_1</name>
                  <description>DC=1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_1</name>
                  <description>Triangular(1 bit)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_n</name>
                  <description>Triangular(n bit)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_STEP</name>
              <description>Wave Step</description>
              <bitRange>[28:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDM_CLK_SEL</name>
              <description>SDM Clock Select 
0: 24 MHz 
1: 12 MHz Note: When PLL_INPUT_DIV_M1 is 1, the bit is set to 1.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24</name>
                  <description>24 MHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_12</name>
                  <description>12 MHz Note: When PLL_INPUT_DIV_M1 is 1, the bit is set to 1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FREQ</name>
              <description>Frequency 
00: 31.5 kHz 
01: 32 kHz 
10: 32.5 kHz 
11: 33 kHz</description>
              <bitRange>[18:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_31_point_5_kHz</name>
                  <description>31.5 kHz</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_kHz</name>
                  <description>32 kHz</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_point_5_kHz</name>
                  <description>32.5 kHz</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_33_kHz</name>
                  <description>33 kHz</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_BOT</name>
              <description>Wave Bottom</description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_PERI1_PAT1_CTRL_REG</name>
          <description>PLL_PERI1 Pattern1 Control Register</description>
          <addressOffset>0x12C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x111FFFF</resetMask>
          <fields>
            <field>
              <name>DITHER_EN</name>
              <description></description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_EN</name>
              <description></description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_IN</name>
              <description></description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_VE_BIAS_REG</name>
          <description>PLL_VE Bias Register</description>
          <addressOffset>0x358</addressOffset>
          <resetValue>0x30000</resetValue>
          <resetMask>0x1F0000</resetMask>
          <fields>
            <field>
              <name>PLL_BIAS_CTRL</name>
              <description>PLL bias control [4:0]</description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_VE_CTRL_REG</name>
          <description>PLL_VE Control Register</description>
          <addressOffset>0x58</addressOffset>
          <resetValue>0x8002301</resetValue>
          <resetMask>0xB900FF03</resetMask>
          <fields>
            <field>
              <name>PLL_ENABLE</name>
              <description>0: Disable 
1: Enable The PLL_VE = 24 MHz*N/M0/M1. The default value of PLL_VE is 432 MHz.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable The PLL_VE = 24 MHz*N/M0/M1. The default value of PLL_VE is 432 MHz.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK_ENABLE</name>
              <description>Lock Enable 
0: Disable 
1: Enable</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>0:Unlocked 
1: Locked (It indicates that the PLL has been stable.)</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Locked</name>
                  <description>Locked (It indicates that the PLL has been stable.)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_OUTPUT_ENABLE</name>
              <description>0: Disable 
1: Enable The bit is used to control the output enable of PLL.</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable The bit is used to control the output enable of PLL.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_SDM_ENABLE</name>
              <description>0: Disable 
1: Enable</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_FACTOR_N</name>
              <description>PLL Factor N. N= PLL_FACTOR_N +1 PLL_FACTOR_N is from 0 to 254. In application, PLL_FACTOR_N shall be more than or equal to 11.</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_INPUT_DIV_M1</name>
              <description>PLL Input Div M1. M1=PLL_INPUT_DIV_M1 + 1 PLL_INPUT_DIV_M1 is from 0 to 1.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_OUTPUT_DIV_M0</name>
              <description>PLL Output Div M0. M0=PLL_OUTPUT_DIV_M0 + 1 PLL_OUTPUT_DIV_M0 is from 0 to 1.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_VE_PAT0_CTRL_REG</name>
          <description>PLL_VE Pattern0 Control Register</description>
          <addressOffset>0x158</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SIG_DELT_PAT_EN</name>
              <description>Sigma-Delta Pattern Enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPR_FREQ_MODE</name>
              <description>Spread Frequency Mode 
00: DC=0 
01: DC=1 
10: Triangular(1 bit) 
11: Triangular(n bit)</description>
              <bitRange>[30:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DC_equals_0</name>
                  <description>DC=0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DC_equals_1</name>
                  <description>DC=1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_1</name>
                  <description>Triangular(1 bit)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_n</name>
                  <description>Triangular(n bit)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_STEP</name>
              <description>Wave Step</description>
              <bitRange>[28:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDM_CLK_SEL</name>
              <description>SDM Clock Select 
0: 24 MHz 
1: 12 MHz Note: When PLL_INPUT_DIV_M1 is 1, the bit is set to 1.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24</name>
                  <description>24 MHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_12</name>
                  <description>12 MHz Note: When PLL_INPUT_DIV_M1 is 1, the bit is set to 1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FREQ</name>
              <description>Frequency 
00: 31.5 kHz 
01: 32 kHz 
10: 32.5 kHz 
11: 33 kHz</description>
              <bitRange>[18:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_31_point_5_kHz</name>
                  <description>31.5 kHz</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_kHz</name>
                  <description>32 kHz</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_point_5_kHz</name>
                  <description>32.5 kHz</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_33_kHz</name>
                  <description>33 kHz</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_BOT</name>
              <description>Wave Bottom</description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_VE_PAT1_CTRL_REG</name>
          <description>PLL_VE Pattern1 Control Register</description>
          <addressOffset>0x15C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x111FFFF</resetMask>
          <fields>
            <field>
              <name>DITHER_EN</name>
              <description></description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_EN</name>
              <description></description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_IN</name>
              <description></description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_VIDEO0_BIAS_REG</name>
          <description>PLL_VIDEO0 Bias Register</description>
          <addressOffset>0x340</addressOffset>
          <resetValue>0x30000</resetValue>
          <resetMask>0x1F0000</resetMask>
          <fields>
            <field>
              <name>PLL_BIAS_CTRL</name>
              <description>PLL bias control [4:0]</description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_VIDEO0_CTRL_REG</name>
          <description>PLL_VIDEO0 Control Register</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0x8006203</resetValue>
          <resetMask>0xB900FF03</resetMask>
          <fields>
            <field>
              <name>PLL_ENABLE</name>
              <description>0: Disable 
1: Enable For application, PLL_VIDEO0(4X)= 24 MHz*N/M. PLL_VIDEO0(1X)=24 MHz*N/M/4. The default value of PLL_VIDEO0(4X) is 1188 MHz.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable For application, PLL_VIDEO0(4X)= 24 MHz*N/M. PLL_VIDEO0(1X)=24 MHz*N/M/4. The default value of PLL_VIDEO0(4X) is 1188 MHz.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK_ENABLE</name>
              <description>Lock Enable 
0: Disable 
1: Enable</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>0:Unlocked 
1: Locked (It indicates that the PLL has been stable.)</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Locked</name>
                  <description>Locked (It indicates that the PLL has been stable.)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_OUTPUT_ENABLE</name>
              <description>0: Disable 
1: Enable The bit is used to control the output enable of PLL.</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable The bit is used to control the output enable of PLL.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_SDM_ENABLE</name>
              <description>0: Disable 
1: Enable</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_FACTOR_N</name>
              <description>PLL Factor N N= PLL_FACTOR_N +1 PLL_FACTOR_N is from 0 to 254. In application, PLL_FACTOR_N shall be more than or equal to 11.</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_INPUT_DIV_M</name>
              <description>PLL Input Div M M1=PLL_INPUT_DIV_M + 1 PLL_INPUT_DIV_M is from 0 to 1.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_OUTPUT_DIV_D</name>
              <description>PLL Output Div D M0=PLL_OUTPUT_DIV_D + 1 PLL_OUTPUT_DIV_D is from 0 to 1. The bit is only for testing. For test, PLL_VIDEO0(4X) =24 MHz*N/M/D</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_VIDEO0_PAT0_CTRL_REG</name>
          <description>PLL_VIDEO0 Pattern0 Control Register</description>
          <addressOffset>0x140</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SIG_DELT_PAT_EN</name>
              <description>Sigma-Delta Pattern Enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPR_FREQ_MODE</name>
              <description>Spread Frequency Mode 
00: DC=0 
01: DC=1 
10: Triangular(1 bit) 
11: Triangular(n bit)</description>
              <bitRange>[30:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DC_equals_0</name>
                  <description>DC=0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DC_equals_1</name>
                  <description>DC=1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_1</name>
                  <description>Triangular(1 bit)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_n</name>
                  <description>Triangular(n bit)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_STEP</name>
              <description>Wave Step</description>
              <bitRange>[28:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDM_CLK_SEL</name>
              <description>SDM Clock Select 
0: 24 MHz 
1: 12 MHz Note: When PLL_INPUT_DIV_M1 is 1, the bit is set to 1.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24</name>
                  <description>24 MHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_12</name>
                  <description>12 MHz Note: When PLL_INPUT_DIV_M1 is 1, the bit is set to 1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FREQ</name>
              <description>Frequency 
00: 31.5 kHz 
01: 32 kHz 
10: 32.5 kHz 
11: 33 kHz</description>
              <bitRange>[18:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_31_point_5_kHz</name>
                  <description>31.5 kHz</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_kHz</name>
                  <description>32 kHz</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_point_5_kHz</name>
                  <description>32.5 kHz</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_33_kHz</name>
                  <description>33 kHz</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_BOT</name>
              <description>Wave Bottom</description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_VIDEO0_PAT1_CTRL_REG</name>
          <description>PLL_VIDEO0 Pattern1 Control Register</description>
          <addressOffset>0x144</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x111FFFF</resetMask>
          <fields>
            <field>
              <name>DITHER_EN</name>
              <description></description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_EN</name>
              <description></description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_IN</name>
              <description></description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_VIDEO1_BIAS_REG</name>
          <description>PLL_VIDEO1 Bias Register</description>
          <addressOffset>0x348</addressOffset>
          <resetValue>0x30000</resetValue>
          <resetMask>0x1F0000</resetMask>
          <fields>
            <field>
              <name>PLL_BIAS_CTRL</name>
              <description>PLL bias control [4:0]</description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_VIDEO1_CTRL_REG</name>
          <description>PLL_VIDEO1 Control Register</description>
          <addressOffset>0x48</addressOffset>
          <resetValue>0x8006203</resetValue>
          <resetMask>0xB900FF03</resetMask>
          <fields>
            <field>
              <name>PLL_ENABLE</name>
              <description>0: Disable 
1: Enable For application, PLL_VIDEO1(4X)= 24 MHz*N/M. PLL_VIDEO1(1X)=24 MHz*N/M/4. The default value of PLL_VIDEO1(4X) is 1188 MHz.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable For application, PLL_VIDEO1(4X)= 24 MHz*N/M. PLL_VIDEO1(1X)=24 MHz*N/M/4. The default value of PLL_VIDEO1(4X) is 1188 MHz.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK_ENABLE</name>
              <description>Lock Enable 
0: Disable 
1: Enable</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>0: Unlocked 
1: Locked (It indicates that the PLL has been stable.)</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Unlocked</name>
                  <description>Unlocked</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Locked</name>
                  <description>Locked (It indicates that the PLL has been stable.)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_OUTPUT_ENABLE</name>
              <description>0: Disable 
1: Enable The bit is used to control the output enable of PLL.</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable The bit is used to control the output enable of PLL.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_SDM_ENABLE</name>
              <description>0: Disable 
1: Enable</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_FACTOR_N</name>
              <description>PLL Factor N N= PLL_FACTOR_N +1 PLL_FACTOR_N is from 0 to 254. In application, PLL_FACTOR_N shall be more than or equal to 11.</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_INPUT_DIV_M</name>
              <description>PLL Input Div M M1=PLL_INPUT_DIV_M + 1 PLL_INPUT_DIV_M is from 0 to 1.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_OUTPUT_DIV_D</name>
              <description>PLL Output Div D M0=PLL_OUTPUT_DIV_D + 1 PLL_OUTPUT_DIV_D is from 0 to 1. The bit is only for testing. For test, PLL_VIDEO0(4X) =24 MHz*N/M/D</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_VIDEO1_PAT0_CTRL_REG</name>
          <description>PLL_VIDEO1 Pattern0 Control Register</description>
          <addressOffset>0x148</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SIG_DELT_PAT_EN</name>
              <description>Sigma-Delta Pattern Enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPR_FREQ_MODE</name>
              <description>Spread Frequency Mode 
00: DC=0 
01: DC=1 
10: Triangular(1 bit) 
11: Triangular(n bit)</description>
              <bitRange>[30:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DC_equals_0</name>
                  <description>DC=0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DC_equals_1</name>
                  <description>DC=1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_1</name>
                  <description>Triangular(1 bit)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_n</name>
                  <description>Triangular(n bit)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_STEP</name>
              <description>Wave Step</description>
              <bitRange>[28:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDM_CLK_SEL</name>
              <description>SDM Clock Select 
0: 24 MHz 
1: 12 MHz Note: When PLL_INPUT_DIV_M1 is 1, the bit is set to 1.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24</name>
                  <description>24 MHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_12</name>
                  <description>12 MHz Note: When PLL_INPUT_DIV_M1 is 1, the bit is set to 1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FREQ</name>
              <description>Frequency 
00: 31.5 kHz 
01: 32 kHz 
10: 32.5 kHz 
11: 33 kHz</description>
              <bitRange>[18:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_31_point_5_kHz</name>
                  <description>31.5 kHz</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_kHz</name>
                  <description>32 kHz</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_point_5_kHz</name>
                  <description>32.5 kHz</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_33_kHz</name>
                  <description>33 kHz</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_BOT</name>
              <description>Wave Bottom</description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_VIDEO1_PAT1_CTRL_REG</name>
          <description>PLL_VIDEO1 Pattern1 Control Register</description>
          <addressOffset>0x14C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x111FFFF</resetMask>
          <fields>
            <field>
              <name>DITHER_EN</name>
              <description></description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_EN</name>
              <description></description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_IN</name>
              <description></description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_VIDEO2_BIAS_REG</name>
          <description>PLL_VIDEO2_BIAS_REG</description>
          <addressOffset>0x350</addressOffset>
          <resetValue>0x30000</resetValue>
          <resetMask>0x1F0000</resetMask>
          <fields>
            <field>
              <name>PLL_BIAS_CTRL</name>
              <description>PLL bias control [4:0]</description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_VIDEO2_CTRL_REG</name>
          <description>PLL_VIDEO2_CTRL_REG</description>
          <addressOffset>0x50</addressOffset>
          <resetValue>0x8006203</resetValue>
          <resetMask>0xB900FF03</resetMask>
          <fields>
            <field>
              <name>PLL_ENABLE</name>
              <description>0: Disable 
1: Enable For application, PLL_VIDEO2(4X)= 24 MHz*N/M. PLL_VIDEO2(1X)=24 MHz*N/M/4. The default value of PLL_VIDEO2(4X) is 1188 MHz.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable For application, PLL_VIDEO2(4X)= 24 MHz*N/M. PLL_VIDEO2(1X)=24 MHz*N/M/4. The default value of PLL_VIDEO2(4X) is 1188 MHz.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK_ENABLE</name>
              <description>Lock Enable 
0: Disable 
1: Enable</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOCK</name>
              <description>0:Unlocked 
1: Locked (It indicates that the PLL has been stable.)</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Locked</name>
                  <description>Locked (It indicates that the PLL has been stable.)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_OUTPUT_ENABLE</name>
              <description>0: Disable 
1: Enable The bit is used to control the output enable of PLL.</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable The bit is used to control the output enable of PLL.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_SDM_ENABLE</name>
              <description>0: Disable 
1: Enable</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_FACTOR_N</name>
              <description>PLL Factor N N= PLL_FACTOR_N +1 PLL_FACTOR_N is from 0 to 254. In application, PLL_FACTOR_N shall be more than or equal to 11.</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_INPUT_DIV_M</name>
              <description>PLL Input Div M M1=PLL_INPUT_DIV_M + 1 PLL_INPUT_DIV_M is from 0 to 1.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PLL_OUTPUT_DIV_D</name>
              <description>PLL Output Div D M0=PLL_OUTPUT_DIV_D + 1 PLL_OUTPUT_DIV_D is from 0 to 1. The bit is only for testing. For test, PLL_VIDEO0(4X) =24 MHz*N/M/D</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_VIDEO2_PAT0_CTRL_REG</name>
          <description>PLL_VIDEO2_PAT0_CTRL_REG</description>
          <addressOffset>0x150</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SIG_DELT_PAT_EN</name>
              <description>Sigma-Delta Pattern Enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SPR_FREQ_MODE</name>
              <description>Spread Frequency Mode 
00: DC=0 
01: DC=1 
10: Triangular(1 bit) 
11: Triangular(n bit)</description>
              <bitRange>[30:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DC_equals_0</name>
                  <description>DC=0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DC_equals_1</name>
                  <description>DC=1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_1</name>
                  <description>Triangular(1 bit)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Triangular_openingparen_n</name>
                  <description>Triangular(n bit)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_STEP</name>
              <description>Wave Step</description>
              <bitRange>[28:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDM_CLK_SEL</name>
              <description>SDM Clock Select 
0: 24 MHz 
1: 12 MHz Note: When PLL_INPUT_DIV_M1 is 1, the bit is set to 1.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_24</name>
                  <description>24 MHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_12</name>
                  <description>12 MHz Note: When PLL_INPUT_DIV_M1 is 1, the bit is set to 1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FREQ</name>
              <description>Frequency 
00: 31.5 kHz 
01: 32 kHz 
10: 32.5 kHz 
11: 33 kHz</description>
              <bitRange>[18:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_31_point_5_kHz</name>
                  <description>31.5 kHz</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_kHz</name>
                  <description>32 kHz</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_point_5_kHz</name>
                  <description>32.5 kHz</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_33_kHz</name>
                  <description>33 kHz</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAVE_BOT</name>
              <description>Wave Bottom</description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PLL_VIDEO2_PAT1_CTRL_REG</name>
          <description>PLL_VIDEO2_PAT1_CTRL_REG</description>
          <addressOffset>0x154</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8111FFFF</resetMask>
          <fields>
            <field>
              <name>HERSHEY</name>
              <description>EN 
0: triangular 
1: hershey</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>triangular</name>
                  <description>triangular</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>hershey</name>
                  <description>hershey</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DITHER_EN</name>
              <description></description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_EN</name>
              <description></description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAC_IN</name>
              <description></description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PSI_AHB1_AHB2_CFG_REG</name>
          <description>PSI_AHB1_AHB2 Configuration Register</description>
          <addressOffset>0x510</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3000303</resetMask>
          <fields>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
00: OSC24M 
01: RTC_32K 
10: RC16M 
11: PLL_PERI0(1X) PSI_AHB1_AHB2 CLK = Clock Source/M/N.</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OSC24M</name>
                  <description>OSC24M</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RTC_32K</name>
                  <description>RTC_32K</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RC16M</name>
                  <description>RC16M</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI0_openingparen_1X_closingparen_</name>
                  <description>PLL_PERI0(1X) PSI_AHB1_AHB2 CLK = Clock Source/M/N.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N 
00: 1 
01: 2 
10: 4 
11: 8</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M = FACTOR_M +1) FACTOR_M is from 0 to 3.</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PSI_BGR_REG</name>
          <description>PSI Bus Gating Reset Register</description>
          <addressOffset>0x79C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>PSI_RST</name>
              <description>PSI Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PSI_GATING</name>
              <description>Gating Clock for PSI 
0: Mask 
1: Pass Note: The working clock of PSI is from PSI clock.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass Note: The working clock of PSI is from PSI clock.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM_BGR_REG</name>
          <description>PWM Bus Gating Reset Register</description>
          <addressOffset>0x7AC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>PWM_RST</name>
              <description>PWM Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM_GATING</name>
              <description>Gating Clock for PWM 
0: Mask 
1: Pass Note: The working clock of PWM is from APB1 or OSC24M.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass Note: The working clock of PWM is from APB1 or OSC24M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC0_CLK_REG</name>
          <description>SMHC0 Clock Register</description>
          <addressOffset>0x830</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8300030F</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON SCLK = Clock Source/M/N.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
00: OSC24M 
01: PLL_PERI0(2X) 
10: PLL_PERI1(2X) 
11: /</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OSC24M</name>
                  <description>OSC24M</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI0_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI0(2X)</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI1_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI1(2X)</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N 
00: 1 
01: 2 
10: 4 
11: 8</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M= FACTOR_M +1) FACTOR_M is from 0 to 15.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC1_CLK_REG</name>
          <description>SMHC1 Clock Register</description>
          <addressOffset>0x834</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8300030F</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON SCLK = Clock Source/M/N.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
00: OSC24M 
01: PLL_PERI0(2X) 
10: PLL_PERI1(2X) 
11: /</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OSC24M</name>
                  <description>OSC24M</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI0_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI0(2X)</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI1_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI1(2X)</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N 
00: 1 
01: 2 
10: 4 
11: 8</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M= FACTOR_M +1) FACTOR_M is from 0 to 15.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC2_CLK_REG</name>
          <description>SMHC2 Clock Register</description>
          <addressOffset>0x838</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8300030F</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON SCLK = Clock Source/M/N.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
00: OSC24M 
01: PLL_PERI0(2X) 
10: PLL_PERI1(2X) 
11: /</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OSC24M</name>
                  <description>OSC24M</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI0_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI0(2X)</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI1_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI1(2X)</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N 
00: 1 
01: 2 
10: 4 
11: 8</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M= FACTOR_M +1) FACTOR_M is from 0 to 15.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_BGR_REG</name>
          <description>SMHC Bus Gating Reset Register</description>
          <addressOffset>0x84C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x70007</resetMask>
          <fields>
            <field>
              <name>SMHC2_RST</name>
              <description>SMHC2 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SMHC1_RST</name>
              <description>SMHC1 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SMHC0_RST</name>
              <description>SMHC0 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SMHC2_GATING</name>
              <description>Gating Clock For SMHC2 
0: Mask 
1: Pass</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SMHC1_GATING</name>
              <description>Gating Clock For SMHC1 
0: Mask 
1: Pass</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SMHC0_GATING</name>
              <description>Gating Clock For SMHC0 
0: Mask 
1: Pass</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI0_CLK_REG</name>
          <description>SPI0 Clock Register</description>
          <addressOffset>0x940</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700030F</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON SCLK = Clock Source/M/N.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
000: OSC24M 
001: PLL_PERI0(1X) 
010: PLL_PERI1(1X) 
011: PLL_PERI0(2X) 
100: PLL_PERI1(2X) Others: /</description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OSC24M</name>
                  <description>OSC24M</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI0_openingparen_1X_closingparen_</name>
                  <description>PLL_PERI0(1X)</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI1_openingparen_1X_closingparen_</name>
                  <description>PLL_PERI1(1X)</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI0_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI0(2X)</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI1_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI1(2X) Others: /</description>
                  <value>0b100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N 
00: 1 
01: 2 
10: 4 
11: 8</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M= FACTOR_M +1) FACTOR_M is from 0 to 15.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI1_CLK_REG</name>
          <description>SPI1 Clock Register</description>
          <addressOffset>0x944</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700030F</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON SCLK = Clock Source/M/N.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
000: OSC24M 
001: PLL_PERI0(1X) 
010: PLL_PERI1(1X) 
011: PLL_PERI0(2X) 
100: PLL_PERI1(2X) Others: /</description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OSC24M</name>
                  <description>OSC24M</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI0_openingparen_1X_closingparen_</name>
                  <description>PLL_PERI0(1X)</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI1_openingparen_1X_closingparen_</name>
                  <description>PLL_PERI1(1X)</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI0_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI0(2X)</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI1_openingparen_2X_closingparen_</name>
                  <description>PLL_PERI1(2X) Others: /</description>
                  <value>0b100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N 
00: 1 
01: 2 
10: 4 
11: 8</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M= FACTOR_M +1) FACTOR_M is from 0 to 15.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_BGR_REG</name>
          <description>SPI Bus Gating Reset Register</description>
          <addressOffset>0x96C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x30003</resetMask>
          <fields>
            <field>
              <name>SPI1_RST</name>
              <description>SPI1 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPI0_RST</name>
              <description>SPI0 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPI1_GATING</name>
              <description>Gating Clock for SPI1 
0: Mask 
1: Pass</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPI0_GATING</name>
              <description>Gating Clock for SPI0 
0: Mask 
1: Pass</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TCON_TV0_CLK_REG</name>
          <description>TCON TV0 Clock Register</description>
          <addressOffset>0xB80</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700030F</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON SCLK = Clock Source/M/N.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
000: PLL_VIDEO0(1X) 
001: PLL_VIDEO0(4X) 
010: PLL_VIDEO1(1X) 
011: PLL_VIDEO1(4X) 
100: / 
101: /</description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_VIDEO0_openingparen_1X_closingparen_</name>
                  <description>PLL_VIDEO0(1X)</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO0_openingparen_4X_closingparen_</name>
                  <description>PLL_VIDEO0(4X)</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_openingparen_1X_closingparen_</name>
                  <description>PLL_VIDEO1(1X)</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_openingparen_4X_closingparen_</name>
                  <description>PLL_VIDEO1(4X)</description>
                  <value>0b011</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N 
00: 1 
01: 2 
10: 4 
11: 8</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M= FACTOR_M +1) FACTOR_M is from 0 to 15.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TCON_TV1_CLK_REG</name>
          <description>TCON TV1 Clock Register</description>
          <addressOffset>0xB84</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700030F</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON SCLK = Clock Source/M/N.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
000: PLL_VIDEO0(1X) 
001: PLL_VIDEO0(4X) 
010: PLL_VIDEO1(1X) 
011: PLL_VIDEO1(4X) 
100: / 
101: /</description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_VIDEO0_openingparen_1X_closingparen_</name>
                  <description>PLL_VIDEO0(1X)</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO0_openingparen_4X_closingparen_</name>
                  <description>PLL_VIDEO0(4X)</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_openingparen_1X_closingparen_</name>
                  <description>PLL_VIDEO1(1X)</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_openingparen_4X_closingparen_</name>
                  <description>PLL_VIDEO1(4X)</description>
                  <value>0b011</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N 
00: 1 
01: 2 
10: 4 
11: 8</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M= FACTOR_M +1) FACTOR_M is from 0 to 15.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TCON_TV_BGR_REG</name>
          <description>TCON TV GATING RESET Register</description>
          <addressOffset>0xB9C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x30003</resetMask>
          <fields>
            <field>
              <name>TCON_TV1_RST</name>
              <description>TCON_TV1 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TCON_TV0_RST</name>
              <description>TCON_TV0 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TCON_TV1_GATING</name>
              <description>Gating Clock For TCON_TV1 
0: Mask 
1: Pass</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TCON_TV0_GATING</name>
              <description>Gating Clock For TCON_TV0 
0: Mask 
1: Pass</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>THS_BGR_REG</name>
          <description>THS Bus Gating Reset Register</description>
          <addressOffset>0x9FC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>THS_RST</name>
              <description>THS Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>THS_GATING</name>
              <description>Gating Clock for THS 
0: Mask 
1: Pass Note: The working clock of THS is from OSC24M.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass Note: The working clock of THS is from OSC24M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TS_BGR_REG</name>
          <description>TS Bus Gating Reset Register</description>
          <addressOffset>0x9BC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>TS_RST</name>
              <description>TS Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TS_GATING</name>
              <description>Gating Clock For TS 
0: Mask 
1: Pass</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TS_CLK_REG</name>
          <description>TS Clock Register</description>
          <addressOffset>0x9B0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8100030F</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON SCLK = Clock Source/M/N.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
0: OSC24M 
1: PLL_PERI0(1X)</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OSC24M</name>
                  <description>OSC24M</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_PERI0_openingparen_1X_closingparen_</name>
                  <description>PLL_PERI0(1X)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N 
00: 1 
01: 2 
10: 4 
11: 8</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M= FACTOR_M +1) FACTOR_M is from 0 to 15.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE0_CLK_REG</name>
          <description>TVE0 Clock Register</description>
          <addressOffset>0xBB0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8700030F</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON SCLK = Clock Source/M/N.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK = Clock Source/M/N.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
000: PLL_VIDEO0(1X) 
001: PLL_VIDEO0(4X) 
010: PLL_VIDEO1(1X) 
011: PLL_VIDEO1(4X) 
100: / 
101: /</description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_VIDEO0_openingparen_1X_closingparen_</name>
                  <description>PLL_VIDEO0(1X)</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO0_openingparen_4X_closingparen_</name>
                  <description>PLL_VIDEO0(4X)</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_openingparen_1X_closingparen_</name>
                  <description>PLL_VIDEO1(1X)</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_VIDEO1_openingparen_4X_closingparen_</name>
                  <description>PLL_VIDEO1(4X)</description>
                  <value>0b011</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_N</name>
              <description>Factor N 
00: 1 
01: 2 
10: 4 
11: 8</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M= FACTOR_M +1) FACTOR_M is from 0 to 15.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_BGR_REG</name>
          <description>TVE BUS GATING RESET Register</description>
          <addressOffset>0xBBC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x30003</resetMask>
          <fields>
            <field>
              <name>TVE0_RST</name>
              <description>TVE0 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TVE_TOP_RST</name>
              <description>TVE_TOP Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TVE0_GATING</name>
              <description>Gating Clock For TVE0 
0: Mask 
1: Pass</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TVE_TOP_GATING</name>
              <description>Gating Clock For TCON_TV1 
0: Mask 
1: Pass</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_BGR_REG</name>
          <description>TWI Bus Gating Reset Register</description>
          <addressOffset>0x91C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1F001F</resetMask>
          <fields>
            <field>
              <name>TWI4_RST</name>
              <description>TWI4 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TWI3_RST</name>
              <description>TWI3 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TWI2_RST</name>
              <description>TWI2 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TWI1_RST</name>
              <description>TWI1 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TWI0_RST</name>
              <description>TWI0 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TWI4_GATING</name>
              <description>Gating Clock for TWI4 
0: Mask 
1: Pass</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TWI3_GATING</name>
              <description>Gating Clock for TWI3 
0: Mask 
1: Pass</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TWI2_GATING</name>
              <description>Gating Clock for TWI2 
0: Mask 
1: Pass</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TWI1_GATING</name>
              <description>Gating Clock for TWI1 
0: Mask 
1: Pass</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TWI0_GATING</name>
              <description>Gating Clock for TWI0 
0: Mask 
1: Pass</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_BGR_REG</name>
          <description>UART Bus Gating Reset Register</description>
          <addressOffset>0x90C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3F003F</resetMask>
          <fields>
            <field>
              <name>UART5_RST</name>
              <description>UART5 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART4_RST</name>
              <description>UART4 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART3_RST</name>
              <description>UART3 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART2_RST</name>
              <description>UART2 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART1_RST</name>
              <description>UART1 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART0_RST</name>
              <description>UART0 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART5_GATING</name>
              <description>Gating Clock for UART5 
0: Mask 
1: Pass</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART4_GATING</name>
              <description>Gating Clock for UART4 
0: Mask 
1: Pass</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART3_GATING</name>
              <description>Gating Clock for UART3 
0: Mask 
1: Pass</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART2_GATING</name>
              <description>Gating Clock for UART2 
0: Mask 
1: Pass</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART1_GATING</name>
              <description>Gating Clock for UART1 
0: Mask 
1: Pass</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART0_GATING</name>
              <description>Gating Clock for UART0 
0: Mask 
1: Pass</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>USB0_CLK_REG</name>
          <description>USB0 Clock Register</description>
          <addressOffset>0xA70</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xE3000000</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING_OHCI0</name>
              <description>Gating Special Clock For OHCI0 
0: Clock is OFF 
1: Clock is ON</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBPHY0_RST</name>
              <description>USB PHY0 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SCLK_GATING_USBPHY0</name>
              <description>Gating Special Clock For USBPHY0 
0: Clock is OFF 
1: Clock is ON SCLK is from OSC24M.</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK is from OSC24M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OHCI0_12M_SRC_SEL</name>
              <description>OHCI0 12M Source Select 
00: 12M divided from 48 MHz 
01: 12M divided from 24 MHz 
10: LOSC 
11: /</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>USB1_CLK_REG</name>
          <description>USB1 Clock Register</description>
          <addressOffset>0xA74</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xE3000000</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING_OHCI1</name>
              <description>Gating Special Clock For OHCI1 
0: Clock is OFF 
1: Clock is ON</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBPHY1_RST</name>
              <description>USB PHY1 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SCLK_GATING_USBPHY1</name>
              <description>Gating Special Clock For USBPHY1 
0: Clock is OFF 
1: Clock is ON SCLK is from OSC24M.</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK is from OSC24M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OHCI1_12M_SRC_SEL</name>
              <description>OHCI1 12M Source Select 
00: 12M divided from 48 MHz 
01: 12M divided from 24 MHz 
10: LOSC 
11: /</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>USB2_CLK_REG</name>
          <description>USB2 Clock Register</description>
          <addressOffset>0xA78</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xE3000000</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING_OHCI2</name>
              <description>Gating Special Clock For OHCI2 
0: Clock is OFF 
1: Clock is ON</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBPHY2_RST</name>
              <description>USB PHY2 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SCLK_GATING_USBPHY2</name>
              <description>Gating Special Clock For USBPHY2 
0: Clock is OFF 
1: Clock is ON SCLK is from OSC24M.</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK is from OSC24M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OHCI2_12M_SRC_SEL</name>
              <description>OHCI2 12M Source Select 
00: 12M divided from 48 MHz 
01: 12M divided from 24 MHz 
10: LOSC 
11: /</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>USB3_CLK_REG</name>
          <description>USB3_CLK_REG</description>
          <addressOffset>0xA7C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xE3000000</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING_OHCI3</name>
              <description>Gating Special Clock For OHCI3 
0: Clock is OFF 
1: Clock is ON</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBPHY3_RST</name>
              <description>USB PHY3 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SCLK_GATING_USBPHY3</name>
              <description>Gating Special Clock For USBPHY3 
0: Clock is OFF 
1: Clock is ON SCLK is from OSC24M.</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK is from OSC24M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OHCI3_12M_SRC_SEL</name>
              <description>OHCI3 12M Source Select 
00: 12M divided from 48 MHz 
01: 12M divided from 24 MHz 
10: LOSC 
11: /</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>USB_BGR_REG</name>
          <description>USB Bus Gating Reset Register</description>
          <addressOffset>0xA8C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF01FF</resetMask>
          <fields>
            <field>
              <name>USBOTG_RST</name>
              <description>USBOTG Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBEHCI3_RST</name>
              <description>USBEHCI3 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBEHCI2_RST</name>
              <description>USBEHCI2 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBEHCI1_RST</name>
              <description>USBEHCI1 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBEHCI0_RST</name>
              <description>USBEHCI0 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBOHCI3_RST</name>
              <description>USBOHCI3 Reset. 
0: Assert 
1: De-assert</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBOHCI2_RST</name>
              <description>USBOHCI2 Reset. 
0: Assert 
1: De-assert</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBOHCI1_RST</name>
              <description>USBOHCI1 Reset. 
0: Assert 
1: De-assert</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBOHCI0_RST</name>
              <description>USBOHCI0 Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBOTG_GATING</name>
              <description>Gating Clock For USBOTG 
0: Mask 
1: Pass</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBEHCI3_GATING</name>
              <description>Gating Clock For USBEHCI3 
0: Mask 
1: Pass</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBEHCI2_GATING</name>
              <description>Gating Clock For USBEHCI2 
0: Mask 
1: Pass</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBEHCI1_GATING</name>
              <description>Gating Clock For USBEHCI1 
0: Mask 
1: Pass</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBEHCI0_GATING</name>
              <description>Gating Clock For USBEHCI0 
0: Mask 
1: Pass</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBOHCI3_GATING</name>
              <description>Gating Clock For USBOHCI3 
0: Mask 
1: Pass</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBOHCI2_GATING</name>
              <description>Gating Clock For USBOHCI2 
0: Mask 
1: Pass</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBOHCI1_GATING</name>
              <description>Gating Clock For USBOHCI1 
0: Mask 
1: Pass</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USBOHCI0_GATING</name>
              <description>Gating Clock For USBOHCI0 
0: Mask 
1: Pass</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>VE_BGR_REG</name>
          <description>VE Bus Gating Reset Register</description>
          <addressOffset>0x69C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>VE_RST</name>
              <description>VE Reset 
0: Assert 
1: De-assert</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VE_GATING</name>
              <description>Gating Clock for VE 
0: Mask 
1: Pass</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>VE_CLK_REG</name>
          <description>VE Clock Register</description>
          <addressOffset>0x690</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x81000007</resetMask>
          <fields>
            <field>
              <name>SCLK_GATING</name>
              <description>Gating Special Clock 
0: Clock is OFF 
1: Clock is ON SCLK = Clock Source/Divider M.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON SCLK = Clock Source/Divider M.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SRC_SEL</name>
              <description>Clock Source Select 
0: PLL_VE 
1: /</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL_VE</name>
                  <description>PLL_VE</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FACTOR_M</name>
              <description>Factor M.(M= FACTOR_M +1) FACTOR_M is from 0 to 7.</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>_24M_27M_CLK_OUTPUT_REG</name>
          <description>_24M_27M_CLK_OUTPUT_REG</description>
          <addressOffset>0xF20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xC0000003</resetMask>
          <fields>
            <field>
              <name>DIV_SEL</name>
              <description>00:Div2 01:Div4 10:Div8 11:Div16 Only for 27M clock.</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>AHUB</name>
      <description>AHUB</description>
      <groupName>generic</groupName>
      <baseAddress>0x5097000</baseAddress>
      <access>read-write</access>
      <registers>
        <cluster>
          <dim>3</dim>
          <dimIncrement>48</dimIncrement>
          <name>_n[%s]</name>
          <addressOffset>0x10</addressOffset>
          <register>
            <name>APBIF_RXnFIFO</name>
            <description>APBIF RXn FIFO</description>
            <addressOffset>0x110</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>RXN_DATA</name>
                <description>RXn_DATA RX Sample Host can get one sample by reading this register. The left channel sample data is first and then the right channel sample.</description>
                <bitRange>[31:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>APBIF_RXnFIFO_CNT</name>
            <description>APBIF RXn FIFO Counter</description>
            <addressOffset>0x114</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>RXN_CNT</name>
                <description>RXn_CNT RX Sample Counter The audio sample number of writing into RXFIFO. When one sample is write into RXFIFO by function module, the RX sample counter register increases by one. The RX sample counter register can be set to any initial value at any time. After been updated by the initial value, the counter register should counter on base of this initial value.</description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>APBIF_RXnFIFO_CTRL</name>
            <description>APBIF RXn FIFO Control</description>
            <addressOffset>0x100</addressOffset>
            <resetValue>0x400</resetValue>
            <resetMask>0x17F3</resetMask>
            <fields>
              <field>
                <name>FRXN</name>
                <description>FRXn Write `1` to flush RX FIFO, self clear to `0`.</description>
                <bitRange>[12:12]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
              </field>
              <field>
                <name>RXNTL</name>
                <description>RXnTL RX FIFO Empty Trigger Level Interrupt and DMA request trigger level for RXFIFO normal condition Trigger Level = RXnTL</description>
                <bitRange>[10:4]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>RXNOM</name>
                <description>RXnOM RX FIFO Output Mode(Mode 0, 1,2,3) 
00: Expanding `0` at LSB of RX FIFO register 
01: Expanding received sample sign bit at MSB of RX FIFO register. 
10: Truncating received samples at high half-word of RX FIFO register and low half-word of RX FIFO register is filled by `0`. 
11: Truncating received samples at low half-word of RX FIFO register and high half-word of RX FIFO register is expanded by its sign bit. Example for 20-bit received audio sample: Mode 0: APB_RDATA[31:0] = {FIFO_O[31:12], 12`h0}. Mode 1: APB_RDATA[31:0] = {12{FIFO_O[31]}, FIFO_O[31:12]}. Mode 2: APB_RDATA[31:0] = {FIFO_O[31:16], 16`h0}. Mode 3: APB_RDATA[31:0] = {16{FIFO_O[31]}, FIFO_O[31:16]}.</description>
                <bitRange>[1:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Expanding_`0`_at_LSB_of</name>
                    <description>Expanding `0` at LSB of RX FIFO register</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Expanding_received_sample_sign_bit</name>
                    <description>Expanding received sample sign bit at MSB of RX FIFO register.</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Truncating_received_samples_at_high</name>
                    <description>Truncating received samples at high half-word of RX FIFO register and low half-word of RX FIFO register is filled by `0`.</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Truncating_received_samples_at_low</name>
                    <description>Truncating received samples at low half-word of RX FIFO register and high half-word of RX FIFO register is expanded by its sign bit. Example for 20-bit received audio sample: Mode 0: APB_RDATA[31:0] = {FIFO_O[31:12], 12`h0}. Mode 1: APB_RDATA[31:0] = {12{FIFO_O[31]}, FIFO_O[31:12]}. Mode 2: APB_RDATA[31:0] = {FIFO_O[31:16], 16`h0}. Mode 3: APB_RDATA[31:0] = {16{FIFO_O[31]}, FIFO_O[31:16]}.</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>APBIF_RXnFIFO_STS</name>
            <description>APBIF RX0 FIFO Status</description>
            <addressOffset>0x104</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x1FF</resetMask>
            <fields>
              <field>
                <name>RXNA</name>
                <description>RXnA RX FIFO Available 
0: No available data in RX FIFO 
1: More than One Sample in RX FIFO (&gt;= 1 Word)</description>
                <bitRange>[8:8]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_available</name>
                    <description>No available data in RX FIFO</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>More</name>
                    <description>More than One Sample in RX FIFO (&gt;= 1 Word)</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RXNA_CNT</name>
                <description>RXnA_CNT RX FIFO Available Sample Word Counter</description>
                <bitRange>[7:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>APBIF_RXnIRQ_CTRL</name>
            <description>APBIF RXn DMA &amp; Interrupt Control</description>
            <addressOffset>0xF4</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xD</resetMask>
            <fields>
              <field>
                <name>RXN_DRQ</name>
                <description>RXn_DRQ RX FIFO Data Available DRQ Enable 
0: Disable 
1: Enable When set to `1`, RXFIFO DMA Request line is asserted if Data is available in RXFIFO.</description>
                <bitRange>[3:3]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable When set to `1`, RXFIFO DMA Request line is asserted if Data is available in RXFIFO.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RXNUI_EN</name>
                <description>RXnUI_EN RX FIFO Underrun Interrupt Enable 
0: Disable 
1: Enable</description>
                <bitRange>[2:2]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RXNAI_EN</name>
                <description>RXnAI_EN RX FIFO Data Available Interrupt Enable 
0: Disable 
1: Enable</description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>APBIF_RXnIRQ_STS</name>
            <description>APBIF RXn DMA &amp; Interrupt Status</description>
            <addressOffset>0xF8</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x5</resetMask>
            <fields>
              <field>
                <name>RXNU_INT</name>
                <description>RXnU_INT RX FIFO Underrun Pending Interrupt 
0: No Pending Interrupt 
1: RXFIFO Underrun Pending Interrupt Write `1` to clear this interrupt.</description>
                <bitRange>[2:2]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_Pending</name>
                    <description>No Pending Interrupt</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>RXFIFO</name>
                    <description>RXFIFO Underrun Pending Interrupt Write `1` to clear this interrupt.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RXNA_INT</name>
                <description>RXnA_INT RX FIFO Data Available Pending Interrupt 
0: No Pending IRQ 
1: TX FIFO Data Available Pending Interrupt When Data in RX FIFO are more than RX Trigger Level Write `1` to clear this Interrupt or Automatic clear if Interrupt condition fails</description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_Pending</name>
                    <description>No Pending IRQ</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>TX</name>
                    <description>TX FIFO Data Available Pending Interrupt When Data in RX FIFO are more than RX Trigger Level Write `1` to clear this Interrupt or Automatic clear if Interrupt condition fails</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>APBIF_RXn_CONT</name>
            <description>APBIF RXn Contact Select</description>
            <addressOffset>0x108</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFF000</resetMask>
            <fields>
              <field>
                <name>R_XN_CONTACT_RXDIF</name>
                <description>RXn_CONTACT_RXDIF Bit[31]:APBIF_TXDIF0 Bit[30]:APBIF_TXDIF1 Bit[29]:APBIF_TXDIF2 Bit[28]:Reserved Bit[27]:I2S0_TXDIF Bit[26]:I2S1_TXDIF(HDMI) Bit[25]:I2S2_TXDIF Bit[24]:Reserved Bit[23]:I2S3_TXDIF Bit[22~20]:Reserved Bit[19]:DAM0_TXDIF Bit[18~16]:Reserved Bit[15]:DAM1_TXDIF Bit[14~0]:Reserved When the TXDIF Contact to this RXDIF, the corresponding bit will be set.</description>
                <bitRange>[31:12]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>APBIF_RXn_CTRL</name>
            <description>APBIF RXn Control</description>
            <addressOffset>0xF0</addressOffset>
            <resetValue>0x100</resetValue>
            <resetMask>0x70F10</resetMask>
            <fields>
              <field>
                <name>RXN_WS</name>
                <description>RXn_WS RX Width Select 000:Reserved 001:8-bit 010:12-bit 011:16-bit 100:20-bit 101:24-bit 110:28-bit 111:32-bit</description>
                <bitRange>[18:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>R_XN_CHAN_NUM</name>
                <description>RXn_CHAN_NUM TX Channel Number which between CPU/DMA and FIFO 
0: 1 Channel 
1: 2 Channel ... 
14: 15 Channel 
15: 16 Channel</description>
                <bitRange>[11:8]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_15</name>
                    <description>15 Channel</description>
                    <value>14</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_16</name>
                    <description>16 Channel</description>
                    <value>15</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>R_XN_START</name>
                <description>RXn_START APBIF RX Streaming Start</description>
                <bitRange>[4:4]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>APBIF_TXnFIFO</name>
            <description>APBIF TXn FIFO</description>
            <addressOffset>0x20</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>TXN_DATA</name>
                <description>TXn_DATA TX Sample Transmitting left, right channel sample data should be written this register one by one. The left channel sample data is first and then the right channel sample.</description>
                <bitRange>[31:0]</bitRange>
                <access>write-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>APBIF_TXnFIFO_CNT</name>
            <description>APBIF TXn FIFO Counter</description>
            <addressOffset>0x24</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>TXN_CNT</name>
                <description>TXn_CNT TX Sample Counter The audio sample number of sending into TXFIFO. When one sample is put into TXFIFO by DMA or by host IO, the TX sample counter register increases by one. The TX sample counter register can be set to any initial value at any time. After been updated by the initial value, the counter register should counter on base of this initial value.</description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>APBIF_TXnFIFO_CTRL</name>
            <description>AHUB APBIF TXn FIFO Control</description>
            <addressOffset>0x10</addressOffset>
            <resetValue>0x200</resetValue>
            <resetMask>0x13F1</resetMask>
            <fields>
              <field>
                <name>FTXN</name>
                <description>FTXn Write `1` to flush TX FIFO, self clear to `0`.</description>
                <bitRange>[12:12]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXNTL</name>
                <description>TXnTL TX FIFO Empty Trigger Level Interrupt and DMA request trigger level for TXFIFO normal condition Trigger Level = TXnTL</description>
                <bitRange>[9:4]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXNIM</name>
                <description>TXnIM TX FIFO Input Mode(Mode 0, 1) 
0: Valid data at the MSB of TXFIFO register 
1: Valid data at the LSB of TXFIFO register Example for 20-bit transmitted audio sample: Mode0: FIFO_I[31:0]={APB_WDATA[31:12], 12`h0} Mode1: FIFO_I[31:0]={APB_WDATA[19:0], 12`h0}</description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Valid_data_at_the_MSB</name>
                    <description>Valid data at the MSB of TXFIFO register</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Valid_data_at_the_LSB</name>
                    <description>Valid data at the LSB of TXFIFO register Example for 20-bit transmitted audio sample: Mode0: FIFO_I[31:0]={APB_WDATA[31:12], 12`h0} Mode1: FIFO_I[31:0]={APB_WDATA[19:0], 12`h0}</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>APBIF_TXnFIFO_STS</name>
            <description>APBIF TXn FIFO Status</description>
            <addressOffset>0x14</addressOffset>
            <resetValue>0x140</resetValue>
            <resetMask>0x17F</resetMask>
            <fields>
              <field>
                <name>TXNE</name>
                <description>TXnE TXFIFO Empty 
0: No Room for New Sample in TXFIFO 
1: More than One Room for New Sample in TXFIFO (&gt;= 1 Word)</description>
                <bitRange>[8:8]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_Room</name>
                    <description>No Room for New Sample in TXFIFO</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>More</name>
                    <description>More than One Room for New Sample in TXFIFO (&gt;= 1 Word)</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXNE_CNT</name>
                <description>TXnE_CNT TXFIFO Empty Space Word Counter</description>
                <bitRange>[6:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>APBIF_TXnIRQ_CTRL</name>
            <description>APBIF TXn DMA &amp; Interrupt Control</description>
            <addressOffset>0x4</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xB</resetMask>
            <fields>
              <field>
                <name>TXN_DRQ</name>
                <description>TXn_DRQ TX FIFO Empty DRQ Enable 
0: Disable 
1: Enable</description>
                <bitRange>[3:3]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXNOI_EN</name>
                <description>TXnOI_EN TX FIFO Overrun Interrupt Enable 
0: Disable 
1: Enable</description>
                <bitRange>[1:1]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXNEI_EN</name>
                <description>TXnEI_EN TX FIFO Empty Interrupt Enable 
0: Disable 
1: Enable</description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>APBIF_TXnIRQ_STS</name>
            <description>AHUB APBIF TXn DMA &amp; Interrupt Status</description>
            <addressOffset>0x8</addressOffset>
            <resetValue>0x1</resetValue>
            <resetMask>0x3</resetMask>
            <fields>
              <field>
                <name>TXNO_INT</name>
                <description>TXnO_INT TXFIFO Overrun Pending Interrupt 
0: No Pending Interrupt 
1: TXFIFO Overrun Pending Interrupt Write `1` to clear this interrupt.</description>
                <bitRange>[1:1]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_Pending</name>
                    <description>No Pending Interrupt</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>TXFIFO</name>
                    <description>TXFIFO Overrun Pending Interrupt Write `1` to clear this interrupt.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXNE_INT</name>
                <description>TXnE_INT TXFIFO Empty pending Interrupt 
0: No pending IRQ 
1: TXFIFO Empty Pending Interrupt When Data in TXFIFO are Less than TX Trigger Level Write `1` to clear this Interrupt or automatic clear if Interrupt condition fails.</description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_pending</name>
                    <description>No pending IRQ</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>TXFIFO</name>
                    <description>TXFIFO Empty Pending Interrupt When Data in TXFIFO are Less than TX Trigger Level Write `1` to clear this Interrupt or automatic clear if Interrupt condition fails.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>APBIF_TXn_CTRL</name>
            <description>APBIF TXn Control</description>
            <addressOffset>0x0</addressOffset>
            <resetValue>0x100</resetValue>
            <resetMask>0x70F10</resetMask>
            <fields>
              <field>
                <name>TXN_WS</name>
                <description>TXn_WS TX Width Select 000:Reserved 001:8-bit 010:12-bit 011:16-bit 100:20-bit 101:24-bit 110:28-bit 111:32-bit</description>
                <bitRange>[18:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>T_XN_CHAN_NUM</name>
                <description>TXn_CHAN_NUM TX Channel Number which between CPU/DMA and FIFO 
0000: 1 Channel 
0001: 2 Channel ... 
1110: 15 Channel 
1111: 16 Channel</description>
                <bitRange>[11:8]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_1</name>
                    <description>1 Channel</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_2</name>
                    <description>2 Channel ...</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_15</name>
                    <description>15 Channel</description>
                    <value>0b1110</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_16</name>
                    <description>16 Channel</description>
                    <value>0b1111</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>T_XN_START</name>
                <description>TXn_START APBIF TX Streaming Start</description>
                <bitRange>[4:4]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
        </cluster>
        <cluster>
          <dim>2</dim>
          <dimIncrement>128</dimIncrement>
          <name>_n[%s]</name>
          <addressOffset>0xa00</addressOffset>
          <register>
            <name>DAM_CTRL</name>
            <description>DAM_CTRL</description>
            <addressOffset>0x0</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFF0F71</resetMask>
            <fields>
              <field>
                <name>RX2_NUM</name>
                <description>RX2 Channel Num</description>
                <bitRange>[27:24]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>RX1_NUM</name>
                <description>RX1 Channel Num</description>
                <bitRange>[23:20]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>RX0_NUM</name>
                <description>RX0 Channel Num</description>
                <bitRange>[19:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TX</name>
                <description>Channel Num</description>
                <bitRange>[11:8]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>RX2EN</name>
                <description>Receiver Enable 
0: Disable 
1: Enable</description>
                <bitRange>[6:6]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RX1EN</name>
                <description>Receiver Enable 
0: Disable 
1: Enable</description>
                <bitRange>[5:5]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>RX0EN</name>
                <description>Receiver Enable 
0: Disable 
1: Enable</description>
                <bitRange>[4:4]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXEN</name>
                <description>Transmitter Enable 
0: Disable 
1: Enable</description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>DAM_MIX_CTRL0</name>
            <description>DAM_MIX_CTRL0</description>
            <addressOffset>0x30</addressOffset>
            <resetValue>0x1110000</resetValue>
            <resetMask>0xFFF0FFF</resetMask>
            <fields>
              <field>
                <name>TXCH1_MIX_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel 1 N: TXDIF Channel 1 MIX RX2 Channel N</description>
                <bitRange>[27:24]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCH1_MIX_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel 1 N: TXDIF Channel 1 MIX RX1 Channel N</description>
                <bitRange>[23:20]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCH1_MIX_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel 1 N: TXDIF Channel 1 MIX RX0 Channel N</description>
                <bitRange>[19:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCH0_MIX_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel 0 N: TXDIF Channel 0 MIX RX2 Channel N</description>
                <bitRange>[11:8]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCH0_MIX_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel 0 N: TXDIF Channel 0 MIX RX1 Channel N</description>
                <bitRange>[7:4]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCH0_MIX_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel 0 N: TXDIF Channel 0 MIX RX0 Channel N</description>
                <bitRange>[3:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>DAM_MIX_CTRL1</name>
            <description>DAM_MIX_CTRL1</description>
            <addressOffset>0x34</addressOffset>
            <resetValue>0x3330222</resetValue>
            <resetMask>0xFFF0FFF</resetMask>
            <fields>
              <field>
                <name>TXCH3_MIX_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel 3 N: TXDIF Channel 3 MIX RX2 Channel N</description>
                <bitRange>[27:24]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCH3_MIX_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel 3 N: TXDIF Channel 3 MIX RX1 Channel N</description>
                <bitRange>[23:20]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCH3_MIX_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel 3 N: TXDIF Channel 3 MIX RX0 Channel N</description>
                <bitRange>[19:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCH2_MIX_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel 2 N: TXDIF Channel 2 MIX RX2 Channel N</description>
                <bitRange>[11:8]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCH2_MIX_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel 2 N: TXDIF Channel 2 MIX RX1 Channel N</description>
                <bitRange>[7:4]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCH2_MIX_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel 2 N: TXDIF Channel 2 MIX RX0 Channel N</description>
                <bitRange>[3:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>DAM_MIX_CTRL2</name>
            <description>DAM_MIX_CTRL2</description>
            <addressOffset>0x38</addressOffset>
            <resetValue>0x5550444</resetValue>
            <resetMask>0xFFF0FFF</resetMask>
            <fields>
              <field>
                <name>TXCH5_MIX_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel 5 N: TXDIF Channel 5 MIX RX2 Channel N</description>
                <bitRange>[27:24]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCH5_MIX_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel 5 N: TXDIF Channel 5 MIX RX1 Channel N</description>
                <bitRange>[23:20]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCH5_MIX_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel 5 N: TXDIF Channel 5 MIX RX0 Channel N</description>
                <bitRange>[19:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCH4_MIX_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel 4 N: TXDIF Channel 4 MIX RX2 Channel N</description>
                <bitRange>[11:8]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCH4_MIX_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel 4 N: TXDIF Channel 2 MIX RX1 Channel N</description>
                <bitRange>[7:4]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCH4_MIX_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel 4 N: TXDIF Channel 4 MIX RX0 Channel N</description>
                <bitRange>[3:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>DAM_MIX_CTRL3</name>
            <description>DAM_MIX_CTRL3</description>
            <addressOffset>0x3C</addressOffset>
            <resetValue>0x7770666</resetValue>
            <resetMask>0xFFF0FFF</resetMask>
            <fields>
              <field>
                <name>TXCH7_MIX_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel 7 N: TXDIF Channel 7 MIX RX2 Channel N</description>
                <bitRange>[27:24]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCH7_MIX_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel 7 N: TXDIF Channel 7 MIX RX1 Channel N</description>
                <bitRange>[23:20]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCH7_MIX_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel 7 N: TXDIF Channel 7 MIX RX0 Channel N</description>
                <bitRange>[19:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCH6_MIX_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel 6 N: TXDIF Channel 6 MIX RX2 Channel N</description>
                <bitRange>[11:8]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCH6_MIX_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel 6 N: TXDIF Channel 6 MIX RX1 Channel N</description>
                <bitRange>[7:4]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCH6_MIX_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel 6 N: TXDIF Channel 6 MIX RX0 Channel N</description>
                <bitRange>[3:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>DAM_MIX_CTRL4</name>
            <description>DAM_MIX_CTRL4</description>
            <addressOffset>0x40</addressOffset>
            <resetValue>0x9990888</resetValue>
            <resetMask>0xFFF0FFF</resetMask>
            <fields>
              <field>
                <name>TXCH9_MIX_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel 9 N: TXDIF Channel 9 MIX RX2 Channel N</description>
                <bitRange>[27:24]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCH9_MIX_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel 9 N: TXDIF Channel 9 MIX RX1 Channel N</description>
                <bitRange>[23:20]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCH9_MIX_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel 9 N: TXDIF Channel 9 MIX RX0 Channel N</description>
                <bitRange>[19:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCH8_MIX_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel 8 N: TXDIF Channel 8 MIX RX2 Channel N</description>
                <bitRange>[11:8]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCH8_MIX_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel 8 N: TXDIF Channel 8 MIX RX1 Channel N</description>
                <bitRange>[7:4]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCH8_MIX_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel 8 N: TXDIF Channel 8 MIX RX0 Channel N</description>
                <bitRange>[3:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>DAM_MIX_CTRL5</name>
            <description>DAM_MIX_CTRL5</description>
            <addressOffset>0x44</addressOffset>
            <resetValue>0xBBB0AAA</resetValue>
            <resetMask>0xFFF0FFF</resetMask>
            <fields>
              <field>
                <name>TXCHB_MIX_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel B N: TXDIF Channel B MIX RX2 Channel N</description>
                <bitRange>[27:24]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCHB_MIX_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel B N: TXDIF Channel B MIX RX1 Channel N</description>
                <bitRange>[23:20]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCHB_MIX_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel B N: TXDIF Channel B MIX RX0 Channel N</description>
                <bitRange>[19:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCHA_MIX_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel A N: TXDIF Channel A MIX RX2 Channel N</description>
                <bitRange>[11:8]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCHA_MIX_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel A N: TXDIF Channel A MIX RX1 Channel N</description>
                <bitRange>[7:4]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCHA_MIX_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel A N: TXDIF Channel A MIX RX0 Channel N</description>
                <bitRange>[3:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>DAM_MIX_CTRL6</name>
            <description>DAM_MIX_CTRL6</description>
            <addressOffset>0x48</addressOffset>
            <resetValue>0xDDD0CCC</resetValue>
            <resetMask>0xFFF0FFF</resetMask>
            <fields>
              <field>
                <name>TXCHD_MIX_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel D N: TXDIF Channel D MIX RX2 Channel N</description>
                <bitRange>[27:24]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCHD_MIX_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel D N: TXDIF Channel D MIX RX1 Channel N</description>
                <bitRange>[23:20]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCHD_MIX_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel D N: TXDIF Channel D MIX RX0 Channel N</description>
                <bitRange>[19:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCHC_MIX_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel C N: TXDIF Channel C MIX RX2 Channel N</description>
                <bitRange>[11:8]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCHC_MIX_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel C N: TXDIF Channel C MIX RX1 Channel N</description>
                <bitRange>[7:4]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCHC_MIX_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel C N: TXDIF Channel C MIX RX0 Channel N</description>
                <bitRange>[3:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>DAM_MIX_CTRL7</name>
            <description>DAM_MIX_CTRL7</description>
            <addressOffset>0x4C</addressOffset>
            <resetValue>0xFFF0EEE</resetValue>
            <resetMask>0xFFF0FFF</resetMask>
            <fields>
              <field>
                <name>TXCHF_MIX_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel F N: TXDIF Channel F MIX RX2 Channel N</description>
                <bitRange>[27:24]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCHF_MIX_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel F N: TXDIF Channel F MIX RX1 Channel N</description>
                <bitRange>[23:20]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCHF_MIX_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel F N: TXDIF Channel F MIX RX0 Channel N</description>
                <bitRange>[19:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCHE_MIX_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel E N: TXDIF Channel E MIX RX2 Channel N</description>
                <bitRange>[11:8]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCHE_MIX_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel E N: TXDIF Channel E MIX RX1 Channel N</description>
                <bitRange>[7:4]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TXCHE_MIX_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel E N: TXDIF Channel E MIX RX0 Channel N</description>
                <bitRange>[3:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>DAM_RX0_SRC</name>
            <description>DAM_RX0_SRC</description>
            <addressOffset>0x10</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFF000</resetMask>
            <fields>
              <field>
                <name>R_XN_CONTACT_RXDIF</name>
                <description>RXn_CONTACT_RXDIF Bit[31]:APBIF_TXDIF0 Bit[30]:APBIF_TXDIF1 Bit[29]:APBIF_TXDIF2 Bit[28]:Reserved Bit[27]:I2S0_TXDIF Bit[26]:I2S1_TXDIF(HDMI) Bit[25]:I2S2_TXDIF Bit[24]:Reserved Bit[23]:I2S3_TXDIF Bit[22]:Reserved Bit[21]:Reserved Bit[20]:Reserved Bit[19]:DAM0_TXDIF0 Bit[18]:Reserved Bit[17]:Reserved Bit[16]:Reserved Bit[15]:DAM1_TXDIF0 Bit[14]:Reserved Bit[13]:Reserved Bit[12]:Reserved When the TXDIF Contact to this RXDIF, the corresponding bit will be set.</description>
                <bitRange>[31:12]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>DAM_RX1_SRC</name>
            <description>DAM_RX1_SRC</description>
            <addressOffset>0x14</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFF000</resetMask>
            <fields>
              <field>
                <name>R_XN_CONTACT_RXDIF</name>
                <description>RXn_CONTACT_RXDIF Bit[31]:APBIF_TXDIF0 Bit[30]:APBIF_TXDIF1 Bit[29]:APBIF_TXDIF2 Bit[28]:Reserved Bit[27]:I2S0_TXDIF Bit[26]:I2S1_TXDIF(HDMI) Bit[25]:I2S2_TXDIF Bit[24]:Reserved Bit[23]:I2S3_TXDIF Bit[22]:Reserved Bit[21]:Reserved Bit[20]:Reserved Bit[19]:DAM0_TXDIF0 Bit[18]:Reserved Bit[17]:Reserved Bit[16]:Reserved Bit[15]:DAM1_TXDIF0 Bit[14]:Reserved Bit[13]:Reserved Bit[12]:Reserved When the TXDIF Contact to this RXDIF, the corresponding bit will be set.</description>
                <bitRange>[31:12]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>DAM_RX2_SRC</name>
            <description>DAM_RX2_SRC</description>
            <addressOffset>0x18</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFF000</resetMask>
            <fields>
              <field>
                <name>R_XN_CONTACT_RXDIF</name>
                <description>RXn_CONTACT_RXDIF Bit[31]:APBIF_TXDIF0 Bit[30]:APBIF_TXDIF1 Bit[29]:APBIF_TXDIF2 Bit[28]:Reserved Bit[27]:I2S0_TXDIF Bit[26]:I2S1_TXDIF(HDMI) Bit[25]:I2S2_TXDIF Bit[24]:Reserved Bit[23]:I2S3_TXDIF Bit[22]:Reserved Bit[21]:Reserved Bit[20]:Reserved Bit[19]:DAM0_TXDIF0 Bit[18]:Reserved Bit[17]:Reserved Bit[16]:Reserved Bit[15]:DAM1_TXDIF0 Bit[14]:Reserved Bit[13]:Reserved Bit[12]:Reserved When the TXDIF Contact to this RXDIF, the corresponding bit will be set.</description>
                <bitRange>[31:12]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>DAM_VOL_CTRL0</name>
            <description>DAM_VOL_CTRL0</description>
            <addressOffset>0x50</addressOffset>
            <resetValue>0x1110111</resetValue>
            <resetMask>0xFFF0FFF</resetMask>
            <fields>
              <field>
                <name>TXCH1_GAIN_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel 1 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[27:24]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCH1_GAIN_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel 1 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[23:20]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCH1_GAIN_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel 1 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[19:16]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCH0_GAIN_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel 0 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[11:8]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCH0_GAIN_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel 0 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[7:4]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCH0_GAIN_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel 0 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[3:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>DAM_VOL_CTRL1</name>
            <description>DAM_VOL_CTRL1</description>
            <addressOffset>0x54</addressOffset>
            <resetValue>0x1110111</resetValue>
            <resetMask>0xFFF0FFF</resetMask>
            <fields>
              <field>
                <name>TXCH3_GAIN_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel 3 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[27:24]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCH3_GAIN_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel 3 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[23:20]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCH3_GAIN_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel 3 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 
0100: -12dB Others: Reserved</description>
                <bitRange>[19:16]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_12dB</name>
                    <description>-12dB Others: Reserved</description>
                    <value>0b0100</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCH2_GAIN_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel 2 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[11:8]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCH2_GAIN_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel 2 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[7:4]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCH2_GAIN_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel 2 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[3:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>DAM_VOL_CTRL2</name>
            <description>DAM_VOL_CTRL2</description>
            <addressOffset>0x58</addressOffset>
            <resetValue>0x1110111</resetValue>
            <resetMask>0xFFF0FFF</resetMask>
            <fields>
              <field>
                <name>TXCH5_GAIN_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel 5 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[27:24]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCH5_GAIN_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel 5 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[23:20]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCH5_GAIN_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel 5 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[19:16]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCH4_GAIN_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel 4 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[11:8]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCH4_GAIN_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel 4 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[7:4]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCH4_GAIN_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel 4 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[3:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>DAM_VOL_CTRL3</name>
            <description>DAM_VOL_CTRL3</description>
            <addressOffset>0x5C</addressOffset>
            <resetValue>0x1110111</resetValue>
            <resetMask>0xFFF0FFF</resetMask>
            <fields>
              <field>
                <name>TXCH7_GAIN_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel 7 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[27:24]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCH7_GAIN_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel 7 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[23:20]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCH7_GAIN_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel 7 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[19:16]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCH6_GAIN_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel 6 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[11:8]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCH6_GAIN_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel 6 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[7:4]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCH6_GAIN_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel 6 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[3:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>DAM_VOL_CTRL4</name>
            <description>DAM_VOL_CTRL4</description>
            <addressOffset>0x60</addressOffset>
            <resetValue>0x1110111</resetValue>
            <resetMask>0xFFF0FFF</resetMask>
            <fields>
              <field>
                <name>TXCH9_GAIN_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel 9 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[27:24]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCH9_GAIN_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel 9 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[23:20]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCH9_GAIN_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel 9 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[19:16]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCH8_GAIN_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel 8 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[11:8]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCH8_GAIN_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel 8 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[7:4]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCH8_GAIN_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel 8 Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[3:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>DAM_VOL_CTRL5</name>
            <description>DAM_VOL_CTRL5</description>
            <addressOffset>0x64</addressOffset>
            <resetValue>0x1110111</resetValue>
            <resetMask>0xFFF0FFF</resetMask>
            <fields>
              <field>
                <name>TXCHB_GAIN_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel B Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[27:24]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCHB_GAIN_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel B Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[23:20]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCHB_GAIN_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel B Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[19:16]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCHA_GAIN_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel A Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[11:8]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCHA_GAIN_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel A Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[7:4]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCHA_GAIN_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel A Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[3:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>DAM_VOL_CTRL6</name>
            <description>DAM_VOL_CTRL6</description>
            <addressOffset>0x68</addressOffset>
            <resetValue>0x1110111</resetValue>
            <resetMask>0xFFF0FFF</resetMask>
            <fields>
              <field>
                <name>TXCHD_GAIN_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel D Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[27:24]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCHD_GAIN_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel D Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[23:20]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCHD_GAIN_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel D Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[19:16]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCHC_GAIN_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel C Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[11:8]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCHC_GAIN_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel C Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[7:4]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCHC_GAIN_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel C Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[3:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>DAM_VOL_CTRL7</name>
            <description>DAM_VOL_CTRL7</description>
            <addressOffset>0x6C</addressOffset>
            <resetValue>0x1110111</resetValue>
            <resetMask>0xFFF0FFF</resetMask>
            <fields>
              <field>
                <name>TXCHF_GAIN_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel F Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[27:24]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCHF_GAIN_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel F Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[23:20]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCHF_GAIN_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel F Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[19:16]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCHE_GAIN_RXCH2</name>
                <description>RX2 Channel NUM to TXDIF Channel E Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[11:8]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCHE_GAIN_RXCH1</name>
                <description>RX1 Channel NUM to TXDIF Channel E Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[7:4]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TXCHE_GAIN_RXCH0</name>
                <description>RX0 Channel NUM to TXDIF Channel E Gain 
0000: Mute 
0001: 0dB 
0010: -6dB 0100:-12dB Others: Reserved</description>
                <bitRange>[3:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Mute</name>
                    <description>Mute</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_0dB</name>
                    <description>0dB</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_minus_6dB</name>
                    <description>-6dB 0100:-12dB Others: Reserved</description>
                    <value>0b0010</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
        </cluster>
        <register>
          <name>AHUB_GAT</name>
          <description>AHUB Gating</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xEEF0C000</resetMask>
          <fields>
            <field>
              <name>APBIF_TXDIF0_GAT</name>
              <description>0: Clock is OFF 
1: Clock is ON</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>APBIF_TXDIF1_GAT</name>
              <description>0: Clock is OFF 
1: Clock is ON</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>APBIF_TXDIF2_GAT</name>
              <description>0: Clock is OFF 
1: Clock is ON</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>APBIF_RXDIF0_GAT</name>
              <description>0: Clock is OFF 
1: Clock is ON</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>APBIF_RXDIF1_GAT</name>
              <description>0: Clock is OFF 
1: Clock is ON</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>APBIF_RXDIF2_GAT</name>
              <description>0: Clock is OFF 
1: Clock is ON</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>I2S0_GAT</name>
              <description>0: Clock is OFF 
1: Clock is ON</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>I2S1_GAT</name>
              <description>0: Clock is OFF 
1: Clock is ON</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>I2S2_GAT</name>
              <description>0: Clock is OFF 
1: Clock is ON</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>I2S3_GAT</name>
              <description>0: Clock is OFF 
1: Clock is ON</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAM0_GAT</name>
              <description>0: Clock is OFF 
1: Clock is ON</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAM1_GAT</name>
              <description>0: Clock is OFF 
1: Clock is ON</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>Clock is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>Clock is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>AHUB__RST</name>
          <description>AHUB__RST</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xEEF0C000</resetMask>
          <fields>
            <field>
              <name>APBIF_TXDIF0_RST</name>
              <description>0: Assert 
1: De-assert</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>APBIF_TXDIF1_RST</name>
              <description>0: Assert 
1: De-assert</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>APBIF_TXDIF2_RST</name>
              <description>0: Assert 
1: De-assert</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>APBIF_RXDIF0_RST</name>
              <description>0: Assert 
1: De-assert</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>APBIF_RXDIF1_RST</name>
              <description>0: Assert 
1: De-assert</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>APBIF_RXDIF2_RST</name>
              <description>0: Assert 
1: De-assert</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>I2S0_RST</name>
              <description>0: Assert 
1: De-assert</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>I2S1_RST</name>
              <description>0: Assert 
1: De-assert</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>I2S2_RST</name>
              <description>0: Assert 
1: De-assert</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>I2S3_RST</name>
              <description>0: Assert 
1: De-assert</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAM0_RST</name>
              <description>0: Assert 
1: De-assert</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAM1_RST</name>
              <description>0: Assert 
1: De-assert</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>De-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>256</dimIncrement>
          <name>I2Sn_CHCFG[%s]</name>
          <description>I2Sn Channel Configuration</description>
          <addressOffset>0x224</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FF</resetMask>
          <fields>
            <field>
              <name>TX_SLOT_HIZ</name>
              <description>0:Normal Mode for the Last Half Cycle of BCLK in the Slot 1:Turn to Hi-Z State for the Last Half Cycle of BCLK in the Slot</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TX_STATE</name>
              <description>0: Transfer Level 0 When Not Transferring Slot 1:Turn to Hi-Z State(TDM) When Not Transferring Slot</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Transfer_Level</name>
                  <description>Transfer Level 0 When Not Transferring Slot 1:Turn to Hi-Z State(TDM) When Not Transferring Slot</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_CHAN_NUM</name>
              <description>RX Channel/Slot Number which between AHUB and I2Sn 
0000: 1 channel or slot ... 
0111: 8 channels or slots 
1000: 9 channels or slots ... 
1111: 16 channels or slots</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 channel or slot ...</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8 channels or slots</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_9</name>
                  <description>9 channels or slots ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channels or slots</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_CHAN_NUM</name>
              <description>TX Channel/Slot Number which between AHUB and I2Sn 
0000: 1 channel or slot ... 
0111: 8 channels or slots 
1000: 9 channels or slots ... 
1111: 16 channels or slots</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 channel or slot ...</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8 channels or slots</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_9</name>
                  <description>9 channels or slots ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channels or slots</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>256</dimIncrement>
          <name>I2Sn_CLKD[%s]</name>
          <description>I2Sn Clock Divide</description>
          <addressOffset>0x20C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>MCLKO_EN</name>
              <description>0: Disable MCLK Output 
1: Enable MCLK Output</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable MCLK Output</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable MCLK Output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BCLKDIV</name>
              <description>BCLK Divide Ratio from PLL_Audio 
0000: reserved 
0001: Divide by 1 
0010: Divide by 2 
0011: Divide by 4 
0100: Divide by 6 
0101: Divide by 8 
0110: Divide by 12 
0111: Divide by 16 
1000: Divide by 24 
1001: Divide by 32 
1010: Divide by 48 
1011: Divide by 64 
1100: Divide by 96 
1101: Divide by 128 
1110: Divide by 176 
1111: Divide by 192</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Divide_by_1</name>
                  <description>Divide by 1</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_2</name>
                  <description>Divide by 2</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_4</name>
                  <description>Divide by 4</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_6</name>
                  <description>Divide by 6</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_8</name>
                  <description>Divide by 8</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_12</name>
                  <description>Divide by 12</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_16</name>
                  <description>Divide by 16</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_24</name>
                  <description>Divide by 24</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_32</name>
                  <description>Divide by 32</description>
                  <value>0b1001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_48</name>
                  <description>Divide by 48</description>
                  <value>0b1010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_64</name>
                  <description>Divide by 64</description>
                  <value>0b1011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_96</name>
                  <description>Divide by 96</description>
                  <value>0b1100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_128</name>
                  <description>Divide by 128</description>
                  <value>0b1101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_176</name>
                  <description>Divide by 176</description>
                  <value>0b1110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_192</name>
                  <description>Divide by 192</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MCLKDIV</name>
              <description>MCLK Divide Ratio from PLL_Audio 
0000: reserved 
0001: Divide by 1 
0010: Divide by 2 
0011: Divide by 4 
0100: Divide by 6 
0101: Divide by 8 
0110: Divide by 12 
0111: Divide by 16 
1000: Divide by 24 
1001: Divide by 32 
1010: Divide by 48 
1011: Divide by 64 
1100: Divide by 96 
1101: Divide by 128 
1110: Divide by 176 
1111: Divide by 192</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Divide_by_1</name>
                  <description>Divide by 1</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_2</name>
                  <description>Divide by 2</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_4</name>
                  <description>Divide by 4</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_6</name>
                  <description>Divide by 6</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_8</name>
                  <description>Divide by 8</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_12</name>
                  <description>Divide by 12</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_16</name>
                  <description>Divide by 16</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_24</name>
                  <description>Divide by 24</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_32</name>
                  <description>Divide by 32</description>
                  <value>0b1001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_48</name>
                  <description>Divide by 48</description>
                  <value>0b1010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_64</name>
                  <description>Divide by 64</description>
                  <value>0b1011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_96</name>
                  <description>Divide by 96</description>
                  <value>0b1100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_128</name>
                  <description>Divide by 128</description>
                  <value>0b1101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_176</name>
                  <description>Divide by 176</description>
                  <value>0b1110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_192</name>
                  <description>Divide by 192</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>256</dimIncrement>
          <name>I2Sn_CTRL[%s]</name>
          <description>I2Sn Control</description>
          <addressOffset>0x200</addressOffset>
          <resetValue>0x40000</resetValue>
          <resetMask>0xF4FF7F</resetMask>
          <fields>
            <field>
              <name>LOOPBACK3</name>
              <description>Loop back test 
0: Normal mode 
1: Loopback test When set `1`, connecting the SDO0 with the SDI3</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal_mode</name>
                  <description>Normal mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Loopback</name>
                  <description>Loopback test When set `1`, connecting the SDO0 with the SDI3</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOOPBACK2</name>
              <description>Loop back test 
0: Normal mode 
1: Loopback test When set `1`, connecting the SDO0 with the SDI2</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal_mode</name>
                  <description>Normal mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Loopback</name>
                  <description>Loopback test When set `1`, connecting the SDO0 with the SDI2</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOOPBACK1</name>
              <description>Loop back test 
0: Normal mode 
1: Loopback test When set `1`, connecting the SDO0 with the SDI1</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal_mode</name>
                  <description>Normal mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Loopback</name>
                  <description>Loopback test When set `1`, connecting the SDO0 with the SDI1</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOOPBACK0</name>
              <description>Loop back test 
0: Normal mode 
1: Loopback test When set `1`, connecting the SDO0 with the SDI0</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal_mode</name>
                  <description>Normal mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Loopback</name>
                  <description>Loopback test When set `1`, connecting the SDO0 with the SDI0</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BCLK/LRCK</name>
              <description>Direction 0:Input 1:Output</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDI3_EN</name>
              <description>0:Disable, Hi-Z state 1:Enable</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDI2_EN</name>
              <description>0:Disable, Hi-Z state 1:Enable</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDI1_EN</name>
              <description>0:Disable, Hi-Z state 1:Enable</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDI0_EN</name>
              <description>0:Disable, Hi-Z state 1:Enable</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDO3_EN</name>
              <description>0:Disable, Hi-Z state 1:Enable</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDO2_EN</name>
              <description>0:Disable, Hi-Z state 1:Enable</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDO1_EN</name>
              <description>0:Disable, Hi-Z state 1:Enable</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDO0_EN</name>
              <description>0:Disable, Hi-Z state 1:Enable</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUT</name>
              <description>Mute 
0: Normal transfer 
1: Force DOUT to output 0</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal transfer</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Force</name>
                  <description>Force DOUT to output 0</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MODE_SEL</name>
              <description>Mode Selection 
00: PCM mode(offset 0: DSP_B; offset 1: DSP_A) 
01: Left mode(offset 0: L-J Mode; offset 1: I2S mode) 
10: Right-Justified mode 
11: Reserved</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PCM</name>
                  <description>PCM mode(offset 0: DSP_B; offset 1: DSP_A)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Left</name>
                  <description>Left mode(offset 0: L-J Mode; offset 1: I2S mode)</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>right_Justified_mode</name>
                  <description>Right-Justified mode</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOOPBACK</name>
              <description>Loop back test 
0: Normal mode 
1: Loopback test When set `1`, connecting the SDO0 with the SDI</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal_mode</name>
                  <description>Normal mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Loopback</name>
                  <description>Loopback test When set `1`, connecting the SDO0 with the SDI</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXEN</name>
              <description>Transmitter Block Enable 
0: Disable 
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXEN</name>
              <description>Receiver Block Enable 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GEN</name>
              <description>Globe Enable A disable on this bit overrides any other block or channel enables. 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>256</dimIncrement>
          <name>I2Sn_FMT0[%s]</name>
          <description>I2Sn Format 0</description>
          <addressOffset>0x204</addressOffset>
          <resetValue>0x33</resetValue>
          <resetMask>0x400BFFFF</resetMask>
          <fields>
            <field>
              <name>LRCK_WIDTH</name>
              <description>(Only apply in PCM mode) LRCK width 
0: LRCK = 1 BCLK width (short frame) 
1: LRCK = 2 BCLK width (long frame)</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LRCK__equals__1</name>
                  <description>LRCK = 1 BCLK width (short frame)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LRCK__equals__2</name>
                  <description>LRCK = 2 BCLK width (long frame)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LRCK_POLARITY</name>
              <description>When apply in I2S/Left-Justified/Right-Justified mode: 
0: Left channel when LRCK is low 
1: Left channel when LRCK is high When apply in PCM mode: 
0: PCM LRCK asserted at the negative edge 
1: PCM LRCK asserted at the positive edge</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low</name>
                  <description>Left channel when LRCK is low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high</name>
                  <description>Left channel when LRCK is high When apply in PCM mode:</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PCM_LRCK_asserted_at_the_negative</name>
                  <description>PCM LRCK asserted at the negative edge</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PCM_LRCK_asserted_at_the_positive</name>
                  <description>PCM LRCK asserted at the positive edge</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LRCK_PERIOD</name>
              <description>It is used to program the number of BCLKs per channel of sample frame. This value is interpreted as follow: PCM Mode: Number of BCLKs within (Left + Right) channel width. I2S/Left-Justified/Right-Justified Mode: Number of BCLKs within each individual channel width(Left or Right) For example: N = 7 : 8 BCLKs width ... N = 1023 : 1024 BCLKs width</description>
              <bitRange>[17:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BCLK_POLARITY</name>
              <description>0: Normal mode, negative edge drive and positive edge sample 
1: Invert mode, positive edge drive and negative edge sample</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal mode, negative edge drive and positive edge sample</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert mode, positive edge drive and negative edge sample</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SR</name>
              <description>Sample Resolution 
000: Reserved 
001: 8-bit 
010: 12-bit 
011: 16-bit 
100: 20-bit 
101: 24-bit 
110: 28-bit 
111: 32-bit</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_8_bit</name>
                  <description>8-bit</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_12_bit</name>
                  <description>12-bit</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16_bit</name>
                  <description>16-bit</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_20_bit</name>
                  <description>20-bit</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_24_bit</name>
                  <description>24-bit</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_28_bit</name>
                  <description>28-bit</description>
                  <value>0b110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_bit</name>
                  <description>32-bit</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDGE_TRANSFER</name>
              <description>0: SDO drive data and SDI sample data at the different BCLK edge 
1: SDO drive data and SDI sample data at the sample BCLK edge BCLK_PLARITY = 0, use negative edge BCLK_PLARITY = 1, use positive edge</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDO_drive_data_and_SDI_sample_data_at_the_different</name>
                  <description>SDO drive data and SDI sample data at the different BCLK edge</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDO_drive_data_and_SDI_sample_data_at_the_sample</name>
                  <description>SDO drive data and SDI sample data at the sample BCLK edge BCLK_PLARITY = 0, use negative edge BCLK_PLARITY = 1, use positive edge</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SW</name>
              <description>Slot Width Select 
000: Reserved 
001: 8-bit 
010: 12-bit 
011: 16-bit 
100: 20-bit 
101: 24-bit 
110: 28-bit 
111: 32-bit</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_8_bit</name>
                  <description>8-bit</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_12_bit</name>
                  <description>12-bit</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16_bit</name>
                  <description>16-bit</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_20_bit</name>
                  <description>20-bit</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_24_bit</name>
                  <description>24-bit</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_28_bit</name>
                  <description>28-bit</description>
                  <value>0b110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_bit</name>
                  <description>32-bit</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>256</dimIncrement>
          <name>I2Sn_FMT1[%s]</name>
          <description>I2Sn Format 1</description>
          <addressOffset>0x208</addressOffset>
          <resetValue>0x30</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RX</name>
              <description>MLS MSB/LSB First Select 
0: MSB First 
1: LSB First</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MSB</name>
                  <description>MSB First</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LSB</name>
                  <description>LSB First</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX</name>
              <description>MLS MSB/LSB First Select 
0: MSB First 
1: LSB First</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MSB</name>
                  <description>MSB First</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LSB</name>
                  <description>LSB First</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SEXT</name>
              <description>Sign Extend in slot [sample resolution &lt; width] 
00: Zeros or audio gain padding at LSB position 
01: Sign extension at MSB position 
10: Reserved 
11: Transfer 0 after each sample in each slot</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Zeros</name>
                  <description>Zeros or audio gain padding at LSB position</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Sign</name>
                  <description>Sign extension at MSB position</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Transfer</name>
                  <description>Transfer 0 after each sample in each slot</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_PDM</name>
              <description>PCM Data Mode 
00: Linear PCM 
01: reserved 
10: 8-bit u-law 
11: 8-bit A-law</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Linear_PCM</name>
                  <description>Linear PCM</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_bit_ulaw</name>
                  <description>8-bit u-law</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_bit_Alaw</name>
                  <description>8-bit A-law</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_PDM</name>
              <description>PCM Data Mode 
00: Linear PCM 
01: reserved 
10: 8-bit u-law 
11: 8-bit A-law</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Linear_PCM</name>
                  <description>Linear PCM</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_bit_ulaw</name>
                  <description>8-bit u-law</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_bit_Alaw</name>
                  <description>8-bit A-law</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>256</dimIncrement>
          <name>I2Sn_IRQ_CTRL[%s]</name>
          <description>I2Sn DMA &amp; Interrupt Control</description>
          <addressOffset>0x228</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>RXNOI_EN</name>
              <description>RXnOI_EN RX FIFO Overrun Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXNUI_EN</name>
              <description>TXnUI_EN TX FIFO Underrun Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>256</dimIncrement>
          <name>I2Sn_IRQ_STS[%s]</name>
          <description>I2Sn DMA &amp; Interrupt Status</description>
          <addressOffset>0x22C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>RXNO_INT</name>
              <description>RXnO_INT RX FIFO Overrun Pending Interrupt 
0: No Pending Interrupt 
1: RXFIFO Overrun Pending Interrupt Write `1` to clear this interrupt</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending Interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RXFIFO</name>
                  <description>RXFIFO Overrun Pending Interrupt Write `1` to clear this interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXNU_INT</name>
              <description>TXnU_INT TX FIFO Underrun Pending Interrupt 
0: No Pending Interrupt 
1: TXFIFO Underrun Pending Interrupt Write `1` to clear this interrupt</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending Interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TXFIFO</name>
                  <description>TXFIFO Underrun Pending Interrupt Write `1` to clear this interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>256</dimIncrement>
          <name>I2Sn_RXDIF_CONT[%s]</name>
          <description>I2Sn RXDIF Contact Select</description>
          <addressOffset>0x220</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFF000</resetMask>
          <fields>
            <field>
              <name>R_XN_CONTACT_RXDIF</name>
              <description>RXn_CONTACT_RXDIF Bit[31]:APBIF_TXDIF0 Bit[30]:APBIF_TXDIF1 Bit[29]:APBIF_TXDIF2 Bit[28]:Reserved Bit[27]:I2S0_TXDIF Bit[26]:I2S1_TXDIF(HDMI) Bit[25]:I2S2_TXDIF Bit[24]:Reserved Bit[23]:I2S3_TXDIF Bit[22]:Reserved Bit[21]:Reserved Bit[20]:Reserved Bit[19]:DAM0_TXDIF Bit[18]:Reserved Bit[17]:Reserved Bit[16]:Reserved Bit[15]:DAM1_TXDIF Bit[14]:Reserved Bit[13]:Reserved Bit[12]:Reserved When the TXDIF Contact to this RXDIF, the corresponding bit will be set.</description>
              <bitRange>[31:12]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>256</dimIncrement>
          <name>I2Sn_SDINCHMAP0[%s]</name>
          <description>I2Sn SDIN Channel Mapping 0</description>
          <addressOffset>0x274</addressOffset>
          <resetValue>0x3020100</resetValue>
          <resetMask>0x3F3F3F3F</resetMask>
          <fields>
            <field>
              <name>RXFIFO_SAMPLE3_SELECT</name>
              <description>00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3</description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_SAMPLE3_MAP</name>
              <description>RXFIFO Sample3 Mapping 
0: 1 channel data ... 
15: 16 channel data</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_SAMPLE2_SELECT</name>
              <description>00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_SAMPLE2_MAP</name>
              <description>RXFIFO Sample2 Mapping 
0: 1 channel data ... 
15: 16 channel data</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_SAMPLE1_SELECT</name>
              <description>00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_SAMPLE1_MAP</name>
              <description>RXFIFO Sample1 Mapping 
0: 1 channel data ... 
15: 16 channel data</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_SAMPLE0_SELECT</name>
              <description>00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_SAMPLE0_MAP</name>
              <description>RXFIFO Sample0 Mapping 
0: 1 channel data ... 
15: 16 channel data</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>256</dimIncrement>
          <name>I2Sn_SDINCHMAP1[%s]</name>
          <description>I2Sn SDIN Channel Mapping 1</description>
          <addressOffset>0x278</addressOffset>
          <resetValue>0x7060504</resetValue>
          <resetMask>0x3F3F3F3F</resetMask>
          <fields>
            <field>
              <name>RXFIFO_SAMPLE7_SELECT</name>
              <description>00: SDI0     
01: SDI1 
10: SDI2 
11: SDI3</description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_SAMPLE7_MAP</name>
              <description>RXFIFO Sample7 Mapping 
0: 1 channel data ... 
15: 16 channel data</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_SAMPLE6_SELECT</name>
              <description>00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_SAMPLE6_MAP</name>
              <description>RXFIFO Sample6 Mapping 
0: 1 channel data ... 
15: 16 channel data</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_SAMPLE5_SELECT</name>
              <description>00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_SAMPLE5_MAP</name>
              <description>RXFIFO Sample5 Mapping 
0: 1 channel data ... 
15: 16 channel data</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_SAMPLE4_SELECT</name>
              <description>00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_SAMPLE4_MAP</name>
              <description>RXFIFO Sample4 Mapping 
0: 1 channel data ... 
15: 16 channel data</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>256</dimIncrement>
          <name>I2Sn_SDINCHMAP2[%s]</name>
          <description>I2Sn SDIN Channel Mapping 2</description>
          <addressOffset>0x27C</addressOffset>
          <resetValue>0xB0A0908</resetValue>
          <resetMask>0x3F3F3F3F</resetMask>
          <fields>
            <field>
              <name>RXFIFO_SAMPLE11_SELECT</name>
              <description>00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3</description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_SAMPLE11_MAP</name>
              <description>RXFIFO Sample11 Mapping 
0: 1 channel data ... 
15: 16 channel data</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_SAMPLE10_SELECT</name>
              <description>00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_SAMPLE10_MAP</name>
              <description>RXFIFO Sample10 Mapping 
0: 1 channel data ... 
15: 16 channel data</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_SAMPLE9_SELECT</name>
              <description>00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_SAMPLE9_MAP</name>
              <description>RXFIFO Sample9 Mapping 
0: 1 channel data ... 
15: 16 channel data</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_SAMPLE8_SELECT</name>
              <description>00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_SAMPLE8_MAP</name>
              <description>RXFIFO Sample8 Mapping 
0: 1 channel data ... 
15: 16 channel data</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>256</dimIncrement>
          <name>I2Sn_SDINCHMAP3[%s]</name>
          <description>I2Sn SDIN Channel Mapping 3</description>
          <addressOffset>0x280</addressOffset>
          <resetValue>0xF0E0D0C</resetValue>
          <resetMask>0x3F3F3F3F</resetMask>
          <fields>
            <field>
              <name>RXFIFO_SAMPLE15_SELECT</name>
              <description>00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3</description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_SAMPLE15_MAP</name>
              <description>RXFIFO Sample15 Mapping 
0: 1 channel data ... 
15: 16 channel data</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_SAMPLE14_SELECT</name>
              <description>00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_SAMPLE14_MAP</name>
              <description>RXFIFO Sample14 Mapping 
0: 1 channel data ... 
15: 16 channel data</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_SAMPLE13_SELECT</name>
              <description>00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_SAMPLE13_MAP</name>
              <description>RXFIFO Sample13 Mapping 
0: 1 channel data ... 
15: 16 channel data</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_SAMPLE12_SELECT</name>
              <description>00: SDI0 
01: SDI1 
10: SDI2 
11: SDI3</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDI0</name>
                  <description>SDI0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI1</name>
                  <description>SDI1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI2</name>
                  <description>SDI2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SDI3</name>
                  <description>SDI3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_SAMPLE12_MAP</name>
              <description>RXFIFO Sample12 Mapping 
0: 1 channel data ... 
15: 16 channel data</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>256</dimIncrement>
          <name>I2Sn_SDIN_SLOTCTR[%s]</name>
          <description>I2Sn Input Slot Control</description>
          <addressOffset>0x270</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3F0000</resetMask>
          <fields>
            <field>
              <name>SDIN_OFFSET</name>
              <description>SDIN offset tune, SDIN data offset to LRCK 
0: no offset n: data is offset by n BCLKs to LRCK</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDIN_SLOT_NUM</name>
              <description>SDIN Slot number Select for each output 
0000: 1 Slots ... 
0111: 8 Slots 
1000: 9 Slots ... 
1111: 16 Slots</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 Slots ...</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8 Slots</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_9</name>
                  <description>9 Slots ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 Slots</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2Sn_SDOUTmCHMAP0_0</name>
          <description>I2Sn SDOUTm Channel Mapping 0</description>
          <addressOffset>0x234</addressOffset>
          <resetValue>0x76543210</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SDOU_TM_SLOT7_MAP</name>
              <description>SDOUTm_SLOT7_MAP SDOUT Slot7 Mapping 
0000: 1 channel data ... 
1111: 16 channel data</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 channel data ...</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SDOU_TM_SLOT6_MAP</name>
              <description>SDOUTm_SLOT6_MAP SDOUT Slot6 Mapping 
0000: 1 channel data ... 
1111: 16 channel data</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 channel data ...</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SDOU_TM_SLOT5_MAP</name>
              <description>SDOUTm_SLOT5_MAP SDOUT Slot5 Mapping 
0000: 1 channel data ... 
1111: 16 channel data</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 channel data ...</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SDOU_TM_SLOT4_MAP</name>
              <description>SDOUTm_SLOT4_MAP SDOUT Slot4 Mapping 
0000: 1 channel data ... 
1111: 16 channel data</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 channel data ...</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SDOU_TM_SLOT3_MAP</name>
              <description>SDOUTm_SLOT3_MAP SDOUT Slot3 Mapping 
0000: 1 channel data ... 
1111: 16 channel data</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 channel data ...</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SDOU_TM_SLOT2_MAP</name>
              <description>SDOUTm_SLOT2_MAP SDOUT Slot2 Mapping 
0000: 1 channel data ... 
1111: 16 channel data</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 channel data ...</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SDOU_TM_SLOT1_MAP</name>
              <description>SDOUTm_SLOT1_MAP SDOUT Slot1 Mapping 
0000: 1 channel data ... 
1111: 16 channel data</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 channel data ...</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SDOU_TM_SLOT0_MAP</name>
              <description>SDOUTm_SLOT0_MAP SDOUT Slot0 Mapping 
0000: 1 channel data ... 
1111: 16 channel data</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 channel data ...</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP0_0">
          <name>I2Sn_SDOUTmCHMAP0_1</name>
          <addressOffset>0x244</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP0_0">
          <name>I2Sn_SDOUTmCHMAP0_2</name>
          <addressOffset>0x254</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP0_0">
          <name>I2Sn_SDOUTmCHMAP0_3</name>
          <addressOffset>0x264</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP0_0">
          <name>I2Sn_SDOUTmCHMAP0_4</name>
          <addressOffset>0x334</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP0_0">
          <name>I2Sn_SDOUTmCHMAP0_5</name>
          <addressOffset>0x344</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP0_0">
          <name>I2Sn_SDOUTmCHMAP0_6</name>
          <addressOffset>0x354</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP0_0">
          <name>I2Sn_SDOUTmCHMAP0_7</name>
          <addressOffset>0x364</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP0_0">
          <name>I2Sn_SDOUTmCHMAP0_8</name>
          <addressOffset>0x434</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP0_0">
          <name>I2Sn_SDOUTmCHMAP0_9</name>
          <addressOffset>0x444</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP0_0">
          <name>I2Sn_SDOUTmCHMAP0_10</name>
          <addressOffset>0x454</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP0_0">
          <name>I2Sn_SDOUTmCHMAP0_11</name>
          <addressOffset>0x464</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP0_0">
          <name>I2Sn_SDOUTmCHMAP0_12</name>
          <addressOffset>0x534</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP0_0">
          <name>I2Sn_SDOUTmCHMAP0_13</name>
          <addressOffset>0x544</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP0_0">
          <name>I2Sn_SDOUTmCHMAP0_14</name>
          <addressOffset>0x554</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP0_0">
          <name>I2Sn_SDOUTmCHMAP0_15</name>
          <addressOffset>0x564</addressOffset>
        </register>
        <register>
          <name>I2Sn_SDOUTmCHMAP1_0</name>
          <description>I2Sn SDOUTm Channel Mapping 1</description>
          <addressOffset>0x238</addressOffset>
          <resetValue>0xFEDCBA98</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SDOU_TM_SLOT15_MAP</name>
              <description>SDOUTm_SLOT15_MAP SDOUT Slot15 Mapping 
0000: 1 channel data ... 
1111: 16 channel data</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 channel data ...</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SDOU_TM_SLOT14_MAP</name>
              <description>SDOUTm_SLOT14_MAP SDOUT Slot14 Mapping 
0000: 1 channel data ... 
1111: 16 channel data</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 channel data ...</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SDOU_TM_SLOT13_MAP</name>
              <description>SDOUTm_SLOT13_MAP SDOUT Slot13 Mapping 
0000: 1 channel data ... 
1111: 16 channel data</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 channel data ...</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SDOU_TM_SLOT12_MAP</name>
              <description>SDOUTm_SLOT12_MAP SDOUT Slot12 Mapping 
0000: 1 channel data ... 
1111: 16 channel data</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 channel data ...</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SDOU_TM_SLOT11_MAP</name>
              <description>SDOUTm_SLOT11_MAP SDOUT Slot11 Mapping 
0000: 1 channel data ... 
1111: 16 channel data</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 channel data ...</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SDOU_TM_SLOT10_MAP</name>
              <description>SDOUTm_SLOT10_MAP SDOUT Slot10 Mapping 
0000: 1 channel data ... 
1111: 16 channel data</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 channel data ...</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SDOU_TM_SLOT9_MAP</name>
              <description>SDOUTm_SLOT9_MAP SDOUT Slot9 Mapping 
0000: 1 channel data ... 
1111: 16 channel data</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 channel data ...</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SDOU_TM_SLOT8_MAP</name>
              <description>SDOUTm_SLOT8_MAP SDOUT Slot8 Mapping 
0000: 1 channel data ... 
1111: 16 channel data</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 channel data ...</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 channel data</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP1_0">
          <name>I2Sn_SDOUTmCHMAP1_1</name>
          <addressOffset>0x248</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP1_0">
          <name>I2Sn_SDOUTmCHMAP1_2</name>
          <addressOffset>0x258</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP1_0">
          <name>I2Sn_SDOUTmCHMAP1_3</name>
          <addressOffset>0x268</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP1_0">
          <name>I2Sn_SDOUTmCHMAP1_4</name>
          <addressOffset>0x338</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP1_0">
          <name>I2Sn_SDOUTmCHMAP1_5</name>
          <addressOffset>0x348</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP1_0">
          <name>I2Sn_SDOUTmCHMAP1_6</name>
          <addressOffset>0x358</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP1_0">
          <name>I2Sn_SDOUTmCHMAP1_7</name>
          <addressOffset>0x368</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP1_0">
          <name>I2Sn_SDOUTmCHMAP1_8</name>
          <addressOffset>0x438</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP1_0">
          <name>I2Sn_SDOUTmCHMAP1_9</name>
          <addressOffset>0x448</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP1_0">
          <name>I2Sn_SDOUTmCHMAP1_10</name>
          <addressOffset>0x458</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP1_0">
          <name>I2Sn_SDOUTmCHMAP1_11</name>
          <addressOffset>0x468</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP1_0">
          <name>I2Sn_SDOUTmCHMAP1_12</name>
          <addressOffset>0x538</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP1_0">
          <name>I2Sn_SDOUTmCHMAP1_13</name>
          <addressOffset>0x548</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP1_0">
          <name>I2Sn_SDOUTmCHMAP1_14</name>
          <addressOffset>0x558</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTmCHMAP1_0">
          <name>I2Sn_SDOUTmCHMAP1_15</name>
          <addressOffset>0x568</addressOffset>
        </register>
        <register>
          <name>I2Sn_SDOUTm_SLOTCTR_0</name>
          <description>I2Sn Output Slot Control</description>
          <addressOffset>0x230</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFFF</resetMask>
          <fields>
            <field>
              <name>SDOU_TM_OFFSET</name>
              <description>SDOUTm_OFFSET SDOUT offset tune, SDOUT data offset to LRCK 
0: no offset n: data is offset by n BCLKs to LRCK</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDOU_TM_SLOT_NUM</name>
              <description>SDOUTm_SLOT_NUM SDOUT slot number select for each output 
0000: 1 Slots ... 
0111: 8 Slots 
1000: 9 Slots ... 
1111: 16 Slots</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 Slots ...</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8 Slots</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_9</name>
                  <description>9 Slots ...</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 Slots</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SDOU_TM_SLOT_EN</name>
              <description>SDOUTm_SLOT_EN SDOUT slot enable, bit[15:0] refer to slot[15:0]. When one or more slot(s) is(are) disable, the affected slot(s) is(are) set to disable state 
0: Disable 
1: Enable</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register derivedFrom="I2Sn_SDOUTm_SLOTCTR_0">
          <name>I2Sn_SDOUTm_SLOTCTR_1</name>
          <addressOffset>0x240</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTm_SLOTCTR_0">
          <name>I2Sn_SDOUTm_SLOTCTR_2</name>
          <addressOffset>0x250</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTm_SLOTCTR_0">
          <name>I2Sn_SDOUTm_SLOTCTR_3</name>
          <addressOffset>0x260</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTm_SLOTCTR_0">
          <name>I2Sn_SDOUTm_SLOTCTR_4</name>
          <addressOffset>0x330</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTm_SLOTCTR_0">
          <name>I2Sn_SDOUTm_SLOTCTR_5</name>
          <addressOffset>0x340</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTm_SLOTCTR_0">
          <name>I2Sn_SDOUTm_SLOTCTR_6</name>
          <addressOffset>0x350</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTm_SLOTCTR_0">
          <name>I2Sn_SDOUTm_SLOTCTR_7</name>
          <addressOffset>0x360</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTm_SLOTCTR_0">
          <name>I2Sn_SDOUTm_SLOTCTR_8</name>
          <addressOffset>0x430</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTm_SLOTCTR_0">
          <name>I2Sn_SDOUTm_SLOTCTR_9</name>
          <addressOffset>0x440</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTm_SLOTCTR_0">
          <name>I2Sn_SDOUTm_SLOTCTR_10</name>
          <addressOffset>0x450</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTm_SLOTCTR_0">
          <name>I2Sn_SDOUTm_SLOTCTR_11</name>
          <addressOffset>0x460</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTm_SLOTCTR_0">
          <name>I2Sn_SDOUTm_SLOTCTR_12</name>
          <addressOffset>0x530</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTm_SLOTCTR_0">
          <name>I2Sn_SDOUTm_SLOTCTR_13</name>
          <addressOffset>0x540</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTm_SLOTCTR_0">
          <name>I2Sn_SDOUTm_SLOTCTR_14</name>
          <addressOffset>0x550</addressOffset>
        </register>
        <register derivedFrom="I2Sn_SDOUTm_SLOTCTR_0">
          <name>I2Sn_SDOUTm_SLOTCTR_15</name>
          <addressOffset>0x560</addressOffset>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>RTC</name>
      <description>RTC</description>
      <groupName>generic</groupName>
      <baseAddress>0x7000000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>ALARM0_COUNTER_REG</name>
          <description>Alarm 0 Counter Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>ALARM0_COUNTER</name>
              <description>Alarm 0 Counter is based on Day.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ALARM0_CUR_VLU_REG</name>
          <description>Alarm 0 Counter Current Value Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x0</resetMask>
          <fields>
            <field>
              <name>HOUR</name>
              <description>Range from 0~23</description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MINUTE</name>
              <description>Range from 0~59</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SECOND</name>
              <description>Range from 0~59</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ALARM0_ENABLE_REG</name>
          <description>Alarm 0 Enable Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>ALM_0_EN</name>
              <description>Alarm 0 Enable If this bit is set to `1`, the valid bits of Alarm 0 Counter Register will down count to zero, and the alarm pending bit will be set to `1`. 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ALARM0_IRQ_EN</name>
          <description>Alarm 0 IRQ Enable Register</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>ALARM0_IRQ_EN</name>
              <description>Alarm 0 IRQ Enable 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ALARM0_IRQ_STA_REG</name>
          <description>Alarm 0 IRQ Status Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>ALARM0_IRQ_PEND</name>
              <description>Alarm 0 IRQ Pending bit 
0: No effect 
1: Pending, alarm 0 counter value is reached If alarm 0 irq enable is set to 1, the pending bit will be sent to the interrupt controller.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending, alarm 0 counter value is reached If alarm 0 irq enable is set to 1, the pending bit will be sent to the interrupt controller.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CALI_CTRL_REG</name>
          <description>CALI_CTRL_REG</description>
          <addressOffset>0x164</addressOffset>
          <resetValue>0x43</resetValue>
          <resetMask>0x8001FFFF</resetMask>
          <fields>
            <field>
              <name>WAKEUP_DCXO_EN_WAKE_UP</name>
              <description>WAKEUP_DCXO_EN Wake up DCXO circuit enable.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WAKEUP_READY_SLEEP_MODE_CALIBRATION_WAKE</name>
              <description>WAKEUP_READY_SLEEP_MODE Calibration wake up ready sleep mode, it must be set before the WAKEUP_DCXO_EN is set to 1. 
0: Disable 
1: Enable</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIMER_FOR_READY</name>
              <description>TIMER FOR READY SLEEP Total timer for ready sleep 
0x00: 15s 
0x01: 30s 
0x02: 45s 
0x03: 60s 
0x04: 90s 
0x05: 120s 
0x06: 150s Others: /</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_15s</name>
                  <description>15s</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_30s</name>
                  <description>30s</description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_45s</name>
                  <description>45s</description>
                  <value>0x02</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_60s</name>
                  <description>60s</description>
                  <value>0x03</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_90s</name>
                  <description>90s</description>
                  <value>0x04</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_120s</name>
                  <description>120s</description>
                  <value>0x05</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_150s</name>
                  <description>150s Others: /</description>
                  <value>0x06</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAKEUP_CNT_FOR_READY</name>
              <description>WAKEUP_CNT FOR READY SLEEP Wake up counter for ready sleep 
0x00: 250ms 
0x01: 500ms 
0x02: 750ms 
0x03: 1s 
0x04: 1.25s 
0x05: 1.5s 
0x06: 1.75s 
0x07: 2s 
0x08: 2.25s 
0x09: 2.5s 
0x0A: 2.75s 
0x0B: 3s 
0x0C: 3.25s 
0x0D: 3.5s 
0x0E: 3.75s 
0x0F: 4s</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_250ms</name>
                  <description>250ms</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_500ms</name>
                  <description>500ms</description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_750ms</name>
                  <description>750ms</description>
                  <value>0x02</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1s</name>
                  <description>1s</description>
                  <value>0x03</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_25s</name>
                  <description>1.25s</description>
                  <value>0x04</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_5s</name>
                  <description>1.5s</description>
                  <value>0x05</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_75s</name>
                  <description>1.75s</description>
                  <value>0x06</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2s</name>
                  <description>2s</description>
                  <value>0x07</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2_point_25s</name>
                  <description>2.25s</description>
                  <value>0x08</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2_point_5s</name>
                  <description>2.5s</description>
                  <value>0x09</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2_point_75s</name>
                  <description>2.75s</description>
                  <value>0x0A</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_3s</name>
                  <description>3s</description>
                  <value>0x0B</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_3_point_25s</name>
                  <description>3.25s</description>
                  <value>0x0C</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_3_point_5s</name>
                  <description>3.5s</description>
                  <value>0x0D</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_3_point_75s</name>
                  <description>3.75s</description>
                  <value>0x0E</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4s</name>
                  <description>4s</description>
                  <value>0x0F</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAKEUP_CNT_FOR_SLEEP</name>
              <description>WAKEUP_CNT FOR SLEEP Wake up counter for sleep 
0x00: 250ms 
0x01: 500ms 
0x02: 1s 
0x03: 10s 
0x04: 60s 
0x05: 120s 
0x06: 180s 
0x07: 240s 
0x08: 300s 
0x09: 360s 
0x0A: 420s 
0x0B: 480s 
0x0C: 540s 
0x0D: 600s 
0x0E: 1200s 
0x0F: 1800s</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_250ms</name>
                  <description>250ms</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_500ms</name>
                  <description>500ms</description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1s</name>
                  <description>1s</description>
                  <value>0x02</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_10s</name>
                  <description>10s</description>
                  <value>0x03</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_60s</name>
                  <description>60s</description>
                  <value>0x04</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_120s</name>
                  <description>120s</description>
                  <value>0x05</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_180s</name>
                  <description>180s</description>
                  <value>0x06</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_240s</name>
                  <description>240s</description>
                  <value>0x07</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_300s</name>
                  <description>300s</description>
                  <value>0x08</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_360s</name>
                  <description>360s</description>
                  <value>0x09</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_420s</name>
                  <description>420s</description>
                  <value>0x0A</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_480s</name>
                  <description>480s</description>
                  <value>0x0B</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_540s</name>
                  <description>540s</description>
                  <value>0x0C</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_600s</name>
                  <description>600s</description>
                  <value>0x0D</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1200s</name>
                  <description>1200s</description>
                  <value>0x0E</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1800s</name>
                  <description>1800s</description>
                  <value>0x0F</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAIT_DCXO_SEL</name>
              <description>WAIT DCXO SEL Select for DCXO active after DCXO enable 
0x0: 1ms 0x1:2ms 0x2:3ms 0x3:4ms ... 
0xF: 16ms</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1ms</name>
                  <description>1ms 0x1:2ms 0x2:3ms 0x3:4ms ...</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16ms</name>
                  <description>16ms</description>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CRY_CONFIG_REG</name>
          <description>Crypt Configuration Register</description>
          <addressOffset>0x210</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>KEY_FIELD</name>
              <description>Key Field If you want to read or write Crypt Key Register/Crypt Enable Register, you should write 0x1689 in these bits.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CRY_EN_REG</name>
          <description>Crypt Enable Register</description>
          <addressOffset>0x218</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>CRY_EN</name>
              <description>Crypto Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CRY_KEY_REG</name>
          <description>Crypt Key Register</description>
          <addressOffset>0x214</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CRY_KEY</name>
              <description>Crypto Key</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DCXO_CTRL_REG</name>
          <description>DCXO Control Register</description>
          <addressOffset>0x160</addressOffset>
          <resetValue>0x83F10F3</resetValue>
          <resetMask>0x8F7F1FF3</resetMask>
          <fields>
            <field>
              <name>DCXO_FANOUT_ENB</name>
              <description>0: enable DCXO wake up function 
1: disable DCXO wake up function</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>enable DCXO wake up function</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>disable DCXO wake up function</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DCXO_ICTRL</name>
              <description>DCXO current control value</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCXO_TRIM</name>
              <description>DCXO cap array value Capacity cell is 55fF</description>
              <bitRange>[22:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCXO_BG</name>
              <description>DCXO bandgap output voltage</description>
              <bitRange>[12:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCXO_LDO_INRUSHB</name>
              <description>DCXO LDO driving capacity signal, active high</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>XTAL_MODE</name>
              <description>Xtal mode enable signal, active high 
0: For external clk input mode 
1: For normal mode</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>For_external</name>
                  <description>For external clk input mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>For_normal_mode</name>
                  <description>For normal mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DCXO_RFCLK_ENHANCE</name>
              <description>DCXO rfclk enhance Enhance driving capacity of output OUT_RF_REFCLK, 0x0 for 5pF, 0x1 for 10pF, 0x2 for 15pF, 0x3 for 20pF.</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCXO_EN</name>
              <description>DCXO enable 
1: Enable 
0: Disable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK16M_RC_EN</name>
              <description>1: Enable 
0: Disable The related register configuration is necessary to ensure the reset debounce circuit has a stable clock source. The first time SoC starts up, by default, the reset debounce circuit of SoC uses 32K divided by RC16M. In power-off, software reads the related bit to ensure whether EXT32K is working normally, if it is normal, first switch the clock source of debounce circuit to EXT32K, then close RC16M. Without EXT32K scenario or external RTC scenario, software confirms firstly whether EXT32K is working normally before switching, or software does not close RC16M.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable The related register configuration is necessary to ensure the reset debounce circuit has a stable clock source. The first time SoC starts up, by default, the reset debounce circuit of SoC uses 32K divided by RC16M. In power-off, software reads the related bit to ensure whether EXT32K is working normally, if it is normal, first switch the clock source of debounce circuit to EXT32K, then close RC16M. Without EXT32K scenario or external RTC scenario, software confirms firstly whether EXT32K is working normally before switching, or software does not close RC16M.</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EFUSE_HV_PWRSWT_CTRL_REG</name>
          <description>Efuse High Voltage Power Switch Control Register</description>
          <addressOffset>0x204</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>EFUSE_1_8V_POWER_SWITCH_CONTROL</name>
              <description>1: open power switch 
0: close power switch Before programming efuse, the bit need be set to 1.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>open</name>
                  <description>open power switch</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>close</name>
                  <description>close power switch Before programming efuse, the bit need be set to 1.</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>4</dimIncrement>
          <name>GP_DATA_REGN[%s]</name>
          <description>GP_DATA_REGN[%s]</description>
          <addressOffset>0x100</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>GP_DATA</name>
              <description>Data [31:0]</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IC_CHARA_REG</name>
          <description>IC Characteristic Register</description>
          <addressOffset>0x1F0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>IC_CHARA</name>
              <description>Key Field Should be written at value 0x16AA. Writing any other value in this field aborts the write operation.</description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ID_DATA</name>
              <description>Return 0x16AA only if the KEY_FIELD is set as 0x16AA when read those bits, otherwise return 0x0.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>INTOSC_CLK_AUTO_CALI_REG</name>
          <description>Internal OSC Clock Auto Calibration Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x7A000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CALIBRATION_INTEGER</name>
              <description>32k calibration integer divider factor</description>
              <bitRange>[31:22]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>CALIBRATION_DECIMAL</name>
              <description>32k calibration decimal divider factor</description>
              <bitRange>[21:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>CALIBRATION_FUNCTION_CLK16M_RC_ENABLE</name>
              <description>Calibration function Clk16M_RC_enable 
0: Auto gating 
1: Soft bypass</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Auto</name>
                  <description>Auto gating</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Soft</name>
                  <description>Soft bypass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RC_CALIBRATION_PRECISE</name>
              <description>RC Calibration Precise Selection 
00: 1ms calibration precise 
01: 16ms calibration precise 
10: 128ms calibration precise</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1ms</name>
                  <description>1ms calibration precise</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16ms</name>
                  <description>16ms calibration precise</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_128ms</name>
                  <description>128ms calibration precise</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RC_CALIBRATION_ENABLE</name>
              <description>RC Calibration Enable 
0: Close Calibration circuit 
1: Open Calibration circuit</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Close</name>
                  <description>Close Calibration circuit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Open</name>
                  <description>Open Calibration circuit</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RC_CLK_SRC</name>
              <description>RC CLK SRC SEL Select the RTC 32k clock source from normal RC or Calibrated RC 
0: Normal RC 
1: Calibrated RC</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal RC</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Calibrated</name>
                  <description>Calibrated RC</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>INTOSC_CLK_PRESCAL_REG</name>
          <description>Internal OSC Clock Prescalar Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0xF</resetValue>
          <resetMask>0x1F</resetMask>
          <fields>
            <field>
              <name>INTOSC_32K_CLK_PRESCAL</name>
              <description>Internal OSC 32K Clock Prescalar value N. The clock output = Internal RC/32/N. 
00000: 1 
00001: 2 
00002: 3 ...... 
11111: 32</description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1</description>
                  <value>0b00000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b00001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_3</name>
                  <description>3 ......</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32</name>
                  <description>32</description>
                  <value>0b11111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>LOSC_CTRL_REG</name>
          <description>Low Oscillator Control Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x4010</resetValue>
          <resetMask>0xFFFFC19D</resetMask>
          <fields>
            <field>
              <name>RTC_HHMMSS_ACCE</name>
              <description>RTC HH-MM-SS access After writing the RTC HH-MM-SS Register, this bit is set and it will be cleared until the real writing operation is finished. After writing the RTC HH-MM-SS Register, the RTC HH-MM-SS Register will be refreshed for at most one second.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RTC_DAY_ACCE</name>
              <description>RTC DAY access After writing the RTC DAY register, this bit is set and it will be cleared until the real writing operation is finished. After writing the RTC DAY register, the DAY register will be refreshed for at most one second.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_DAY_REG</name>
          <description>RTC Year-Month-Day Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x0</resetMask>
          <fields>
            <field>
              <name>DAY</name>
              <description>Day Range from 0~65535.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_HH_MM_SS_REG</name>
          <description>RTC Hour-Minute-Second Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x0</resetMask>
          <fields>
            <field>
              <name>HOUR</name>
              <description>Range from 0~23</description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MINUTE</name>
              <description>Range from 0~59</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SECOND</name>
              <description>Range from 0~59</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RTC_VIO_REG</name>
          <description>RTC_VIO Regulate Register</description>
          <addressOffset>0x190</addressOffset>
          <resetValue>0x4</resetValue>
          <resetMask>0x17</resetMask>
          <fields>
            <field>
              <name>V_SEL</name>
              <description>0: resistance divider 
1: band gap</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>resistance</name>
                  <description>resistance divider</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>band</name>
                  <description>band gap</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RTC_VIO_REGU</name>
              <description>These bits are useful for regulating the RTC_VIO from 0.6V to 1.3V, and the regulation step is 0.1V. 
000: 1.0V 
001: 0.6V (the configuration can cause RTC reset) 
010: 0.7V 
011: 0.8V 
100: 0.9V 
101: 1.1V 
110: 1.2V 
111: 1.3V RTC-VIO is provided power for RTC digital part, the default value is 0.9V. After power-on, software sets the field to 0.8V to save power-consumption.</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_point_0V</name>
                  <description>1.0V</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_6V</name>
                  <description>0.6V (the configuration can cause RTC reset)</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_7V</name>
                  <description>0.7V</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_8V</name>
                  <description>0.8V</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_9V</name>
                  <description>0.9V</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_1V</name>
                  <description>1.1V</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_2V</name>
                  <description>1.2V</description>
                  <value>0b110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_3V</name>
                  <description>1.3V RTC-VIO is provided power for RTC digital part, the default value is 0.9V. After power-on, software sets the field to 0.8V to save power-consumption.</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SP_STDBY_FLAG_REG</name>
          <description>Super Standby Flag Register</description>
          <addressOffset>0x1F8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SP_STDBY_FLAG</name>
              <description>Key Field Any value can be written and read back in the key field, but if the values are not appropriate, the lower 16 bits will not change in this register. Only fellow the appropriate process, the super standby flag can be written in the lower 16 bits.</description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SUP_STANBY_FLAG_DATA</name>
              <description>When system is turned on, the low 16 bits of the value in the Super Standby Flag Register should be 0x0. If software programmer wants to write correct super standby flag ID in low 16 bits, the high 16 bits should be written with 0x16AA at first. Then, software programmer must write 0xAA16XXXX in the Super Standby Flag Register, the `XXXX` means the correct super standby flag ID.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SP_STDBY_SOFT_ENTRY_REG</name>
          <description>Super Standby Software Entry Register</description>
          <addressOffset>0x1FC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CPU</name>
              <description>software entry register when acting from supper standby.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>USB_STBY_CTRL_REG</name>
          <description>USB Standby Control Register</description>
          <addressOffset>0x200</addressOffset>
          <resetValue>0x90000000</resetValue>
          <resetMask>0xF3010130</resetMask>
          <fields>
            <field>
              <name>VDD_USB</name>
              <description>power source sel 
1: VDD_USB power from ldo 
0: VDD_USB power from pin</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>power_from_ldo</name>
                  <description>VDD_USB power from ldo</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>power_from_pin</name>
                  <description>VDD_USB power from pin</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USB2</name>
              <description>LDO output power level select: 
000: 0.87V 
001: 0.9V 
010: 0.94V 
011: 0.97V 100:1.01V 101:1.05V 110:1.08V 111:1.11V</description>
              <bitRange>[30:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_0_point_87V</name>
                  <description>0.87V</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_9V</name>
                  <description>0.9V</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_94V</name>
                  <description>0.94V</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_97V</name>
                  <description>0.97V 100:1.01V 101:1.05V 110:1.08V 111:1.11V</description>
                  <value>0b011</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RC_CLK_EN_USB</name>
              <description>0: Disable 
1: Enable</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RC_CLK_SEL_USB</name>
              <description>SCLK_USBPHY, EHCI_HCLK and OHCI_SCLK Clock Source Select. RC16M clock is selected only in USB standby mode if necessary. 
0: SCLK_USBPHY is from OSC24M, EHCI_HCLK and OHCI_HCLK are from Hclk 
1: SCLK_USBPHY, EHCI_HCLK and OHCI_SCLK are from RC16M</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>from</name>
                  <description>SCLK_USBPHY is from OSC24M, EHCI_HCLK and OHCI_HCLK are from Hclk</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SCLK_USBPHY_comma__EHCI_HCLK_and</name>
                  <description>SCLK_USBPHY, EHCI_HCLK and OHCI_SCLK are from RC16M</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USB</name>
              <description>POWER OFF GATING Gating the VDD_SYS to VDD_USB signal in USB standby mode. It must be set to 1 before entering USB standby mode and set to 0 when exiting Normal mode. 
0: disable 
1: enable</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USB_STBY_IRQ_POWER_OFF_GATING</name>
              <description>Gating the USB standby irq signal to RTC module in Super Standby mode when USB module is power off. It must be set to 1 in Super Standby mode and must set to 0 in other mode. 
0: disable 
1: enable</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SYSTEM</name>
              <description>STANDBY IRQ OUTPUT GATING Mask the SYS standby irq output to nmi pad when SoC is going to USB standby mode or Super standby mode. 
0: disable irq output 
1: enable irq output</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>disable irq output</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>enable irq output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>USB_STBY_IRQ_OUTPUT_GATING</name>
              <description>Mask the USB standby irq output to nmi pad. It must be set to 1 in USB standby mode and set to 0 in other mode. 
0: disable irq output 
1: enable irq output</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>disable irq output</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>enable irq output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>VDDOFF_GATING_SOF_REG</name>
          <description>VDD To RTC Isolation Software Control Register</description>
          <addressOffset>0x1F4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF8001</resetMask>
          <fields>
            <field>
              <name>KEY_FIELD</name>
              <description>Key Field This field should be filled with 0x16AA, and then the bit15 can be configured.</description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>USE</name>
              <description>When use vdd_sys to RTC isolation software control, write this bit to 1, it will only be cleared by resetb release.</description>
              <bitRange>[15:15]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>DRAM_CH_PAD_HOLD</name>
              <description>Hold the pad of DRAM channel 0:not hold 1:hold dram Pad This bit should be set to 1 before VDD_SYS power off while it should be set to 0 after the VDD_SYS power on.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>_32K_FANOUT_GATING_REG</name>
          <description>_32K_FANOUT_GATING_REG</description>
          <addressOffset>0x60</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10007</resetMask>
          <fields>
            <field>
              <name>HOSC_32K_DIVIDER_ENABLE</name>
              <description>HOSC_32K_DIVIDER_ENABLE 
1: enable the hosc 24m to 32k divider circuit 
0: disable the hosc 24m to 32k divider circuit</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>enable the hosc 24m to 32k divider circuit</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>disable the hosc 24m to 32k divider circuit</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOSC_OUT_SRC_SEL</name>
              <description>LOSC_OUT_SRC_SEL 00:RTC_32K(select by RC_CLK_SRC_SEL) 
01: Peripll divided 32K 
10: HOSC divided 32K</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Peripll</name>
                  <description>Peripll divided 32K</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC divided 32K</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CONFIGURATION</name>
              <description>32K_FANOUT_GATING Configuration of 32k output, and no 32k output by default. 
0: Mask LOSC output gating 
1: Enable LOSC output gating</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask LOSC output gating</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable LOSC output gating</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>USB1</name>
      <description>USB1</description>
      <groupName>generic</groupName>
      <baseAddress>0x5200000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>ASYNCLISTADDR</name>
          <description>ASYNCLISTADDR</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFE0</resetMask>
          <fields>
            <field>
              <name>LINK</name>
              <description>Link Pointer (LP) This field contains the address of the next asynchronous queue head to be executed. These bits correspond to memory address signals [31:5], respectively.</description>
              <bitRange>[31:5]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CAPLENGTH</name>
          <description>CAPLENGTH</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x10</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>CAPLENGTH</name>
              <description>The value in these bits indicates an offset to add to register base to find the beginning of the Operational Register Space.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CONFIGFLAG</name>
          <description>CONFIGFLAG</description>
          <addressOffset>0x50</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>CONFIGURE</name>
              <description>Configure Flag(CF) Host software sets this bit as the last action in its process of configuring the Host Controller. This bit controls the default port-routing control logic as follow: Value Meaning 0 Port routing control logic default-routs each port to an implementation dependent classic host controller. 1 Port routing control logic default-routs all ports to this host controller. The default value of this field is `0`.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>FRINDEX</name>
          <description>FRINDEX</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFF</resetMask>
          <fields>
            <field>
              <name>FRAME</name>
              <description>Frame Index The value in this register increment at the end of each time frame (e.g. micro-frame).Bits[N:3] are used for the Frame List current index. It means that each location of the frame list is accessed 8 times(frames or Micro-frames) before moving to the next index. The following illustrates values of N based on the value of the Frame List Size field in the USBCMD register. USBCMD[Frame List Size] Number Elements N 00b 1024 12 01b 512 11 10b 256 10 11b Reserved</description>
              <bitRange>[13:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HCCPARAMS</name>
          <description>HCCPARAMS</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x8</resetValue>
          <resetMask>0xFFFE</resetMask>
          <fields>
            <field>
              <name>EHCI</name>
              <description>Extended Capabilities Pointer (EECP) This optional field indicates the existence of a capabilities list. A value of 00b indicates no extended capabilities are implemented. A non-zero value in this register indicates the offset in PCI configuration space of the first EHCI extended capabiliby. The pointer value must be 40h or greater if implemented to maintain to consistency of the PCI header defined for this calss of device. The value of this field is always `00b`.</description>
              <bitRange>[15:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ISOCHRONOUS</name>
              <description>Isochronous Scheduling Threshold This field indicates, relative to the current position of the executing host controller, where software can reliably update the isochronous schedule. When bit[7] is zero, the value of the least significant 3 bits indicates the number of micro-frames a host controller can hold a set of isochronous data structures(one or more) before flushing the state. When bit[7] is a one, then host software assumes the host controller may cache an isochronous data structure for an entire frame.</description>
              <bitRange>[7:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ASYNCHRONOUS</name>
              <description>Asynchronous Schedule Park Capability If this bit is set to a one, then the host controller supports the park feature for high-speed queue heads in the Asynchronous Schedule. The feature can be disabled or enabled and set to a specific level by using the Asynchronous Schedule Park Mode Enable and Asynchronous Schedule Park Mode Count fields in the USBCMD register.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PROGRAMMABLE</name>
              <description>Programmable Frame List Flag If this bit is set to a zero, then system software must use a frame list length of 1024 elements with this host controller. The USBCMD register Frame List Size field is a read-only register and should be set to zero. If set to 1, then system software can specify and use the frame list in the USBCMD register Frame List Size field to cofigure the host controller. The frame list must always aligned on a 4K page boundary. This requirement ensures that the frame list is always physically contiguous.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HCIVERSION</name>
          <description>HCIVERSION</description>
          <addressOffset>0x2</addressOffset>
          <resetValue>0x100</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>HCIVERSION</name>
              <description>This is a 16-bits register containing a BCD encoding of the EHCI revision number supported by this host controller. The most significant byte of this register represents a major revision and the least significant byte is the minor revision.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HCSPARAMS</name>
          <description>HCSPARAMS</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0xF0FF8F</resetMask>
          <fields>
            <field>
              <name>DEBUG_PORT_NUMBER_THIS_REGISTER</name>
              <description>Debug Port Number This register identifies which of the host controller ports is the debug port. The value is the port number (one based) of the debug port. This field will always be `0`.</description>
              <bitRange>[23:20]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>NUMBER_OF_COMPANION_CONTROLLER</name>
              <description>Number of Companion Controller (N_CC) This field indicates the number of companion controllers associated with this USB2.0 host controller. A zero in this field indicates there are no companion host controllers. And a value larger than zero in this field indicates there are companion USB1.1 host controller(s). This field will always be `0`.</description>
              <bitRange>[15:12]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>NUMBER_OF_PORT_PER_COMPANION</name>
              <description>Number of Port per Companion Controller(N_PCC) This field indicates the number of ports supported per companion host controller host controller. It is used to indicate the port routing configuration to system software. This field will always fix with `0`.</description>
              <bitRange>[11:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PORT_ROUTING_RULES_THIS_FIELD</name>
              <description>Port Routing Rules This field indicates the method used by this implementation for how all ports are mapped to companion controllers. The value of this field has the following interpretation: Value Meaning 0 The first N_PCC ports are routed to the lowest numbered function companion host controller, the next N_PCC port are routed to the next lowest function companion controller, and so on.  1 The port routing is explicitly enumerated by the first N_PORTS elements of the HCSP-PORTTOUTE array. This field will always be `0`.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>N_PORTS_THIS_FIELD</name>
              <description>N_PORTS This field specifies the number of physical downstream ports implemented on this host controller. The value of this field determines how many port registers are addressable in the Operational Register Space. Valid values are in the range of 0x1 to 0x0f. This field is always 1.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HCSP_PORTROUTE</name>
          <description>HCSP_PORTROUTE</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>HCSP_PORTROUTE</name>
              <description>This optional field is valid only if Port Routing Rules field in HCSPARAMS register is set to a one. This field is used to allow a host controller implementation to explicitly describe to which companion host controller each implemented port is mapped. This field is a 15-element nibble array (each 4 bit is one array element). Each array location corresponds one-to-one with a physical port provided by the host controller (e.g. PORTROUTE [0] corresponds to the first PORTSC port, PORTROUTE [1] to the second PORTSC port, etc.). The value of each element indicates to which the companion host controllers this port is routed. Only the first N_PORTS elements have valid information. A value of zero indicates that the port is routed to the lowest numbered function companion host controller. A value of one indicates that the port is routed to the next lowest numbered function companion host controller, and so on.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HSIC_PHY_tune1_Register</name>
          <description>HSIC_PHY_tune1_Register</description>
          <addressOffset>0x81C</addressOffset>
          <resetValue>0x10</resetValue>
          <resetMask>0x3F</resetMask>
          <fields>
            <field>
              <name>TXRPDTUNE</name>
              <description></description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXSRTUNE</name>
              <description></description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HSIC_PHY_tune2_Register</name>
          <description>HSIC_PHY_tune2_Register</description>
          <addressOffset>0x820</addressOffset>
          <resetValue>0x10</resetValue>
          <resetMask>0x7FFFFFFF</resetMask>
          <fields>
            <field>
              <name>TESTBURNIN</name>
              <description></description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TESTDATAOUTSEL</name>
              <description></description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TESTCLK</name>
              <description></description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TESTADDR</name>
              <description></description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TESTDATAIN</name>
              <description></description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SIDDQ</name>
              <description>siddq</description>
              <bitRange>[15:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>REFCLK</name>
              <description>refclk div</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HSIC_PHY_tune3_Register</name>
          <description>HSIC_PHY_tune3_Register</description>
          <addressOffset>0x824</addressOffset>
          <resetValue>0x2</resetValue>
          <resetMask>0x3F</resetMask>
          <fields>
            <field>
              <name>HSIC_BIST_ERROR</name>
              <description>hsic bist_error</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HSIC_BIST_DONE</name>
              <description>hsic bist_done</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HSIC_TESTDATA_OUT_3</name>
              <description>hsic testdata out[3:2]</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NON_HSIC_MODE_BIST_ERROR_TESTDATA_OUT_1_</name>
              <description>Non-hsic mode bist_error testdata out[1]</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NON_HSIC_MODE_BIST_DONE_TESTDATA_OUT_0_</name>
              <description>Non-hsic mode bist_done testdata out[0]</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcBulkCurrentED__BCED_</name>
          <description>HcBulkCurrentED__BCED_</description>
          <addressOffset>0x42C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>BULKCURRENTED_31_4</name>
              <description>BulkCurrentED[31:4] This is advanced to the next ED after the HC has served the present one. HC continues processing the list from where it left off in the last Frame. When it reaches the end of the Bulk list, HC checks the ControlListFilled of HcControl. If set, it copies the content of to and clears the bit. If it is not set, it does nothing. HCD is only allowed to modify this register when the BulkListEnable of is cleared. When set, the HCD only reads the instantaneous value of this register. This is initially set to zero to indicate the end of the Bulk list.</description>
              <bitRange>[31:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BULK_CURRENT_ED</name>
              <description>BulkCurrentED [3:0] Because the general TD length is 16 bytes, the memory structure for the TD must be aligned to a 16-byte boundary. So the lower bits in the PCED, through bit 0 to bit 3 must be zero in this field.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcBulkHeadED_BHED_</name>
          <description>HcBulkHeadED_BHED_</description>
          <addressOffset>0x428</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>BHED_31_4</name>
              <description>BHED[31:4] The HcBulkHeadED register contains the physical address of the first Endpoint Descriptor of the Bulk list. HC traverses the Bulk list starting with the HcBulkHeadED pointer. The content is loaded from HCCA during the initialization of HC.</description>
              <bitRange>[31:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BHED_3_0</name>
              <description>BHED[3:0] Because the general TD length is 16 bytes, the memory structure for the TD must be aligned to a 16-byte boundary. So the lower bits in the PCED, through bit 0 to bit 3 must be zero in this field.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcCommandStatus</name>
          <description>HcCommandStatus</description>
          <addressOffset>0x408</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3000F</resetMask>
          <fields>
            <field>
              <name>SCHEDULING_OVERRUN_COUNT</name>
              <description>SchedulingOverrunCount These bits are incremented on each scheduling overrun error. It is initialized to 00b and wraps around at 11b. This will be incremented when a scheduling overrun is detected even if SchedulingOverrun in has already been set. This is used by HCD to monitor any persistent scheduling problem.</description>
              <bitRange>[17:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>OWERSHIP_CHANGE_REQUEST</name>
              <description>OwershipChangeRequest This bit is set by an OS HCD to request a change of control of the HC. When set HC will set the OwnershipChange field in . After the changeover, this bit is cleared and remains so until the next request from OS HCD.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BULKL_LIST_FILLED</name>
              <description>BulklListFilled This bit is used to indicate whether there are any TDs on the Bulk list. It is set by HCD whenever it adds a TD to an ED in the Bulk list. When HC begins to process the head of the Bulk list, it checks BLF. As long as BulkListFilled is 0, HC will not start processing the Bulk list. If BulkListFilled is 1, HC will start processing the Bulk list and will set BF to 0. If HC finds a TD on the list, then HC will set BulkListFilled to 1 causing the Bulk list processing to continue. If no TD is found on the Bulk list, and if HCD does not set BulkListFilled , then BulkListFilled will still be 0 when HC completes processing the Bulk list and Bulk list processing will stop.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONTROL_LIST_FILLED</name>
              <description>ControlListFilled This bit is used to indicate whether there are any TDs on the Control list. It is set by HCD whenever it adds a TD to an ED in the Control list. When HC begins to process the head of the Control list, it checks CLF. As long as ControlListFilled is 0, HC will not start processing the Control list. If CF is 1, HC will start processing the Control list and will set ControlListFilled to 0. If HC finds a TD on the list, then HC will set ControlListFilled to 1 causing the Control list processing to continue. If no TD is found on the Control list, and if the HCD does not set ControlListFilled , then ControlListFilled will still be 0 when HC completes processing the Control list and Control list processing will stop.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HOST_CONTROLLER_RESET</name>
              <description>HostControllerReset This bit is by HCD to initiate a software reset of HC. Regardless of the functional state of HC, it moves to the USBSuspend state in which most of the operational registers are reset except those stated otherwise; e.g, the InteruptRouting field of HcControl, and no Host bus accesses are allowed. This bit is cleared by HC upon the completion of the reset operation. The reset operation must be completed within 10 ms. This bit, when set, should not cause a reset to the Root Hub and no subsequent reset signaling should be asserted to its downstream ports.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcControl</name>
          <description>HcControl</description>
          <addressOffset>0x404</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>REMOTE_WAKEUP_ENABLE</name>
              <description>RemoteWakeupEnable This bit is used by HCD to enable or disable the remote wakeup feature upon the detection of upstream resume signaling. When this bit is set and the ResumeDetected bit in HcInterruptStatus is set, a remote wakeup is signaled to the host system. Setting this bit has no impact on the generation of hardware interrupt.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>REMOTE_WAKEUP_CONNECTED</name>
              <description>RemoteWakeupConnected This bit indicates whether HC supports remote wakeup signaling. If remote wakeup is supported and used by the system, it is the responsibility of system firmware to set this bit during POST. HC clear the bit upon a hardware reset but does not alter it upon a software reset. Remote wakeup signaling of the host system is host-bus-specific and is not described in this specification.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INTERRUPT_ROUTING</name>
              <description>InterruptRouting This bit determines the routing of interrupts generated by events registered in HcInterruptStatus. If clear, all interrupt are routed to the normal host bus interrupt mechanism. If set interrupts are routed to the System Management Interrupt. HCD clears this bit upon a hardware reset, but it does not alter this bit upon a software reset. HCD uses this bit as a tag to indicate the ownership of HC.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HOST_CONTROLLER_FUNCTIONAL_STATE</name>
              <description>HostControllerFunctionalState for USB 00b USBReset 01b USBResume 10b USBOperational 11b USBSuspend A transition to USBOperational from another state causes SOF generation to begin 1 ms later. HCD may determine whether HC has begun sending SOFs by reading the StartoFrame field of HcInterruptStatus. This field may be changed by HC only when in the USBSUSPEND state. HC may move from the USBSUSPEND state to the USBRESUME state after detecting the resume signaling from a downstream port. HC enters USBSUSPEND after a software reset, whereas it enters USBRESET after a hardware reset. The latter also resets the Root Hub and asserts subsequent reset signaling to downstream ports.</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BULK_LIST_ENABLE</name>
              <description>BulkListEnable This bit is set to enable the processing of the Bulk list in the next Frame. If cleared by HCD, processing of the Bulk list does not occur after the next SOF. HC checks this bit whenever it determines to process the list. When disabled, HCD may modify the list. If is pointing to an ED to be removed, HCD must advance the pointer by updating before re-enabling processing of the list.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONTROL_LIST_ENABLE</name>
              <description>ControlListEnable This bit is set to enable the processing of the Control list in the next Frame. If cleared by HCD, processing of the Control list does not occur after the next SOF. HC must check this bit whenever it determines to process the list. When disabled, HCD may modify the list. If is pointing to an ED to be removed, HCD must advance the pointer by updating before re-enabling processing of the list.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ISOCHRONOUS_ENABLE</name>
              <description>IsochronousEnable This bit is used by HCD to enable/disable processing of isochronous EDs. While processing the periodic list in a Frame, HC checks the status of this bit when it finds an Isochronous ED (F=1). If set (enabled), HC continues processing the EDs. If cleared (disabled), HC halts processing of the periodic list (which now contains only isochronous EDs) and begins processing the Bulk/Control lists. Setting this bit is guaranteed to take effect in the next Frame (not the current Frame).</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PERIODIC_LIST_ENABLE</name>
              <description>PeriodicListEnable This bit is set to enable the processing of periodic list in the next Frame. If cleared by HCD, processing of the periodic list does not occur after the next SOF. HC must check this bit before it starts processing the list.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONTROL_BULK_SERVICE_RATIO</name>
              <description>ControlBulkServiceRatio This specifies the service ratio between Control and Bulk EDs. Before processing any of the nonperiodic lists, HC must compare the ratio specified with its internal count on how many nonempty Control EDs have been processed, in determining whether to continue serving another Control ED or switching to Bulk EDs. The internal count will be retained when crossing the frame boundary. In case of reset, HCD is responsible for restoring this value. CBSR No. of Control EDs Over Bulk EDs Served 0        1:1 1        2:1 2        3:1 3        4:1 The default value is 0x0.</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcControlCurrentED_CCED_</name>
          <description>HcControlCurrentED_CCED_</description>
          <addressOffset>0x424</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CCED_31_4</name>
              <description>CCED[31:4] The pointer is advanced to the next ED after serving the present one. HC will continue processing the list from where it left off in the last Frame. When it reaches the end of the Control list, HC checks the ControlListFilled of in HcCommandStatus. If set, it copies the content of HcControlHeadED to HcControlCurrentED and clears the bit. If not set, it does nothing. HCD is allowed to modify this register only when the ControlListEnable of HcControl is cleared. When set, HCD only reads the instantaneous value of this register. Initially, this is set to zero to indicate the end of the Control list.</description>
              <bitRange>[31:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CCED_3_0</name>
              <description>CCED[3:0] Because the general TD length is 16 bytes, the memory structure for the TD must be aligned to a 16-byte boundary. So the lower bits in the PCED, through bit 0 to bit 3 must be zero in this field.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcControlHeadED_CHED_</name>
          <description>HcControlHeadED_CHED_</description>
          <addressOffset>0x420</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>EHCD_31_4</name>
              <description>EHCD[31:4] The HcControlHeadED register contains the physical address of the first Endpoint Descriptor of the Control list. HC traverse the Control list starting with the HcControlHeadED pointer. The content is loaded from HCCA during the initialization of HC.</description>
              <bitRange>[31:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EHCD_3_0</name>
              <description>EHCD[3:0] Because the general TD length is 16 bytes, the memory structure for the TD must be aligned to a 16-byte boundary. So the lower bits in the PCED, through bit 0 to bit 3 must be zero in this field.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcDoneHead</name>
          <description>HcDoneHead</description>
          <addressOffset>0x430</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>HCDONEHEAD_31_4</name>
              <description>HcDoneHead[31:4] When a TD is completed, HC writes the content of to the NextTD field of the TD. HC then overwrites the content of with the address of this TD. This is set to zero whenever HC writes the content of this register to HCCA. It also sets the WritebackDoneHead of .</description>
              <bitRange>[31:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>HCDONEHEAD_3_0</name>
              <description>HcDoneHead[3:0] Because the general TD length is 16 bytes, the memory structure for the TD must be aligned to a 16-byte boundary. So the lower bits in the PCED, through bit 0 to bit 3 must be zero in this field.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcFmInterval_Register</name>
          <description>HcFmInterval_Register</description>
          <addressOffset>0x434</addressOffset>
          <resetValue>0x2EDF</resetValue>
          <resetMask>0xFFFF3FFF</resetMask>
          <fields>
            <field>
              <name>FRAME_INTERVAL_TOGGLER</name>
              <description>FrameIntervalToggler HCD toggles this bit whenever it loads a new value to FrameInterval .</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FS_LARGEST_DATA_PACKET</name>
              <description>FSLargestDataPacket This field specifies a value which is loaded into the Largest Data Packet Counter at the beginning of each frame. The counter value represents the largest amount of data in bits which can be sent or received by the HC in a single transaction at any given time without causing scheduling overrun. The field value is calculated by the HCD.</description>
              <bitRange>[30:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAME_INTERVAL</name>
              <description>FrameInterval This specifies the interval between two consecutive SOFs in bit times. The nominal value is set to be 11,999. HCD should store the current value of this field before resetting HC. By setting the HostControllerReset field of as this will cause the HC to reset this field to its nominal value. HCD may choose to restore the stored value upon the completion of the Reset sequence.</description>
              <bitRange>[13:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcFmNumber</name>
          <description>HcFmNumber</description>
          <addressOffset>0x43C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>FRAME_NUMBER</name>
              <description>FrameNumber This is incremented when is re-loaded. It will be rolled over to 0x0 after 0x0ffff. When entering the USBOPERATIONAL state, this will be incremented automatically. The content will be written to HCCA after HC has incremented the FrameNumber at each frame boundary and sent a SOF but before HC reads the first ED in that Frame. After writing to HCCA, HC will set the StartofFrame in</description>
              <bitRange>[15:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcFmRemaining</name>
          <description>HcFmRemaining</description>
          <addressOffset>0x438</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80003FFF</resetMask>
          <fields>
            <field>
              <name>FRAME_REMAINING</name>
              <description>FrameRemaining Toggle This bit is loaded from the FrameIntervalToggle field of whenever FrameRemaining reaches 0. This bit is used by HCD for the synchronization between FrameInterval and FrameRemaining .</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FRAM_REMAINING</name>
              <description>FramRemaining This counter is decremented at each bit time. When it reaches zero, it is reset by loading the FrameInterval value specified in at the next bit time boundary. When entering the USBOPERATIONAL state, HC re-loads the content with the FrameInterval of and uses the updated value from the next SOF.</description>
              <bitRange>[13:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcHCCA</name>
          <description>HcHCCA</description>
          <addressOffset>0x418</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>HCCA_31_8</name>
              <description>HCCA[31:8] This is the base address of the Host Controller Communication Area. This area is used to hold the control structures and the Interrupt table that are accessed by both the Host Controller and the Host Controller Driver.</description>
              <bitRange>[31:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HCCA_7_0</name>
              <description>HCCA[7:0] The alignment restriction in HcHCCA register is evaluated by examining the number of zeros in the lower order bits. The minimum alignment is 256 bytes, therefore, bits 0 through 7 must always return 0 when read.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcInterruptDisable_Register</name>
          <description>HcInterruptDisable_Register</description>
          <addressOffset>0x414</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8000007F</resetMask>
          <fields>
            <field>
              <name>MASTER_INTERRUPT_ENABLE</name>
              <description>MasterInterruptEnable A written `0` to this field is ignored by HC. A `1` written to this field disables interrupt generation due events specified in the other bits of this register. This field is set after a hardware or software reset.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ROOT_HUB_STATUS_CHANGE</name>
              <description>RootHubStatusChange Interrupt Disable 0 Ignore; 1 Disable interrupt generation due to Root Hub Status Change;</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAME_NUMBER_OVERFLOW</name>
              <description>FrameNumberOverflow Interrupt Disable 0 Ignore; 1 Disable interrupt generation due to Frame Number Over Flow;</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UNRECOVERABLE_ERROR</name>
              <description>UnrecoverableError Interrupt Disable 0 Ignore; 1 Disable interrupt generation due to Unrecoverable Error;</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RESUME_DETECTED</name>
              <description>ResumeDetected Interrupt Disable 0 Ignore; 1 Disable interrupt generation due to Resume Detected;</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STARTOF_FRAME</name>
              <description>StartofFrame Interrupt Disable 0 Ignore; 1 Disable interrupt generation due to Start of Flame;</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WRITEBACK_DONE_HEAD</name>
              <description>WritebackDoneHead Interrupt Disable 0 Ignore; 1 Disable interrupt generation due to Write back Done Head;</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SCHEDULING_OVERRUN</name>
              <description>SchedulingOverrun Interrupt Disable 0 Ignore; 1 Disable interrupt generation due to Scheduling Overrun;</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcInterruptEnable_Register</name>
          <description>HcInterruptEnable_Register</description>
          <addressOffset>0x410</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8000007F</resetMask>
          <fields>
            <field>
              <name>MASTER_INTERRUPT_ENABLE</name>
              <description>MasterInterruptEnable A `0` writtern to this field is ignored by HC. A `1` written to this field enables interrupt generation due to events specified in the other bits of this register. This is used by HCD as Master Interrupt Enable.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ROOT_HUB_STATUS_CHANGE</name>
              <description>RootHubStatusChange Interrupt Enable 0 Ignore; 1 Enable interrupt generation due to Root Hub Status Change;</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAME_NUMBER_OVERFLOW</name>
              <description>FrameNumberOverflow Interrupt Enable 0 Ignore; 1 Enable interrupt generation due to Frame Number Over Flow;</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UNRECOVERABLE_ERROR</name>
              <description>UnrecoverableError Interrupt Enable 0 Ignore; 1 Enable interrupt generation due to Unrecoverable Error;</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RESUME_DETECTED</name>
              <description>ResumeDetected Interrupt Enable 0 Ignore; 1 Enable interrupt generation due to Resume Detected;</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STARTOF_FRAME</name>
              <description>StartofFrame Interrupt Enable 0 Ignore; 1 Enable interrupt generation due to Start of Flame;</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WRITEBACK_DONE_HEAD</name>
              <description>WritebackDoneHead Interrupt Enable 0 Ignore; 1 Enable interrupt generation due to Write back Done Head;</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SCHEDULING_OVERRUN</name>
              <description>SchedulingOverrun Interrupt Enable 0 Ignore; 1 Enable interrupt generation due to Scheduling Overrun;</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcInterruptStatus</name>
          <description>HcInterruptStatus</description>
          <addressOffset>0x40C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7F</resetMask>
          <fields>
            <field>
              <name>ROOT_HUB_STATUS_CHANGE</name>
              <description>RootHubStatusChange This bit is set when the content of or the content of any of [ NumberofDownstreamPort ] has changed.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAME_NUMBER_OVERFLOW</name>
              <description>FrameNumberOverflow This bit is set when the MSb of (bit 15) changes value, from 0 to 1 or from 1 to 0, and after has been updated.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UNRECOVERABLE_ERROR</name>
              <description>UnrecoverableError This bit is set when HC detects a system error not related to USB. HC should not proceed with any processing nor signaling before the system error has been corrected. HCD clears this bit after HC has been reset.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RESUME_DETECTED</name>
              <description>ResumeDetected This bit is set when HC detects that a device on the USB is asserting resume signaling. It is the transition from no resume signaling to resume signaling causing this bit to be set. This bit is not set when HCD sets the USBRseume state.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STARTOF_FRAME</name>
              <description>StartofFrame This bit is set by HC at each start of frame and after the update of HccaFrameNumber. HC also generates a SOF token at the same time.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WRITEBACK_DONE_HEAD</name>
              <description>WritebackDoneHead This bit is set immediately after HC has written to . Further updates of the will not occur until this bit has been cleared. HCD should only clear this bit after it has saved the content of .</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SCHEDULING_OVERRUN</name>
              <description>SchedulingOverrun This bit is set when the USB schedule for the current Frame overruns and after the update of . A scheduling overrun will also cause the SchedulingOverrunCount of to be incremented.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcLSThreshold</name>
          <description>HcLSThreshold</description>
          <addressOffset>0x444</addressOffset>
          <resetValue>0x628</resetValue>
          <resetMask>0xFFF</resetMask>
          <fields>
            <field>
              <name>LS_THRESHOLD</name>
              <description>LSThreshold This field contains a value which is compared to the FrameRemaining field prior to initiating a Low Speed transaction. The transaction is started only if FrameRemaining  this field. The value is calculated by HCD with the consideration of transmission and setup overhead.</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcPeriodCurrentED</name>
          <description>HcPeriodCurrentED</description>
          <addressOffset>0x41C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PCED_31_4</name>
              <description>PCED[31:4] This is used by HC to point to the head of one of the Periodec list which will be processed in the current Frame. The content of this register is updated by HC after a periodic ED has been processed. HCD may read the content in determining which ED is currently being processed at the time of reading.</description>
              <bitRange>[31:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PCED_3_0</name>
              <description>PCED[3:0] Because the general TD length is 16 bytes, the memory structure for the TD must be aligned to a 16-byte boundary. So the lower bits in the PCED, through bit 0 to bit 3 must be zero in this field.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcPeriodicStatus</name>
          <description>HcPeriodicStatus</description>
          <addressOffset>0x440</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFF</resetMask>
          <fields>
            <field>
              <name>PERIODIC_START</name>
              <description>PeriodicStart After a hardware reset, this field is cleared. This is then set by HCD during the HC initialization. The value is calculated roughly as 10% off from . A typical value will be 0x2A3F (0x3e67??). When reaches the value specified, processing of the periodic lists will have priority over Control/Bulk processing. HC will therefore start processing the Interrupt list after completing the current Control or Bulk transaction that is in progress.</description>
              <bitRange>[13:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcRevision</name>
          <description>HcRevision</description>
          <addressOffset>0x400</addressOffset>
          <resetValue>0x10</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>REVISION</name>
              <description>Revision This read-only field contains the BCD representation of the version of the HCI specification that is implemented by this HC. For example, a value of 0x11 corresponds to version 1.1. All of the HC implementations that are compliant with this specification will have a value of 0x10.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcRhDescriptorA</name>
          <description>HcRhDescriptorA</description>
          <addressOffset>0x448</addressOffset>
          <resetValue>0x2001201</resetValue>
          <resetMask>0xFF001FFF</resetMask>
          <fields>
            <field>
              <name>POWERONTOPOWERGOODTIME</name>
              <description>PowerOnToPowerGoodTime[POTPGT] This byte specifies the duration HCD has to wait before accessing a powered-on port of the Root Hub. It is implementation-specific. The unit of time is 2 ms. The duration is calculated as POTPGT * 2ms.</description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NO_OVER_CURRENT_PROTECTION</name>
              <description>NoOverCurrentProtection This bit describes how the overcurrent status for the Root Hub ports are reported. When this bit is cleared, the OverCurrentProtectionMode field specifies global or per-port reporting. 0 Over-current status is reported collectively for all downstream ports. 1 No overcurrent protection supported.</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OVER_CURRENT_PROTECTION_MODE</name>
              <description>OverCurrentProtectionMode This bit describes how the overcurrent status for the Root Hub ports are reported. At reset, these fields should reflect the same mode as PowerSwitchingMode . This field is valid only if the NoOverCurrentProtection field is cleared. 0 Over-current status is reported collectively for all downstream ports. 1 Over-current status is reported on per-port basis.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DEVICE</name>
              <description>Device Type This bit specifies that the Root Hub is not a compound device. The Root Hub is not permitted to be a compound device. This field should always read/write 0.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>POWER_SWITCHING_MODE</name>
              <description>PowerSwitchingMode This bit is used to specify how the power switching of the Root Hub ports is controlled. It is implementation-specific. This field is only valid if the NoPowerSwitching field is cleared. 0 All ports are powered at the same time. 1 Each port is powered individually. This mode allows port power to be controlled by either the global switch or per-port switching. If the PortPowerControlMask bit is set, the port responds only to port power commands ( Set/ClearPortPower ). If the port mask is cleared, then the port is controlled only by the global power switch ( Set/ClearGlobalPower ).</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NO_POWER_SWITHCING</name>
              <description>NoPowerSwithcing These bits are used to specify whether power switching is supported or ports are always powered. It is implementation-specific. When this bit is cleared, the PowerSwitchingMode specifies global or per-port switching. 0 Ports are power switched. 1 Ports are always powered on when the HC is powered on.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NUMBER_DOWNSTREAM_PORTS</name>
              <description>NumberDownstreamPorts These bits specify the number of downstream ports supported by the Root Hub. It is implementation-specific. The minimum number of ports is 1. The maximum number of ports supported.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcRhDescriptorB_Register</name>
          <description>HcRhDescriptorB_Register</description>
          <addressOffset>0x44C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PORT_POWER_CONTROL_MASK</name>
              <description>PortPowerControlMask Each bit indicates if a port is affected by a global power control command when PowerSwitchingMode is set. When set, the port's power state is only affected by per-port power control ( Set/ClearPortPower ). When cleared, the port is controlled by the global power switch ( Set/ClearGlobalPower ). If the device is configured to global switching mode ( PowerSwitchingMode = 0 ), this field is not valid. Bit0 Reserved Bit1 Ganged-power mask on Port #1. Bit2 Ganged-power mask on Port #2. ... Bit15 Ganged-power mask on Port #15.</description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DEVICE_REMOVABLE</name>
              <description>DeviceRemovable Each bit is dedicated to a port of the Root Hub. When cleared, the attached device is removable. When set, the attached device is not removable. Bit0 Reserved Bit1 Device attached to Port #1. Bit2 Device attached to Port #2. ... Bit15 Device attached to Port #15.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcRhPortStatus</name>
          <description>HcRhPortStatus</description>
          <addressOffset>0x454</addressOffset>
          <resetValue>0x100</resetValue>
          <resetMask>0x1F031F</resetMask>
          <fields>
            <field>
              <name>PORT_RESET_STATUS_CHANGE</name>
              <description>PortResetStatusChange This bit is set at the end of the 10-ms port reset signal. The HCD writes a `1` to clear this bit. Writing a `0` has no effect. 0 port reset is not complete 1 port reset is complete</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PORT_OVER_CURRENT_INDICATOR_CHANGE</name>
              <description>PortOverCurrentIndicatorChange This bit is valid only if overcurrent conditions are reported on a per-port basis. This bit is set when Root Hub changes the PortOverCurrentIndicator bit. The HCD writes a `1` to clear this bit. Writing a `0` has no effect. 0 no change in PortOverCurrentIndicator 1 PortOverCurrentIndicator has changed</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PORT_SUSPEND_STATUS_CHANGE</name>
              <description>PortSuspendStatusChange This bit is set when the full resume sequence has been completed. This sequence includes the 20-s resume pulse, LS EOP, and 3-ms resychronization delay. The HCD writes a `1` to clear this bit. Writing a `0` has no effect. This bit is also cleared when ResetStatusChange is set. 0 resume is not completed 1 resume completed</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PORT_ENABLE_STATUS_CHANGE</name>
              <description>PortEnableStatusChange This bit is set when hardware events cause the PortEnableStatus bit to be cleared. Changes from HCD writes do not set this bit. The HCD writes a `1` to clear this bit. Writing a `0` has no effect. 0 no change in PortEnableStatus 1 change in PortEnableStatus</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONNECT_STATUS_CHANGE</name>
              <description>ConnectStatusChange This bit is set whenever a connect or disconnect event occurs. The HCD writes a `1` to clear this bit. Writing a `0` has no effect. If CurrentConnectStatus is cleared when a SetPortReset,SetPortEnable , or SetPortSuspend write occurs, this bit is set to force the driver to re-evaluate the connection status since these writes should not occur if the port is disconnected. 0 no change in PortEnableStatus 1 change in PortEnableStatus  Note: If the DeviceRemovable[NDP] bit is set, this bit is set only after a Root Hub reset to inform the system that the device is attached.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>R_LOW_SPEED_DEVICE_ATTACHED_W_CLEAR_PORT_POWER</name>
              <description>(read)LowSpeedDeviceAttached This bit indicates the speed of the device attached to this port. When set, a Low Speed device is attached to this port. When clear, a Full Speed device is attached to this port. This field is valid only when the CurrentConnectStatus is set. 0 full speed device attached 1 low speed device attached (write)ClearPortPower The HCD clears the PortPowerStatus bit by writing a `1` to this bit. Writing a `0` has no effect.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>R_PORT_POWER_STATUS_W_SET_PORT_POWER</name>
              <description>(read)PortPowerStatus This bit reflects the port`s power status, regardless of the type of power switching implemented. This bit is cleared if an overcurrent condition is detected. HCD sets this bit by writing SetPortPower or SetGlobalPower . HCD clears this bit by writing ClearPortPower or ClearGlobalPower . Which power control switches are enabled is determined by PowerSwitchingMode and PortPortControlMask[ NumberDownstreamPort ] . In global switching mode( PowerSwitchingMode =0), only Set/ClearGlobalPower controls this bit. In per-port power switching ( PowerSwitchingMode =1), if the PortPowerControlMask[NDP] bit for the port is set, only Set/ClearPortPower commands are enabled. If the mask is not set, only Set/ClearGlobalPower commands are enabled. When port power is disabled, CurrentConnectStatus , PortEnableStatus , PortSuspendStatus , and PortResetStatus should be reset. 0 port power is off 1 port power is on (write)SetPortPower The HCD writes a `1` to set the PortPowerStatus bit. Writing a `0` has no effect. Note: This bit is always reads `1b` if power switching is not supported.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>R_PORT_RESET_STATUS_W_SET_PORT_RESET</name>
              <description>(read)PortResetStatus When this bit is set by a write to SetPortReset , port reset signaling is asserted. When reset is completed, this bit is cleared when PortResetStatusChange is set. This bit cannot be set if CurrentConnectStatus is cleared. 0 port reset signal is not active 1 port reset signal is active (write)SetPortReset The HCD sets the port reset signaling by writing a `1` to this bit. Writing a `0` has no effect. If CurrentConnectStatus is cleared, this write does not set PortResetStatus , but instead sets ConnectStatusChange . This informs the driver that it attempted to reset a disconnected port.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>R_PORT_OVER_CURRENT_INDICATOR_W_CLEAR_SUSPEND_STATUS</name>
              <description>(read)PortOverCurrentIndicator This bit is only valid when the Root Hub is configured in such a way that overcurrent conditions are reported on a per-port basis. If per-port overcurrent reporting is not supported, this bit is set to 0. If cleared, all power operations are normal for this port. If set, an overcurrent condition exists on this port. This bit always reflects the overcurrent input signal. 0 no overcurrent condition. 1 overcurrent condition detected. (write)ClearSuspendStatus The HCD writes a `1` to initiate a resume. Writing a `0` has no effect. A resume is initiated only if PortSuspendStatus is set.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>R_PORT_SUSPEND_STATUS_W_SET_PORT_SUSPEND</name>
              <description>(read)PortSuspendStatus This bit indicates the port is suspended or in the resume sequence. It is set by a SetSuspendState write and cleared when PortSuspendStatusChange is set at the end of the resume interval. This bit cannot be set if CurrentConnectStatus is cleared. This bit is also cleared when PortResetStatusChange is set at the end of the port reset or when the HC is placed in the USBRESUME state. If an upstream resume is in progress, it should propagate to the HC. 0 port is not suspended 1 port is suspended (write)SetPortSuspend The HCD sets the PortSuspendStatus bit by writing a `1` to this bit. Writing a `0` has no effect. If CurrentConnectStatus is cleared, this write does not set PortSuspendStatus ; instead it sets ConnectStatusChange . This informs the driver that it attempted to suspend a disconnected port.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>R_PORT_ENABLE_STATUS_W_SET_PORT_ENABLE</name>
              <description>(read)PortEnableStatus This bit indicates whether the port is enabled or disabled. The Root Hub may clear this bit when an overcurrent condition, disconnect event, switched-off power, or operational bus error such as babble is detected. This change also causes PortEnabledStatusChange to be set. HCD sets this bit by writing SetPortEnable and clears it by writing ClearPortEnable . This bit cannot be set when CurrentConnectStatus is cleared. This bit is also set, if not already, at the completion of a port reset when ResetStatusChange is set or port suspend when SuspendStatusChange is set. 0 port is disabled 1 port is enabled (write)SetPortEnable The HCD sets PortEnableStatus by writing a `1`. Writing a `0` has no effect. If CurrentConnectStatus is cleared, this write does not set PortEnableStatus , but instead sets ConnectStatusChange . This informs the driver that it attempted to enable a disconnected Port.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>R_CURRENT_CONNECT_STATUS_W_CLEAR_PORT_ENABLE</name>
              <description>(read)CurrentConnectStatus This bit reflects the current state of the downstream port. 0 No device connected 1 Device connected (write)ClearPortEnable The HCD writes a `1` to clear the PortEnableStatus bit. Writing `0` has no effect. The CurrentConnectStatus is not affected by any write. Note: This bit is always read `1` when the attached device is nonremovalble(DviceRemoveable[NumberDownstreamPort]).</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HcRhStatus_Register</name>
          <description>HcRhStatus_Register</description>
          <addressOffset>0x450</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80038003</resetMask>
          <fields>
            <field>
              <name>WRITE_A_CLEARS</name>
              <description>(write)ClearRemoteWakeupEnable Write a `1` clears DeviceRemoteWakeupEnable. Writing a `0` has no effect.</description>
              <bitRange>[31:31]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>OVERCURRENTINDICATORCHANG_THIS_BIT_IS_SET</name>
              <description>OverCurrentIndicatorChang This bit is set by hardware when a change has occurred to the OverCurrentIndicator field of this register. The HCD clears this bit by writing a `1`. Writing a `0` has no effect.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>R_LOCAL_POWER_STARTUS_CHANGE_W_SET_GLOBAL_POWER</name>
              <description>(read)LocalPowerStartusChange The Root Hub does not support the local power status features, thus, this bit is always read as `0`. (write)SetGlobalPower In global power mode ( PowerSwitchingMode =0), This bit is written to `1` to turn on power to all ports (clear PortPowerStatus ). In per-port power mode, it sets PortPowerStatus only on ports whose PortPowerControlMask bit is not set. Writing a `0` has no effect.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>R_DEVICE_REMOTE_WAKEUP_ENABLE_W_SET_REMOTE_WAKEUP_ENABLE</name>
              <description>(read)DeviceRemoteWakeupEnable This bit enables a ConnectStatusChange bit as a resume event, causing a USBSUSPEND to USBRESUME state transition and setting the ResumeDetected interrupt. 0 ConnectStatusChange is not a remote wakeup event. 1 ConnectStatusChange is a remote wakeup event. (write)SetRemoteWakeupEnable Writing a `1` sets DeviceRemoveWakeupEnable. Writing a `0` has no effect.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OVERCURRENTINDICATOR_THIS_BIT_REPORTS_OVERCURRENT</name>
              <description>OverCurrentIndicator This bit reports overcurrent conditions when the global reporting is implemented. When set, an overcurrent condition exists. When cleared, all power operations are normal. If per-port overcurrent protection is implemented this bit is always `0`</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>R_LOCAL_POWER_STATUS_W_CLEAR_GLOBAL_POWER</name>
              <description>(Read)LocalPowerStatus When read, this bit returns the LocalPowerStatus of the Root Hub. The Root Hub does not support the local power status feature; thus, this bit is always read as `0`. (Write)ClearGlobalPower When write, this bit is operated as the ClearGlobalPower. In global power mode ( PowerSwitchingMode =0), This bit is written to `1` to turn off power to all ports (clear PortPowerStatus ). In per-port power mode, it clears PortPowerStatus only on ports whose PortPowerControlMask bit is not set. Writing a `0` has no effect.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PERIODICLISTBASE</name>
          <description>PERIODICLISTBASE</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFF000</resetMask>
          <fields>
            <field>
              <name>BASE</name>
              <description>Base Address These bits correspond to memory address signals [31:12], respectively. This register contains the beginning address of the Periodic Frame List in the system memory. System software loads this register prior to starting the schedule execution by the Host Controller. The memory structure referenced by this physical memory pointer is assumed to be 4 KB aligned. The contents of this register are combined with the Frame Index Register (FRINDEX) to enable the Host Controller to step through the Periodic Frame List in sequence.</description>
              <bitRange>[31:12]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PHY_Control_Register</name>
          <description>PHY_Control_Register</description>
          <addressOffset>0x810</addressOffset>
          <resetValue>0x8</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>LOOPBACKENB</name>
              <description></description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IDPULLUP</name>
              <description></description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VBUSVLDEXT</name>
              <description>for phy vbus
0: invalid 
1: valid</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>invalid</name>
                  <description>invalid</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>valid</name>
                  <description>valid</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VBUSVLDEXTSEL</name>
              <description>The internal signal is fixed at 1, the register value is invalid.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SIDDQ</name>
              <description></description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>COMMONONN</name>
              <description></description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VATESTENB</name>
              <description></description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PORTSC</name>
          <description>PORTSC</description>
          <addressOffset>0x54</addressOffset>
          <resetValue>0x2000</resetValue>
          <resetMask>0x3F2DFF</resetMask>
          <fields>
            <field>
              <name>WKDSCNNT_E_WRITING</name>
              <description>WKDSCNNT_E Writing this bit to a one enables the port to be sensitive to device disconnects as wake-up events. This field is zero if Port Power is zero. The default value in this field is `0`.</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WKCNNT_E_WRITING</name>
              <description>WKCNNT_E Writing this bit to a one enable the port to be sensitive to device connects as wake-up events. This field is zero if Port Power is zero. The default value in this field is `0`.</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PORT_TEST</name>
              <description>Port Test Control The value in this field specifies the test mode of the port. The encoding of the test mode bits are as follows: Bits Test Mode 0000b The port is NOT operating in a test mode. 0001b Test J_STATE 0010b Test K_STATE 0011b Test SE0_NAK 0100b Test Packet 0101b Test FORCE_ENABLE 0110b- 1111b Reserved The default value in this field is `0000b`.</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PORT_OWNER</name>
              <description>Port Owner This bit unconditionally goes to a 0b when the Configured bit in the CONFIGFLAG register makes a 0b to 1b transition. This bit unconditionally goes to 1b whenever the Configured bit is zero. System software uses this field to release ownership of the port to selected host controller (in the event that the attached device is not a high-speed device).Software writes a one to this bit when the attached device is not a high-speed device. A one in this bit means that a companion host controller owns and controls the port. Default Value = 1b.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LINE_STATUS</name>
              <description>Line Status These bits reflect the current logical levels of the D+ (bit11) and D-(bit10) signal lines. These bits are used for detection of low-speed USB devices prior to port reset and enable sequence. This read only field is valid only when the port enable bit is zero and the current connect status bit is set to a one. The encoding of the bits are: Bit[11:10] USB State Interpretation 00b SE0 Not Low-speed device, perform EHCI reset. 10b J-state Not Low-speed device, perform EHCI reset. 01b K-state Low-speed device, release ownership of port. 11b Undefined Not Low-speed device, perform EHCI reset. This value of this field is undefined if Port Power is zero.</description>
              <bitRange>[11:10]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PORT_RESET</name>
              <description>Port Reset 1=Port is in Reset. 0=Port is not in Reset. Default value = 0. When software writes a one to this bit (from a zero), the bus reset sequence as defined in the USB Specification Revision 2.0 is started. Software writes a zero to this bit to terminate the bus reset sequence. Software must keep this bit at a one long enough to ensure the reset sequence, as specified in the USB Specification Revision 2.0, completes. Notes: when software writes this bit to a one , it must also write a zero to the Port Enable bit. Note that when software writes a zero to this bit there may be a delay before the bit status changes to a zero. The bit status will not read as a zero until after the reset has completed. If the port is in high-speed mode after reset is complete, the host controller will automatically enable this port (e.g. set the Port Enable bit to a one). A host controller must terminate the reset and stabilize the state of the port within 2 milliseconds of software transitioning this bit from a one to a zero. For example: if the port detects that the attached device is high-speed during reset, then the host controller must have the port in the enabled state with 2ms of software writing this bit to a zero. The HC Halted bit in the USBSTS register should be a zero before software attempts to use this bit. The host controller may hold Port Reset asserted to a one when the HC Halted bit is a one. This field is zero if Port Power is zero.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SUSPEND_PORT</name>
              <description>Suspend Port Enabled Bit and Suspend bit of this register define the port states as follows: Bits[Port Enables, Suspend] Port State   0x Disable   10 Enable   11 Suspend When in suspend state, downstream propagation of data is blocked on this port, except for port reset. The blocking occurs at the end of the current transaction, if a transaction was in progress when this bit was written to 1. In the suspend state, the port is sensitive to resume detection. Not that the bit status does not change until the port is suspend and that there may be a delay in suspending a port if there is a transaction currently in progress on the USB. A write of zero to this bit is ignored by the host controller. The host controller will unconditionally set this bit to a zero when: 1. Software sets the Force Port Resume bit to a zero(from a one). 2. Software sets the Port Reset bit to a one(from a zero). If host software sets this bit to a one when the port is not enabled(i.e. Port enabled bit is a zero), the results are undefined. This field is zero if Port Power is zero. The default value in this field is `0`.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FORCE_PORT</name>
              <description>Force Port Resume 1 = Resume detected/driven on port. 0 = No resume (K-state) detected/  driven on port. Default value = 0. This functionality defined for manipulating this bit depends on the value of the Suspend bit. For example, if the port is not suspend and software transitions this bit to a one, then the effects on the bus are undefined. Software sets this bit to a 1 drive resume signaling. The Host Controller sets this bit to a 1 if a J-to-K transition is detected while the port is in the Suspend state. When this bit transitions to a one because a J-to-K transition is detected, the Port Change Detect bit in the USBSTS register is also set to a one. If software sets this bit to a one, the host controller must not set the Port Change Detect bit. Note that when the EHCI controller owns the port, the resume sequence follows the defined sequence documented in the USB Specification Revision 2.0. The resume signaling (Full-speed `K`) is driven on the port as long as this remains a one. Software must appropriately time the Resume and set this bit to a zero when the appropriate amount of time has elapsed. Writing a zero (from one) causes the port to return high-speed mode (forcing the bus below the port into a high-speed idle). This bit will remain a one until the port has switched to high-speed idle. The host controller must complete this transition within 2 milliseconds of software setting this bit to a zero. This field is zero if Port Power is zero.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OVER_CURRENT_CHANGE</name>
              <description>Over-current Change Default = 0. This bit gets set to a one when there is a change to Over-current Active. Software clears this bit by writing a one to this bit position.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>clear</modifiedWriteValues>
            </field>
            <field>
              <name>OVER_CURRENT_ACTIVE</name>
              <description>Over-current Active 0 = This port does not have an over-current condition. 1 = This port currently has an over-current condition. This bit will automatically transition from a one to a zero when the over current condition is removed. The default value of this bit is `0`.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PORT_ENABLE/DISABLE</name>
              <description>Port Enable/Disable Change Default = 0. 1 = Port enabled/disabled status has changed. 0 = No change. For the root hub, this bit gets set to a one only when a port is disabled due to the appropriate conditions existing at the EOF2 point (See Chapter 11 of the USB Specification for the definition of a Port Error). Software clears this bit by writing a 1 to it. This field is zero if Port Power is zero.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>clear</modifiedWriteValues>
            </field>
            <field>
              <name>PORT_ENABLED/DISABLED</name>
              <description>Port Enabled/Disabled 1=Enable, 0=Disable. Ports can only be enabled by the host controller as a part of the reset and enable. Software cannot enable a port by writing a one to this field. The host controller will only set this bit to a one when the reset sequence determines that the attached device is a high-speed device. Ports can be disabled by either a fault condition(disconnect event or other fault condition) or by host software. Note that the bit status does not change until the port state actually changes. There may be a delay in disabling or enabling a port due to other host controller and bus events. When the port is disabled, downstream propagation of data is blocked on this port except for reset. The default value of this field is `0`. This field is zero if Port Power is zero.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONNECT_STATUS</name>
              <description>Connect Status Change 1=Change in Current Connect Status, 0=No change, Default=0. Indicates a change has occurred in the port`s Current Connect Status. The host controller sets this bit for all changes to the port device connect status, even if system software has not cleared an existing connect status change. For example, the insertion status changes twice before system software has cleared the changed condition, hub hardware will be `setting` an already-set bit. Software sets this bit to 0 by writing a 1 to it. This field is zero if Port Power is zero.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>clear</modifiedWriteValues>
            </field>
            <field>
              <name>CURRENT_CONNECT</name>
              <description>Current Connect Status Device is present on port when the value of this field is a one, and no device is present on port when the value of this field is a zero. This value reflects the current state of the port, and may not correspond directly to the event that caused the Connect Status Change(Bit 1) to be set. This field is zero if Port Power zero.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMERINTERRUPT</name>
          <description>TIMERINTERRUPT</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x307</resetMask>
          <fields>
            <field>
              <name>TIMER_VALUE_CONFIGURED</name>
              <description>Timer value configured 
00: 8ms 
01: 16ms 
10: 32ms 
11: 64ms</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_8ms</name>
                  <description>8ms</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16ms</name>
                  <description>16ms</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32ms</name>
                  <description>32ms</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_64ms</name>
                  <description>64ms</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STANDBY_IRQ_ENABLE</name>
              <description>Standby irq enable, when usb in standby operation, open this bit, and close it after quitting standby mode, high active</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STANDBY_IRQ_STATUS</name>
              <description>Standby irq status bit, write `1` to clear or timer auto clear when open timer enable bit, configured timer value see bit9:8.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>clear</modifiedWriteValues>
            </field>
            <field>
              <name>TIMER_ENABLE</name>
              <description>Timer enable, high active</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>USBCMD</name>
          <description>USBCMD</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x80000</resetValue>
          <resetMask>0xFF0BFF</resetMask>
          <fields>
            <field>
              <name>INTERRUPT_THRESHOLD_CONTROL_THE_VALUE</name>
              <description>Interrupt Threshold Control The value in this field is used by system software to select the maximum rate at which the host controller will issue interrupts. The only valid values are defined below: Value Minimum Interrupt Interval 0x00 Reserved 0x01 1 micro-frame 0x02 2 micro-frame 0x04 4 micro-frame 0x08 8 micro-frame(default, equates to 1 ms) 0x10 16 micro-frame(2ms) 0x20 32 micro-frame(4ms) 0x40 64 micro-frame(8ms) Any other value in this register yields undefined results. The default value in this field is 0x08 . Software modifications to this bit while HC Halted bit is equal to zero results in undefined behavior.</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ASYNCHRONOUS_SCHEDULE_PARK_MODE_ENABLE</name>
              <description>Asynchronous Schedule Park Mode Enable If the Asynchronous Park Capability bit in the HCCPARAMS register is a one, then this bit defaults to a 1 and is R/W. Otherwise the bit must be a zero and is Read Only. Software uses this bit to enable or disable Park mode. When this bit is one, Park mode is enabled. When this bit is zero, Park mode is disabled.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ASYNCHRONOUS_SCHEDULE_PARK_MODE_COUNT</name>
              <description>Asynchronous Schedule Park Mode Count Asynchronous Park Capability bit in the HCCPARAMS register is a one, Then this field defaults to 0x3 and is W/R. Otherwise it defaults to zero and is R. It contains a count of the number of successive transactions the host controller is allowed to execute from a high-speed queue head on the Asynchronous schedule before continuing traversal of the Asynchronous schedule. Valid value are 0x1 to 0x3.Software must not write a zero to this bit when Park Mode Enable is a one as it will result in undefined behavior.</description>
              <bitRange>[9:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>LIGHT_HOST_CONTROLLER_RESET_THIS</name>
              <description>Light Host Controller Reset This control bit is not required. If implemented, it allows the driver to reset the EHCI controller without affecting the state of the ports or relationship to the companion host controllers. For example, the PORSTC registers should not be reset to their default values and the CF bit setting should not go to zero (retaining port ownership relationships). A host software read of this bit as zero indicates the Light Host Controller Reset has completed and it si safe for software to re-initialize the host controller. A host software read of this bit as a one indicates the Light Host</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>INTERRUPT_ON_ASYNC_ADVANCE_DOORBELL</name>
              <description>Interrupt on Async Advance Doorbell This bit is used as a doorbell by software to tell the host controller to issue an interrupt the next time it advances asynchronous schedule. Soft- Ware must write a 1 to this bit to ring the doorbell. When the host controller has evicted all appropriate cached schedule state, it sets the Interrupt on Async Advance status bit in the USBSTS. if the Interrupt on Async Advance Enable bit in the USBINTR register is a one then the host controller will assert an interrupt at the next interrupt threshold. The host controller sets this bit to a zero after it has set the Interrupt on Async Advance status bit in the USBSTS register to a one. Software should not write a one to this bit when the asynchronous schedule is disabled. Doing so will yield undefined results.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ASYNCHRONOUS_SCHEDULE_ENABLE_THIS_BIT</name>
              <description>Asynchronous Schedule Enable This bit controls whether the host controller skips processing the Asynchronous Schedule. Values mean: Bit Value Meaning 0 Do not process the Asynchronous Schedule. 1 Use the ASYNLISTADDR register to access the Asynchronous Schedule. The default value of this field is `0b`.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PERIODIC_SCHEDULE_ENABLE_THIS_BIT</name>
              <description>Periodic Schedule Enable This bit controls whether the host controller skips processing the Periodic Schedule. Values mean: Bit Value Meaning 0 Do not process the Periodic Schedule. 1 Use the PERIODICLISTBASE register to access the Periodic Schedule. The default value of this field is `0b`.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAME_LIST_SIZE_THIS_FIELD</name>
              <description>Frame List Size This field is R/W only if Programmable Frame List Flag in the HCCPARAMS registers is set to a one. This field specifies the size of the Frame list. The size the frame list controls which bits in the Frame Index Register should be used for the Frame List Current index. Values mean: Bits Meaning 00b 1024 elements(4096 bytes)Default value 01b 512 elements(2048 byts) 10b 256 elements(1024 bytes)For resource-constrained condition 11b reserved The default value is `00b`.</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HOST_CONTROLLER_RESET_THIS_CONTROL</name>
              <description>Host Controller Reset This control bit is used by software to reset the host controller. The effects of this on Root Hub registers are similar to a Chip Hardware Reset. When software writes a one to this bit, the Host Controller resets its internal pipelines, timers, counters, state machines, etc. to their initial value. Any transaction currently in progress on USB is immediately terminated. A USB reset is not driven on downstream ports. All operational registers, including port registers and port state machines are set to their initial values. Port ownership reverts to the companion host controller(s). Software must reinitialize the host controller as described in Section 4.1 of the CHEI Specification in order to return the host controller to an operational state. This bit is set to zero by the Host Controller when the reset process is complete. Software cannot terminate the reset process early by writing a zero to this register. Software should not set this bit to a one when the HC Halted bit in the USBSTS register is a zero. Attempting to reset an actively running host controller will result in undefined behavior.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RUN/STOP_WHEN_SET</name>
              <description>Run/Stop When set to a 1, the Host Controller proceeds with execution of the schedule. When set to 0, the Host Controller completes the current and any actively pipelined transactions on the USB and then halts. The Host Controller must halt within 16 micro-frames after software clears this bit. The HC Halted bit indicates when the Host Controller has finished its pending pipelined transactions and has entered the stopped state. Software must not write a one to this field unless the Host Controller is in the Halt State. The default value is 0x0.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>USBINTR</name>
          <description>USBINTR</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3F</resetMask>
          <fields>
            <field>
              <name>INTERRUPT_ON_ASYNC_ADVANCE_ENABLE</name>
              <description>Interrupt on Async Advance Enable When this bit is 1, and the Interrupt on Async Advance bit in the USBSTS register is 1, the host controller will issue an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing the Interrupt on Async Advance bit.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HOST_SYSTEM_ERROR_ENABLE</name>
              <description>Host System Error Enable When this bit is 1, and the Host System Error Status bit in the USBSTS register is 1, the host controller will issue an interrupt. The interrupt is acknowledged by software clearing the Host System Error bit.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRAME_LIST_ROLLOVER_ENABLE</name>
              <description>Frame List Rollover Enable When this bit is 1, and the Frame List Rollover bit in the USBSTS register is 1, the host controller will issue an interrupt. The interrupt is acknowledged by software clearing the Frame List Rollover bit.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PORT_CHANGE_INTERRUPT_ENABLE</name>
              <description>Port Change Interrupt Enable When this bit is 1, and the Port Chang Detect bit in the USBSTS register is 1, the host controller will issue an interrupt. The interrupt is acknowledged by software clearing the Port Chang Detect bit.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>USB_ERROR_INTERRUPT_ENABLE</name>
              <description>USB Error Interrupt Enable When this bit is 1, and the USBERRINT bit in the USBSTS register is 1,the host controller will issue an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing the USBERRINT bit.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>USB_INTERRUPT_ENABLE_WHEN_THIS</name>
              <description>USB Interrupt Enable When this bit is 1, and the USBINT bit in the USBSTS register is 1,the host controller will issue an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing the USBINT bit</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>USBSTS</name>
          <description>USBSTS</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x1000</resetValue>
          <resetMask>0xF03F</resetMask>
          <fields>
            <field>
              <name>ASYNCHRONOUS_SCHEDULE_STATUS_THE_BIT</name>
              <description>Asynchronous Schedule Status The bit reports the current real status of Asynchronous Schedule. If this bit is a zero then the status of the Asynchronous Schedule is disabled. If this bit is a one then the status of the Asynchronous Schedule is enabled. The Host Controller is not required to immediately disable or enable the Asynchronous Schedule when software transitions the Asynchronous Schedule Enable bit in the USBCMD register. When this bit and the Asynchronous Schedule Enable bit are the same value, the Asynchronous Schedule is either enabled (1) or disabled (0).</description>
              <bitRange>[15:15]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PERIODIC_SCHEDULE_STATUS_THE_BIT</name>
              <description>Periodic Schedule Status The bit reports the current real status of the Periodic Schedule. If this bit is a zero then the status of the Periodic Schedule is disabled. If this bit is a one then the status of the Periodic Schedule is enabled. The Host Controller is not required to disable or enable the Periodic Schedule when software transitions the bit in the USBCMD register. When this bit and the bit are the same value, the Periodic Schedule is either enabled (1) or disabled (0).</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RECLAMATION_THIS_IS_A_READ_ONLY</name>
              <description>Reclamation This is a read-only status bit, which is used to detect an empty asynchronous schedule.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>HC_HALTED_THIS_BIT</name>
              <description>HC Halted This bit is a zero whenever the Run/Stop bit is a one. The Host Controller Sets this bit to one after it has stopped executing as a result of the Run/Stop bit being set to 0, either by software or by the Host Controller Hardware (e.g. internal error). The default value is `1`.</description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INTERRUPT_ON_ASYNC_ADVANCE_SYSTEM</name>
              <description>Interrupt on Async Advance System software can force the host controller to issue an interrupt the next time the host controller advances the asynchronous schedule by writing a one to the Interrupt on Async Advance Doorbell bit in the USBCMD register. This status bit indicates the assertion of that interrupt source.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>clear</modifiedWriteValues>
            </field>
            <field>
              <name>HOST_SYSTEM_ERROR_THE_HOST</name>
              <description>Host System Error The Host Controller set this bit to 1 when a serious error occurs during a host system access involving the Host Controller module. When this error occurs, the Host Controller clears the Run/Stop bit in the Command register to prevent further execution of the scheduled TDs.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>clear</modifiedWriteValues>
            </field>
            <field>
              <name>FRAME_LIST_ROLLOVER_THE_HOST</name>
              <description>Frame List Rollover The Host Controller sets this bit to a one when the Frame List Index rolls over from its maximum value to zero. The exact value at which the rollover occurs depends on the frame list size. For example, if the frame list size is 1024, the Frame Index Register rolls over every time FRINDEX [13] toggles. Similarly, if the size is 512, the Host Controller sets this bit to a one every time FRINDEX [12] toggles.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>clear</modifiedWriteValues>
            </field>
            <field>
              <name>PORT_CHANGE_DETECT_THE_HOST</name>
              <description>Port Change Detect The Host Controller sets this bit to a one when any port for which the Port Owner bit is set to zero has a change bit transition from a zero to a one or a Force Port Resume bit transition from a zero to a one as a result of a J-K transition detected on a suspended port. This bit will also be set as a result of the Connect Status Chang being set to a one after system software has relinquished ownership of a connected port by writing a one to a port`s Port Owner bit.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>clear</modifiedWriteValues>
            </field>
            <field>
              <name>USB_ERROR_INTERRUPT_THE_HOST</name>
              <description>USB Error Interrupt The Host Controller sets this bit to 1 when completion of USB transaction results in an error condition(e.g. error counter underflow).If the TD on which the error interrupt occurred also had its IOC bit set, both. This bit and USBINT bit are set.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>clear</modifiedWriteValues>
            </field>
            <field>
              <name>USB_INTERRUPT_THE_HOST_CONTROLLER</name>
              <description>USB Interrupt The Host Controller sets this bit to a one on the completion of a USB transaction, which results in the retirement of a Transfer Descriptor that had its IOC bit set. The Host Controller also sets this bit to 1 when a short packet is detected (actual number of bytes received was less than the expected number of bytes)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>clear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>USB_CTRL</name>
          <description>USB_CTRL</description>
          <addressOffset>0x800</addressOffset>
          <resetValue>0x10000000</resetValue>
          <resetMask>0x13141F05</resetMask>
          <fields>
            <field>
              <name>DMA_TRANSFER_STATUS_EN</name>
              <description>Transfer Status Enable 
0: Disable 
1: Enable</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OHCI_COUNT_SEL</name>
              <description>count select 
1: Simulation mode, the counters will be much shorter then real time 
0: Normal mode, the counters will count full time</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Simulation</name>
                  <description>Simulation mode, the counters will be much shorter then real time</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal mode, the counters will count full time</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SIMULATION_MODE</name>
              <description>Simulation mode 
1: Set PHY in a non-driving mode so the EHCI can detect device connection, this is used only for simulation 
0: No effect</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Set</name>
                  <description>Set PHY in a non-driving mode so the EHCI can detect device connection, this is used only for simulation</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EHCI_HS_FORCE</name>
              <description>HS force Set 1 to this field force the ehci enter the high speed mode during bus reset. This field only valid when the bit 1 is set.</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RESUME_K_STRATEGY</name>
              <description>1: within 2us of the resume-K to SE0 transition 
0: random time value of the resume-K to SE0 transition</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>within</name>
                  <description>within 2us of the resume-K to SE0 transition</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>random</name>
                  <description>random time value of the resume-K to SE0 transition</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PP2VBUS</name>
              <description>1: ULPI wrapper interface will automatically set or clear DrvVbus register in ULPI PHY according to the port power status form the root hub 
0: ULPI wrapper will ignore the difference between power status of root hub and ULPI PHY</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ULPI_wrapper_interface</name>
                  <description>ULPI wrapper interface will automatically set or clear DrvVbus register in ULPI PHY according to the port power status form the root hub</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ULPI_wrapper_will_ignore</name>
                  <description>ULPI wrapper will ignore the difference between power status of root hub and ULPI PHY</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AHB_INCR16_EN</name>
              <description>Master interface INCR16 enable 
1: Use INCR16 when appropriate 
0: do not use INCR16,use other enabled INCRX or unspecified length burst INCR</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Use_INCR16</name>
                  <description>Use INCR16 when appropriate</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>do_not_use_INCR16_comma_use</name>
                  <description>do not use INCR16,use other enabled INCRX or unspecified length burst INCR</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AHB_INCR8_EN</name>
              <description>Master interface INCR8 enable 
1: Use INCR8 when appropriate 
0: do not use INCR8,use other enabled INCRX or unspecified length burst INCR</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Use_INCR8</name>
                  <description>Use INCR8 when appropriate</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>do_not_use_INCR8_comma_use</name>
                  <description>do not use INCR8,use other enabled INCRX or unspecified length burst INCR</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AHB_INCR4_EN</name>
              <description>Master interface burst type INCR4 enable 
1: Use INCR4 when appropriate 
0: do not use INCR4,use other enabled INCRX or unspecified length burst INCR</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Use_INCR4</name>
                  <description>Use INCR4 when appropriate</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>do_not_use_INCR4_comma_use</name>
                  <description>do not use INCR4,use other enabled INCRX or unspecified length burst INCR</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AHB_INCRX_ALIGN_EN</name>
              <description>Master interface INCRX align enable 
1: start INCRx burst only on burst x-align address 
0: Start burst on any double word boundary Note: This bit must enable if any bit of 11:9 is enabled</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>start_INCRx</name>
                  <description>start INCRx burst only on burst x-align address</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Start_burst</name>
                  <description>Start burst on any double word boundary Note: This bit must enable if any bit of 11:9 is enabled</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RC16M_CLK_EN</name>
              <description>CLK enable 
0: disable 1:enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>disable 1:enable</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ULPI_BYPASS_EN</name>
              <description>bypass enable 
1: Enable UTMI interface, disable ULPI interface 
0: Enable ULPI interface, disable UTMI interface</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable_UTMI</name>
                  <description>Enable UTMI interface, disable ULPI interface</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable_ULPI</name>
                  <description>Enable ULPI interface, disable UTMI interface</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>USB_SPDCR</name>
          <description>USB_SPDCR</description>
          <addressOffset>0x828</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10013</resetMask>
          <fields>
            <field>
              <name>SE0</name>
              <description>Status This bit is set when no-se0 is detected before SOF when bit[1:0] is 10b or 11b.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RESUME_SEL</name>
              <description>resume_sel When set k-se0 transition 2us, setting this bit to 1, which is cooperated with ss_utmi_backward_enb_i.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PORT</name>
              <description>Port Disable Control 
00: Port Disable when no-se0 detect before SOF 
01: Port Disable when no-se0 detect before SOF 
10: No Port Disable when no-se0 detect before SOF 11:Port Disable when no-se0 3 time detect before SOF during 8 frames</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="USB1">
      <name>USB2</name>
      <description>USB2</description>
      <groupName>generic</groupName>
      <baseAddress>0x5310000</baseAddress>
      <access>read-write</access>
    </peripheral>
    <peripheral derivedFrom="USB1">
      <name>USB3</name>
      <description>USB3</description>
      <groupName>generic</groupName>
      <baseAddress>0x5311000</baseAddress>
      <access>read-write</access>
    </peripheral>
    <peripheral>
      <name>Timer</name>
      <description>Timer</description>
      <groupName>generic</groupName>
      <baseAddress>0x3009000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>AVS_CNT0_REG</name>
          <description>AVS Counter 0 Register</description>
          <addressOffset>0xC4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>AVS_CNT0</name>
              <description>Counter 0 for Audio/Video Sync Application The high 32 bits of the internal 33-bit counter register. The initial value of the internal 33-bit counter register can be set by software. The LSB bit of the 33-bit counter register should be zero when the initial value is updated. It will count from the initial value. The initial value can be updated at any time. It can also be paused by setting AVS_CNT0_PS to `1`. When it is paused, the counter will not increase.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>AVS_CNT1_REG</name>
          <description>AVS Counter 1 Register</description>
          <addressOffset>0xC8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>AVS_CNT1</name>
              <description>Counter 1 for Audio/Video Sync Application The high 32 bits of the internal 33-bit counter register. The initial value of the internal 33-bit counter register can be set by software. The LSB bit of the 33-bit counter register should be zero when the initial value is updated. It will count from the initial value. The initial value can be updated at any time. It can also be paused by setting AVS_CNT1_PS to `1`. When it is paused, the counter will not increase.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>AVS_CNT_CTL_REG</name>
          <description>AVS Control Register</description>
          <addressOffset>0xC0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x303</resetMask>
          <fields>
            <field>
              <name>AVS_CNT1_PS</name>
              <description>Audio/Video Sync Counter 1 Pause Control 
0: Not pause 
1: Pause Counter 1</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_pause</name>
                  <description>Not pause</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pause</name>
                  <description>Pause Counter 1</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AVS_CNT0_PS</name>
              <description>Audio/Video Sync Counter 0 Pause Control 
0: Not pause 
1: Pause Counter 0</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_pause</name>
                  <description>Not pause</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pause</name>
                  <description>Pause Counter 0</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AVS_CNT1_EN</name>
              <description>Audio/Video Sync Counter 1 Enable/Disable The counter source is OSC24M. 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AVS_CNT0_EN</name>
              <description>Audio/Video Sync Counter 0 Enable/Disable The counter source is OSC24M. 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>AVS_CNT_DIV_REG</name>
          <description>AVS Divisor Register</description>
          <addressOffset>0xCC</addressOffset>
          <resetValue>0x5DB05DB</resetValue>
          <resetMask>0xFFF0FFF</resetMask>
          <fields>
            <field>
              <name>AVS_CNT1_D</name>
              <description>Divisor N for AVS Counter 1 AVS CN1 CLK=24 MHz/Divisor_N1. Divisor N1 = Bit [27:16] + 1. The number N is from 1 to 0x7ff. The zero value is reserved. The internal 33-bit counter engine will maintain another 12-bit counter. The 12-bit counter is used for counting the cycle number of one 24 MHz clock. When the 12-bit counter reaches (&gt;= N) the divisor value, the internal 33-bit counter register will increase 1 and the 12-bit counter will reset to zero and restart again. It can be configured by software at any time.</description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AVS_CNT0_D</name>
              <description>Divisor N for AVS Counter 0 AVS CN0 CLK=24 MHz/Divisor_N0. Divisor N0 = Bit [11:0] + 1 The number N is from 1 to 0x7ff. The zero value is reserved. The internal 33-bit counter engine will maintain another 12-bit counter. The 12-bit counter is used for counting the cycle number of one 24 MHz clock. When the 12-bit counter reaches (&gt;= N) the divisor value, the internal 33-bit counter register will increase 1 and the 12-bit counter will reset to zero and restart again. It can be configured by software at any time.</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TMR0_CTRL_REG</name>
          <description>Timer 0 Control Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x4</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>TMR0_MODE</name>
              <description>Timer 0 mode 
0: Continuous mode. When interval value reached, the timer will not disable automatically. 
1: Single mode. When interval value reached, the timer will disable automatically.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Continuous</name>
                  <description>Continuous mode. When interval value reached, the timer will not disable automatically.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Single</name>
                  <description>Single mode. When interval value reached, the timer will disable automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TMR0_CLK_PRES</name>
              <description>Select the pre-scale of timer 0 clock source. 
000: /1 
001: /2 
010: /4 
011: /8 
100: /16 
101: /32 
110: /64 
111: /128</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_slash_1</name>
                  <description>/1</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_2</name>
                  <description>/2</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_4</name>
                  <description>/4</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_8</name>
                  <description>/8</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_16</name>
                  <description>/16</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_32</name>
                  <description>/32</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_64</name>
                  <description>/64</description>
                  <value>0b110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_128</name>
                  <description>/128</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TMR0_CLK_SRC</name>
              <description>00:LOSC 
01: OSC24M 
10: / 
11: /</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OSC24M</name>
                  <description>OSC24M</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TMR0_RELOAD</name>
              <description>Timer 0 Reload 
0: No effect 
1: Reload timer 0 Interval value After the bit is set, it can not be written again before it is cleared automatically.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reload</name>
                  <description>Reload timer 0 Interval value After the bit is set, it can not be written again before it is cleared automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TMR0_EN</name>
              <description>Timer 0 Enable 
0: Stop/Pause 
1: Start If the timer starts, it will reload the interval value to internal register, and the current counter will count from interval value to 0. If the current counter does not reach the zero, the timer enable bit is set to `0`, the current value counter will pause. At least wait for 2 cycles, the start bit can be set to 1. In timer pause state, the interval value register can be modified. If the timer starts again, and the software hopes the current value register to down-count from the new interval value, the reload bit and the enable bit should be set to 1 at the same time.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Stop_slash_Pause</name>
                  <description>Stop/Pause</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Start</name>
                  <description>Start If the timer starts, it will reload the interval value to internal register, and the current counter will count from interval value to 0. If the current counter does not reach the zero, the timer enable bit is set to `0`, the current value counter will pause. At least wait for 2 cycles, the start bit can be set to 1. In timer pause state, the interval value register can be modified. If the timer starts again, and the software hopes the current value register to down-count from the new interval value, the reload bit and the enable bit should be set to 1 at the same time.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TMR0_CUR_VALUE_REG</name>
          <description>Timer 0 Current Value Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TMR0_CUR_VALUE</name>
              <description>Timer 0 Current Value Timer 0 current value is a 32-bit down-counter (from interval value to 0).</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TMR0_INTV_VALUE_REG</name>
          <description>Timer 0 Interval Value Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TMR0_INTV_VALUE</name>
              <description>Timer 0 Interval Value</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TMR1_CTRL_REG</name>
          <description>Timer 1 Control Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x4</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>TMR1_MODE</name>
              <description>Timer 1 mode 
0: Continuous mode. When interval value reached, the timer will not disable automatically. 
1: Single mode. When interval value reached, the timer will disable automatically.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Continuous</name>
                  <description>Continuous mode. When interval value reached, the timer will not disable automatically.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Single</name>
                  <description>Single mode. When interval value reached, the timer will disable automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TMR1_CLK_PRES</name>
              <description>Select the pre-scale of timer 1 clock source 
000: /1 
001: /2 
010: /4 
011: /8 
100: /16 
101: /32 
110: /64 
111: /128</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_slash_1</name>
                  <description>/1</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_2</name>
                  <description>/2</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_4</name>
                  <description>/4</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_8</name>
                  <description>/8</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_16</name>
                  <description>/16</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_32</name>
                  <description>/32</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_64</name>
                  <description>/64</description>
                  <value>0b110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_128</name>
                  <description>/128</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TMR1_CLK_SRC</name>
              <description>00: LOSC 
01: OSC24M 
10: / 
11: /</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOSC</name>
                  <description>LOSC</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OSC24M</name>
                  <description>OSC24M</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TMR1_RELOAD</name>
              <description>Timer 1 Reload 
0: No effect 
1: Reload timer 1 Interval value After the bit is set, it can not be written again before it is cleared automatically.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reload</name>
                  <description>Reload timer 1 Interval value After the bit is set, it can not be written again before it is cleared automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TMR1_EN</name>
              <description>Timer 1 Enable 
0: Stop/Pause 
1: Start If the timer starts, it will reload the interval value to internal register, and the current counter will count from interval value to 0. If the current counter does not reach the zero, the timer enable bit is set to `0`, the current value counter will pause. At least wait for 2 cycles, the start bit can be set to 1. In timer pause state, the interval value register can be modified. If the timer starts again, and the software hopes the current value register to down-count from the new interval value, the reload bit and the enable bit should be set to 1 at the same time.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Stop_slash_Pause</name>
                  <description>Stop/Pause</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Start</name>
                  <description>Start If the timer starts, it will reload the interval value to internal register, and the current counter will count from interval value to 0. If the current counter does not reach the zero, the timer enable bit is set to `0`, the current value counter will pause. At least wait for 2 cycles, the start bit can be set to 1. In timer pause state, the interval value register can be modified. If the timer starts again, and the software hopes the current value register to down-count from the new interval value, the reload bit and the enable bit should be set to 1 at the same time.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TMR1_CUR_VALUE_REG</name>
          <description>Timer 1 Current Value Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TMR1_CUR_VALUE</name>
              <description>Timer 1 Current Value Timer 1 current value is a 32-bit down-counter (from interval value to 0).</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TMR1_INTV_VALUE_REG</name>
          <description>Timer 1 Interval Value Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TMR1_INTV_VALUE</name>
              <description>Timer 1 Interval Value</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TMR_IRQ_EN_REG</name>
          <description>Timer IRQ Enable Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>TMR1_IRQ_EN</name>
              <description>Timer 1 Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TMR0_IRQ_EN</name>
              <description>Timer 0 Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TMR_IRQ_STA_REG</name>
          <description>Timer Status Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>TMR1_IRQ_PEND</name>
              <description>Timer 1 IRQ Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending, timer 1 interval value is reached</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending, timer 1 interval value is reached</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TMR0_IRQ_PEND</name>
              <description>Timer 0 IRQ Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending, timer 0 interval value is reached</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending, timer 0 interval value is reached</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>WDOG_CFG_REG</name>
          <description>Watchdog Configuration Register</description>
          <addressOffset>0xB4</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>WDOG_CONFIG</name>
              <description>00: / 
01: To whole system 
10: Only interrupt 
11: /</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>To_whole</name>
                  <description>To whole system</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Only_interrupt</name>
                  <description>Only interrupt</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>WDOG_CTRL_REG</name>
          <description>Watchdog Control Register</description>
          <addressOffset>0xB0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FFF</resetMask>
          <fields>
            <field>
              <name>WDOG_KEY_FIELD</name>
              <description>Watchdog Key Field It should be written to 0xA57. Writing any other value in this field aborts the write operation.</description>
              <bitRange>[12:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WDOG_RESTART</name>
              <description>Watchdog Restart 
0: No effect 
1: Restart the Watchdog</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToSet</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Restart</name>
                  <description>Restart the Watchdog</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>WDOG_IRQ_EN_REG</name>
          <description>Watchdog IRQ Enable Register</description>
          <addressOffset>0xA0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>WDOG_IRQ_EN</name>
              <description>Watchdog Interrupt Enable 
0: No effect 
1: Watchdog interrupt enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToSet</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Watchdog</name>
                  <description>Watchdog interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>WDOG_IRQ_STA_REG</name>
          <description>Watchdog Status Register</description>
          <addressOffset>0xA4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>WDOG_IRQ</name>
              <description>_PEND Watchdog IRQ Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending. Watchdog interval value is reached.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending. Watchdog interval value is reached.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>WDOG_MODE_REG</name>
          <description>Watchdog Mode Register</description>
          <addressOffset>0xB8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF1</resetMask>
          <fields>
            <field>
              <name>WDOG_INTV_VALUE</name>
              <description>Watchdog Interval Value Watchdog clock source is OSC24M/750. If the clock source is turned off, Watchdog will not work. 
0000: 16000 cycles (0.5s) 
0001: 32000 cycles (1s) 
0010: 64000 cycles (2s) 
0011: 96000 cycles (3s) 
0100: 128000 cycles (4s) 
0101: 160000 cycles (5s) 
0110: 192000 cycles (6s) 
0111: 256000 cycles (8s) 
1000: 320000 cycles (10s) 
1001: 384000 cycles (12s) 
1010: 448000 cycles (14s) 
1011: 512000 cycles (16s) Others: Reserved</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_16000_cycles</name>
                  <description>16000 cycles (0.5s)</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32000_cycles</name>
                  <description>32000 cycles (1s)</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_64000_cycles</name>
                  <description>64000 cycles (2s)</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_96000_cycles</name>
                  <description>96000 cycles (3s)</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_128000_cycles</name>
                  <description>128000 cycles (4s)</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_160000_cycles</name>
                  <description>160000 cycles (5s)</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_192000_cycles</name>
                  <description>192000 cycles (6s)</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_256000_cycles</name>
                  <description>256000 cycles (8s)</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_320000_cycles</name>
                  <description>320000 cycles (10s)</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_384000_cycles</name>
                  <description>384000 cycles (12s)</description>
                  <value>0b1001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_448000_cycles</name>
                  <description>448000 cycles (14s)</description>
                  <value>0b1010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_512000_cycles</name>
                  <description>512000 cycles (16s) Others: Reserved</description>
                  <value>0b1011</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WDOG_EN</name>
              <description>Watchdog Enable 
0: No effect 
1: Enable the Watchdog</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToSet</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable the Watchdog</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>UART0</name>
      <description>UART0</description>
      <groupName>generic</groupName>
      <baseAddress>0x5000000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>BUS_IDLE_CHK</name>
          <description>UART RS485 Bus Idle Check Register</description>
          <addressOffset>0xC8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>BUS_IDLE_CHK_EN</name>
              <description>0: Disable bus idle check function 
1: Enable bus idle check function</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable bus idle check function</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable bus idle check function</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUS_STATUS</name>
              <description>The Flag of Bus Status 0:Idle 1:Busy</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ADJ_TIME</name>
              <description>Bus Idle Time The unit is 8*16*Tclk.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RS485_ADDR_MATCH</name>
          <description>UART RS485 Address Match Register</description>
          <addressOffset>0xC4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>ADDR_MATCH</name>
              <description>The matching address uses in AAD mode. Note: It is only available for AAD.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TX_DLY</name>
          <description>UART TX Delay Register</description>
          <addressOffset>0xCC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLY</name>
              <description>The delay time between the last stop bit and the next start bit. The unit is 16*Tclk. It is used to control the space between two bytes in TX.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_485_CTL</name>
          <description>UART RS485 Control and Status Register</description>
          <addressOffset>0xC0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x6F</resetMask>
          <fields>
            <field>
              <name>AAD_ADDR_F</name>
              <description>In AAD mode, when UART receives an address byte and the byte is the same as RS485_ADDR_MATCH, this bit will be set to 1. If RS485 interrupt is enabled, the RS485 interrupt will arrive. Write 1 to clear this bit and reset the RS485 interrupt.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RS485_ADDR_DET_F</name>
              <description>This is a flag of the detected address bytes. When UART receives an address byte, this bit will be set to 1. If the RS485 Interrupt is enabled, the RS485 interrupt will arrive. 1:An address byte is detected 0:No address byte is detected Write 1 to clear this bit and reset the RS485 interrupt.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RX_BF_ADDR</name>
              <description>In NMM mode, If setting this bit to 1, UART will receive all the bytes into FIFO before receiving an address byte. If setting to 0, it will not. 1:Receive 0:Not Receive</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RX_AF_ADDR</name>
              <description>In NMM mode, if setting this bit to 1, UART will receive all the bytes into FIFO after receiving an address byte. If setting to 0, it will not. 1:Receive 0:Not Receive</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RS485_SLAVE_MODE_SEL</name>
              <description>RS485 Slave Mode 
00: Normal Multidrop Operation(NMM) 
01: Auto Address Detection Operation(AAD) 
10: Reserved 
11: Reserved</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal Multidrop Operation(NMM)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Auto</name>
                  <description>Auto Address Detection Operation(AAD)</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DBG_DLH</name>
          <description>UART Debug DLH Register</description>
          <addressOffset>0xB4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DEBUG</name>
              <description>DLH</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DBG_DLL</name>
          <description>UART Debug DLL Register</description>
          <addressOffset>0xB0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DEBUG</name>
              <description>DLL</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DLH</name>
          <description>UART Divisor Latch High Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLH</name>
              <description>Divisor Latch High Upper 8 bits of a 16 bits, read/write, Divisor Latch Register contains the baud rate divisor for the UART. This register may only be accessed when the DLAB bit (LCR[7]) is set and the UART is not busy (USR[0] is zero). The output baud rate is equal to the serial clock (sclk) frequency divided by sixteen times the value of the baud rate divisor, as follows: baud rate = (serial clock freq) / (16 * divisor). Note that when the Divisor Latch Registers (DLL and DLH) is set to zero, the baud clock is disabled and no serial communications occur. Also, once the DLH is set, at least 8 clock cycles of the slowest UART clock should be allowed to pass before transmitting or receiving data.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DLL</name>
          <description>UART Divisor Latch Low Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLL</name>
              <description>Divisor Latch Low Lower 8 bits of a 16 bits, read/write, Divisor Latch Register contains the baud rate divisor for the UART. This register may only be accessed when the DLAB bit (LCR[7]) is set and the UART is not busy (USR[0] is zero). The output baud rate is equal to the serial clock (sclk) frequency divided by sixteen times the value of the baud rate divisor, as follows: baud rate = (serial clock freq) / (16 * divisor). Note that when the Divisor Latch Registers (DLL and DLH) are set to zero, the baud clock is disabled and no serial communications occur. Also, once the DLL is set, at least 8 clock cycles of the slowest UART clock should be allowed to pass before transmitting or receiving data.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_FCR</name>
          <description>UART FIFO Control Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RT</name>
              <description>RCVR Trigger This is used to select the trigger level in the receiver FIFO when the Received Data Available Interrupt is generated. In auto flow control mode it is used to determine when the rts_n signal is de-asserted. It also determines when the dma_rx_req_n signal is asserted in certain modes of operation. 
00: 1 character in the FIFO 
01: FIFO 25% full 
10: FIFO 50% full 
11: FIFO-2 less than full</description>
              <bitRange>[7:6]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_character</name>
                  <description>1 character in the FIFO</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_25_percent__full</name>
                  <description>FIFO 25% full</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_50_percent__full</name>
                  <description>FIFO 50% full</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_minus_2_less</name>
                  <description>FIFO-2 less than full</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFT</name>
              <description>TX Empty Trigger This is used to select the empty threshold level when the THRE Interrupts are generated and the mode is active. It also determines when the dma_tx_req_n signal is asserted in certain modes of operation. 
00: FIFO empty 
01: 2 characters in the FIFO 
10: FIFO 25% full 
11: FIFO 50% full</description>
              <bitRange>[5:4]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_empty</name>
                  <description>FIFO empty</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2_characters</name>
                  <description>2 characters in the FIFO</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_25_percent__full</name>
                  <description>FIFO 25% full</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_50_percent__full</name>
                  <description>FIFO 50% full</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMAM</name>
              <description>DMA Mode 
0: Mode 0 In this mode, if PTE is high and TX FIFO is enabled, the TX DMA request will send when TFL is less than or equal to FIFO Trigger Level. If PTE is high and TX FIFO is disabled, the TX DMA request will send when THRE is empty. If PTE is low, the TX DMA request will send when the TX FIFO is empty. If dma_pte_rx is high and RX FIFO is enabled, the rx drq will send when RFL is equal to or more than FIFO Trigger Level. 
1: Mode 1 In this mode, if TX FIFO is enabled and the PTE is high, the TX DMA request will send when TFL is less than or equal to FIFO Trigger Level. If PTE is low, the TX DMA request will send when TX FIFO is empty and the request stops only when TX FIFO is full. If RFL is equal to or more than FIFO Trigger Level, the rx drq will be set to 1, in otherwise, it will be set to 0.</description>
              <bitRange>[3:3]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mode_0</name>
                  <description>Mode 0 In this mode, if PTE is high and TX FIFO is enabled, the TX DMA request will send when TFL is less than or equal to FIFO Trigger Level. If PTE is high and TX FIFO is disabled, the TX DMA request will send when THRE is empty. If PTE is low, the TX DMA request will send when the TX FIFO is empty. If dma_pte_rx is high and RX FIFO is enabled, the rx drq will send when RFL is equal to or more than FIFO Trigger Level.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Mode_1</name>
                  <description>Mode 1 In this mode, if TX FIFO is enabled and the PTE is high, the TX DMA request will send when TFL is less than or equal to FIFO Trigger Level. If PTE is low, the TX DMA request will send when TX FIFO is empty and the request stops only when TX FIFO is full. If RFL is equal to or more than FIFO Trigger Level, the rx drq will be set to 1, in otherwise, it will be set to 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>XFIFOR</name>
              <description>XMIT FIFO Reset The bit resets the control portion of the transmit FIFO and treats the FIFO as empty. This also de-asserts the DMA TX request. It is 'self-clearing'. It is not necessary to clear this bit.</description>
              <bitRange>[2:2]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>RFIFOR</name>
              <description>RCVR FIFO Reset The bit resets the control portion of the receive FIFO and treats the FIFO as empty. This also de-asserts the DMA RX request. It is 'self-clearing'. It is not necessary to clear this bit.</description>
              <bitRange>[1:1]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>FIFOE</name>
              <description>Enable FIFOs The bit enables/disables the transmit (XMIT) and receive (RCVR) FIFOs. Whenever the value of this bit is changed, both the XMIT and RCVR controller portion of FIFOs is reset.</description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_HALT</name>
          <description>UART Halt TX Register</description>
          <addressOffset>0xA4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF7</resetMask>
          <fields>
            <field>
              <name>PTE</name>
              <description>The sending of TX_REQ. In DMA1 mode (FIFO on), if PTE is set to 1, when TFL is less than trig, send the DMA request. If PTE is set to 0, when FIFO is empty, send the DMA request. The DMA request will stop when FIFO is full. In DMA0 mode, if PTE is set to 1 and FIFO is on, when TFL is less than trig, send DMA request. If PTE is set to 1 and FIFO is off, when THRE is empty, send DMA request. If PTE is set to 0, when FIFO is empty, send DMA request.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMA_PTE_RX</name>
              <description>The sending of RX_DRQ. In DMA1 mode, when RFL is more than or equal to trig or receive timeout, send DRQ. In DMA0 mode, if DMA_PTE_RX is 1 and FIFO is on, when RFL is more than trig, send DRQ. In other cases, once the receive data is valid, send DRQ.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SIR_RX_INVERT</name>
              <description>SIR Receiver Pulse Polarity Invert 
0: Not invert receiver signal 
1: Invert receiver signal</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert receiver signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert receiver signal</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SIR_TX_INVERT</name>
              <description>SIR Transmit Pulse Polarity Invert 
0: Not invert transmit pulse 
1: Invert transmit pulse</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert transmit pulse</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert transmit pulse</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHANGE_UPDATE</name>
              <description>After the user uses HALT[1] to change the baud rate or LCR configuration, write 1 to update the configuration and wait this bit to self-clear to 0 to finish update process. Writing 0 to this bit has no effect. 
1: Update trigger, Self clear to 0 when finish update.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Update</name>
                  <description>Update trigger, Self clear to 0 when finish update.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHCFG_AT_BUSY</name>
              <description>This is an enable bit for the user to change LCR register configuration and baud rate register (DLH and DLL) when the UART is busy. 
1: Enable change when busy</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable change when busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HALT_TX</name>
              <description>Halt TX This register is used to halt transmissions for testing, so that the transmit FIFO can be filled by the master when FIFOs are implemented and enabled. 0 : Halt TX disabled 1 : Halt TX enabled Note: If FIFOs are not enabled, the setting has no effect on operation.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_HSK</name>
          <description>UART DMA Handshake Configuration Register</description>
          <addressOffset>0x88</addressOffset>
          <resetValue>0xE5</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>HANDSHAKE</name>
              <description>Handshake configuration 
0xA5: DMA wait cycle mode 
0xE5: DMA handshake mode</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DMA_wait_cycle</name>
                  <description>DMA wait cycle mode</description>
                  <value>0xA5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_handshake_mode</name>
                  <description>DMA handshake mode</description>
                  <value>0xE5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_IER</name>
          <description>UART Interrupt Enable Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x9F</resetMask>
          <fields>
            <field>
              <name>PTIME</name>
              <description>Programmable THRE Interrupt Mode Enable This is used to enable/disable the generation of THRE Interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RS485_INT_EN</name>
              <description>RS485 Interrupt Enable 0:Disable 1:Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EDSSI</name>
              <description>Enable Modem Status Interrupt This is used to enable/disable the generation of Modem Status Interrupt. This is the fourth highest priority interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ELSI</name>
              <description>Enable Receiver Line Status Interrupt This is used to enable/disable the generation of Receiver Line Status Interrupt. This is the highest priority interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ETBEI</name>
              <description>Enable Transmit Holding Register Empty Interrupt This is used to enable/disable the generation of Transmitter Holding Register Empty Interrupt. This is the third highest priority interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ERBFI</name>
              <description>Enable Received Data Available Interrupt This is used to enable/disable the generation of Received Data Available Interrupt and the Character Timeout Interrupt (if in FIFO mode and FIFOs enabled). These are the second highest priority interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_IIR</name>
          <description>UART Interrupt Identity Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0xCF</resetMask>
          <fields>
            <field>
              <name>FEFLAG</name>
              <description>FIFOs Enable Flag This is used to indicate whether the FIFOs are enabled or disabled. 
00: Disable 
11: Enable</description>
              <bitRange>[7:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IID</name>
              <description>Interrupt ID This indicates the highest priority pending interrupt which can be one of the following types: 
0000: modem status 
0001: no interrupt pending 
0010: THR empty 
0011: RS485 Interrupt 
0100: received data available 
0110: receiver line status 
0111: busy detect 
1100: character timeout The bit 3 indicates an interrupt can only occur when the FIFOs are enabled and used to distinguish a Character Timeout condition interrupt.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>modem_status</name>
                  <description>modem status</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>no_interrupt</name>
                  <description>no interrupt pending</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>THR_empty</name>
                  <description>THR empty</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RS485</name>
                  <description>RS485 Interrupt</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>received_data</name>
                  <description>received data available</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>receiver_line</name>
                  <description>receiver line status</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy_detect</name>
                  <description>busy detect</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>character_timeout</name>
                  <description>character timeout The bit 3 indicates an interrupt can only occur when the FIFOs are enabled and used to distinguish a Character Timeout condition interrupt.</description>
                  <value>0b1100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LCR</name>
          <description>UART Line Control Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLAB</name>
              <description>Divisor Latch Access Bit It is writeable only when UART is not busy (USR[0] is zero) and always readable. This bit is used to enable reading and writing of the Divisor Latch register (DLL and DLH) to set the baud rate of the UART. This bit must be cleared after initial baud rate setup in order to access other registers. 
0: Select RX Buffer Register (RBR) / TX Holding Register(THR) and Interrupt Enable Register (IER) 
1: Select Divisor Latch LS Register (DLL) and Divisor Latch MS Register (DLM)</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Select_RX</name>
                  <description>Select RX Buffer Register (RBR) / TX Holding Register(THR) and Interrupt Enable Register (IER)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Select_Divisor</name>
                  <description>Select Divisor Latch LS Register (DLL) and Divisor Latch MS Register (DLM)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BC</name>
              <description>Break Control Bit This is used to cause a break condition to be transmitted to the receiving device. If setting to 0, the serial output is forced to the spacing (logic 0) state. When not in Loopback mode, as determined by MCR[4], the sout line is forced low until the Break bit is cleared. If SIR_MODE is enabled and active (MCR[6] set to one) the sir_out_n line is continuously pulsed. When in Loopback mode, the break condition is internally looped back to the receiver and the sir_out_n line is forced low.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EPS</name>
              <description>Even Parity Select It is writeable only when UART is not busy (USR[0] is zero) and always writable/readable. This is used to select between even and odd parity, when parity is enabled (PEN set to one). Setting the LCR[5] is unset to reverse the LCR[4]. 
00: Odd Parity 
01: Even Parity 
1X: Reverse LCR[4] In RS485 mode, it is the 9 bit--address bit. 11:9 bit = 0, indicates that this is a data byte. 10:9 bit = 1, indicates that this is an address byte. Note: When using this function, PEN(LCR[3]) must set to 1.</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Odd</name>
                  <description>Odd Parity</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Even</name>
                  <description>Even Parity</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reverse</name>
                  <description>Reverse LCR[4] In RS485 mode, it is the 9 bit--address bit. 11:9 bit = 0, indicates that this is a data byte. 10:9 bit = 1, indicates that this is an address byte. Note: When using this function, PEN(LCR[3]) must set to 1.</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PEN</name>
              <description>Parity Enable It is writeable only when UART is not busy (USR[0] is zero) and always readable. This bit is used to enable and disable parity generation and detection in transmitted and received serial character respectively. 
0: Parity disabled 
1: Parity enabled</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Parity_disabled</name>
                  <description>Parity disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Parity_enabled</name>
                  <description>Parity enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STOP</name>
              <description>Number of stop bits It is writeable only when UART is not busy (USR[0] is zero) and always readable. This is used to select the number of stop bits per character that the peripheral transmits and receives. If setting to 0, one stop bit is transmitted in the serial data. If setting to 1 and the data bits are set to 5 (LCR[1:0] set to zero) one and a half stop bits is transmitted. Otherwise, two stop bits are transmitted. Note that regardless of the number of stop bits selected, the receiver checks only the first stop bit. 
0: 1 stop bit 
1: 1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 stop bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_5</name>
                  <description>1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DLS</name>
              <description>Data Length Select It is writeable only when UART is not busy (USR[0] is zero) and always readable. This is used to select the number of data bits per character that the peripheral transmits and receives. The number of bit that may be selected areas follows: 
00: 5 bits 
01: 6 bits 
10: 7 bits 
11: 8 bits</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_5_bits</name>
                  <description>5 bits</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_6_bits</name>
                  <description>6 bits</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_7_bits</name>
                  <description>7 bits</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_bits</name>
                  <description>8 bits</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LSR</name>
          <description>UART Line Status Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x60</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>FIFOERR</name>
              <description>RX Data Error in FIFO When FIFOs are disabled, this bit is always 0. When FIFOs are enabled, this bit is set to `1` when there is at least one PE, FE, or BI in the RX FIFO. It is cleared by a read from the LSR register provided, there are no subsequent errors in the FIFO.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TEMT</name>
              <description>Transmitter Empty If the FIFOs are disabled, this bit is set to "1" whenever the TX Holding Register and the TX Shift Register are empty. If the FIFOs are enabled, this bit is set whenever the TX FIFO and the TX Shift Register are empty. In both cases, this bit is cleared when a byte is written to the TX data channel.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>THRE</name>
              <description>TX Holding Register Empty If the FIFOs are disabled, this bit is set to "1" whenever the TX Holding Register is empty and ready to accept new data and it is cleared when the CPU writes to the TX Holding Register. If the FIFOs are enabled, this bit is set to "1" whenever the TX FIFO is empty and it is cleared when at least one byte is written to the TX FIFO.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>BI</name>
              <description>Break Interrupt This is used to indicate the detection of a break sequence on the serial input data. If in UART mode (SIR_MODE == Disabled), it is set whenever the serial input, sir_in, is held in a logic '0' state for longer than the sum of + + + . If in infrared mode (SIR_MODE == Enabled), it is set whenever the serial input, sir_in, is continuously pulsed to logic '0' for longer than the sum of + + + . A break condition on serial input causes one and only one character, consisting of all zeros, to be received by the UART. In the FIFO mode, the character associated with the break condition is carried through the FIFO and is revealed when the character is at the top of the FIFO. Reading the LSR clears the BI bit. In the non-FIFO mode, the BI indication occurs immediately and persists until the LSR is read.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FE</name>
              <description>Framing Error This is used to indicate the occurrence of a framing error in the receiver. A framing error occurs when the receiver does not detect a valid STOP bit in the received data. In the FIFO mode, since the framing error is associated with a character received, it is revealed when the character with the framing error is at the top of the FIFO. When a framing error occurs, the UART tries to resynchronize. It does this by assuming that the error was due to the start bit of the next character and then continues receiving the other bit i.e. data, and/or parity and stop. It should be noted that the Framing Error (FE) bit (LSR[3]) is set if a break interrupt has occurred, as indicated by Break Interrupt (BI) bit (LSR[4]). 
0: no framing error 1:framing error Reading the LSR clears the FE bit.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_framing</name>
                  <description>no framing error 1:framing error Reading the LSR clears the FE bit.</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE</name>
              <description>Parity Error This is used to indicate the occurrence of a parity error in the receiver if the Parity Enable (PEN) bit (LCR[3]) is set. In the FIFO mode, since the parity error is associated with a character received, it is revealed when the character with the parity error arrives at the top of the FIFO. It should be noted that the Parity Error (PE) bit (LSR[2]) is set if a break interrupt has occurred, as indicated by Break Interrupt (BI) bit (LSR[4]). 
0: no parity error 
1: parity error Reading the LSR clears the PE bit.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_parity</name>
                  <description>no parity error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>parity</name>
                  <description>parity error Reading the LSR clears the PE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OE</name>
              <description>Overrun Error This occurs if a new data character was received before the previous data was read. In the non-FIFO mode, the OE bit is set when a new character arrives in the receiver before the previous character was read from the RBR. When this happens, the data in the RBR is overwritten. In the FIFO mode, an overrun error occurs when the FIFO is full and a new character arrives at the receiver. The data in the FIFO is retained and the data in the receive shift register is lost. 
0: no overrun error 
1: overrun error Reading the LSR clears the OE bit.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_overrun</name>
                  <description>no overrun error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>overrun</name>
                  <description>overrun error Reading the LSR clears the OE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DR</name>
              <description>Data Ready This is used to indicate that the receiver contains at least one character in the RBR or the receiver FIFO. 
0: no data ready 
1: data ready This bit is cleared when the RBR is read in non-FIFO mode, or when the receiver FIFO is empty, in FIFO mode.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_data</name>
                  <description>no data ready</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>data</name>
                  <description>data ready This bit is cleared when the RBR is read in non-FIFO mode, or when the receiver FIFO is empty, in FIFO mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_MCR</name>
          <description>UART Modem Control Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF3</resetMask>
          <fields>
            <field>
              <name>UART_FUNCTION</name>
              <description>Select IrDA or RS485 00:UART Mode 01:IrDA SIR Mode 10:RS485 Mode 11:Reserved</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFCE</name>
              <description>Auto Flow Control Enable When FIFOs are enabled and the Auto Flow Control Enable (AFCE) bit is set, Auto Flow Control features are enabled. 
0: Auto Flow Control mode disabled 
1: Auto Flow Control mode enabled</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>Auto Flow Control mode disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>Auto Flow Control mode enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOOP</name>
              <description>Loop Back Mode 
0: Normal Mode 
1: Loop Back Mode This is used to put the UART into a diagnostic mode for test purposes. If operating in UART mode (SIR_MODE != Enabled or not active, MCR[6] is set to zero), data on the sout line is held high, while serial data output is looped back to the sin line, internally. In this mode all the interrupts are fully functional. Also, in loopback mode, the modem control inputs (dsr_n, cts_n, ri_n, dcd_n) are disconnected and the modem control outputs (dtr_n, rts_n, out1_n, out2_n) are looped back to the inputs, internally. If operating in infrared mode (SIR_MODE == Enabled AND active, MCR[6] is set to one), data on the sir_out_n line is held low, while serial data output is inverted and looped back to the sir_in line.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal Mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Loop</name>
                  <description>Loop Back Mode This is used to put the UART into a diagnostic mode for test purposes. If operating in UART mode (SIR_MODE != Enabled or not active, MCR[6] is set to zero), data on the sout line is held high, while serial data output is looped back to the sin line, internally. In this mode all the interrupts are fully functional. Also, in loopback mode, the modem control inputs (dsr_n, cts_n, ri_n, dcd_n) are disconnected and the modem control outputs (dtr_n, rts_n, out1_n, out2_n) are looped back to the inputs, internally. If operating in infrared mode (SIR_MODE == Enabled AND active, MCR[6] is set to one), data on the sir_out_n line is held low, while serial data output is inverted and looped back to the sir_in line.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RTS</name>
              <description>Request to Send This is used to directly control the Request to Send (rts_n) output. The RTS (rts_n) output is used to inform the modem or data set that the UART is ready to exchange data. When Auto RTS Flow Control is not enabled (MCR[5] is set to zero), the rts_n signal is set low by programming MCR[1] (RTS) to a high. In Auto Flow Control, AFCE_MODE == Enabled and active (MCR[5] is set to one) and FIFOs enable (FCR[0] is set to one), the rts_n output is controlled in the same way, but is also gated with the receiver FIFO threshold trigger (rts_n is inactive high when above the threshold). The rts_n signal is de-asserted when MCR[1] is set low. 
0: rts_n de-asserted (logic 1) 
1: rts_n asserted (logic 0) Note that in Loopback mode (MCR[4] is set to one), the rts_n output is held inactive high while the value of this location is internally looped back to an input.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>n_deasserted</name>
                  <description>rts_n de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>n_asserted</name>
                  <description>rts_n asserted (logic 0) Note that in Loopback mode (MCR[4] is set to one), the rts_n output is held inactive high while the value of this location is internally looped back to an input.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DTR</name>
              <description>Data Terminal Ready This is used to directly control the Data Terminal Ready (dtr_n) output. The value written to this location is inverted and driven out on dtr_n. 
0: dtr_n de-asserted (logic 1) 
1: dtr_n asserted (logic 0) The Data Terminal Ready output is used to inform the modem or data set that the UART is ready to establish communications. Note that in Loopback mode (MCR[4] is set to one), the dtr_n output is held inactive high while the value of this location is internally looped back to an input.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>n_deasserted</name>
                  <description>dtr_n de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>n_asserted</name>
                  <description>dtr_n asserted (logic 0) The Data Terminal Ready output is used to inform the modem or data set that the UART is ready to establish communications. Note that in Loopback mode (MCR[4] is set to one), the dtr_n output is held inactive high while the value of this location is internally looped back to an input.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_MSR</name>
          <description>UART Modem Status Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DCD</name>
              <description>Line State of Data Carrier Detect This is used to indicate the current state of the modem control line dcd_n. This bit is the complement of dcd_n. When the Data Carrier Detect input (dcd_n) is asserted it is an indication that the carrier has been detected by the modem or data set. 
0: dcd_n input is de-asserted (logic 1) 
1: dcd_n input is asserted (logic 0)</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>dcd_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>dcd_n input is asserted (logic 0)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RI</name>
              <description>Line State of Ring Indicator This is used to indicate the current state of the modem control line ri_n. This bit is the complement of ri_n. When the Ring Indicator input (ri_n) is asserted it is an indication that a telephone ringing signal has been received by the modem or data set. 
0: ri_n input is de-asserted (logic 1) 
1: ri_n input is asserted (logic 0)</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>ri_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>ri_n input is asserted (logic 0)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DSR</name>
              <description>Line State of Data Set Ready This is used to indicate the current state of the modem control line dsr_n. This bit is the complement of dsr_n. When the Data Set Ready input (dsr_n) is asserted it is an indication that the modem or data set is ready to establish communications with UART. 
0: dsr_n input is de-asserted (logic 1) 
1: dsr_n input is asserted (logic 0) In Loopback Mode (MCR[4] is set to 1), DSR is the same as MCR[0] (DTR).</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>dsr_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>dsr_n input is asserted (logic 0) In Loopback Mode (MCR[4] is set to 1), DSR is the same as MCR[0] (DTR).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CTS</name>
              <description>Line State of Clear To Send This is used to indicate the current state of the modem control line cts_n. This bit is the complement of cts_n. When the Clear to Send input (cts_n) is asserted it is an indication that the modem or data set is ready to exchange data with UART. 
0: cts_n input is de-asserted (logic 1) 
1: cts_n input is asserted (logic 0) In Loopback Mode (MCR[4] = 1), CTS is the same as MCR[1] (RTS).</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>cts_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>cts_n input is asserted (logic 0) In Loopback Mode (MCR[4] = 1), CTS is the same as MCR[1] (RTS).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDCD</name>
              <description>Delta Data Carrier Detect This is used to indicate that the modem control line dcd_n has changed since the last time the MSR was read. 
0: no change on dcd_n since last read of MSR 
1: change on dcd_n since last read of MSR Reading the MSR clears the DDCD bit. Note: If the DDCD bit is not set and the dcd_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDCD bit is set when the reset is removed if the dcd_n signal remains asserted.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on dcd_n since last read of MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on dcd_n since last read of MSR Reading the MSR clears the DDCD bit. Note: If the DDCD bit is not set and the dcd_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDCD bit is set when the reset is removed if the dcd_n signal remains asserted.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TERI</name>
              <description>Trailing Edge Ring Indicator This is used to indicate that a change on the input ri_n (from an active-low to an inactive-high state) has occurred since the last time the MSR was read. 
0: no change on ri_n since last read of MSR 
1: change on ri_n since last read of MSR Reading the MSR clears the TERI bit.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on ri_n since last read of MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on ri_n since last read of MSR Reading the MSR clears the TERI bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDSR</name>
              <description>Delta Data Set Ready This is used to indicate that the modem control line dsr_n has changed since the last time the MSR was read. 
0: no change on dsr_n since last read of MSR 
1: change on dsr_n since last read of MSR Reading the MSR clears the DDSR bit. In Loopback Mode (MCR[4] = 1), DDSR reflects changes on MCR[0] (DTR). Note: If the DDSR bit is not set and the dsr_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDSR bit is set when the reset is removed if the dsr_n signal remains asserted.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on dsr_n since last read of MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on dsr_n since last read of MSR Reading the MSR clears the DDSR bit. In Loopback Mode (MCR[4] = 1), DDSR reflects changes on MCR[0] (DTR). Note: If the DDSR bit is not set and the dsr_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDSR bit is set when the reset is removed if the dsr_n signal remains asserted.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DCTS</name>
              <description>Delta Clear to Send This is used to indicate that the modem control line cts_n has changed since the last time the MSR was read. 
0: no change on ctsdsr_n since last read of MSR 
1: change on ctsdsr_n since last read of MSR Reading the MSR clears the DCTS bit. In Loopback Mode (MCR[4] = 1), DCTS reflects changes on MCR[1] (RTS). Note: If the DCTS bit is not set and the cts_n signal is asserted (low) and a reset occurs (software or otherwise), then the DCTS bit is set when the reset is removed if the cts_n signal remains asserted.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on ctsdsr_n since last read of MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on ctsdsr_n since last read of MSR Reading the MSR clears the DCTS bit. In Loopback Mode (MCR[4] = 1), DCTS reflects changes on MCR[1] (RTS). Note: If the DCTS bit is not set and the cts_n signal is asserted (low) and a reset occurs (software or otherwise), then the DCTS bit is set when the reset is removed if the cts_n signal remains asserted.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RBR</name>
          <description>UART Receive Buffer Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RBR</name>
              <description>Receiver Buffer Register Data byte received on the serial input port (sin) in UART mode, or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line Status Register (LCR) is set. If in FIFO mode and FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register can not read before the next data character arrives, then the data already in the FIFO is preserved, but any incoming data are lost and an overrun error occurs.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RFL</name>
          <description>UART Receive FIFO Level Register</description>
          <addressOffset>0x84</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>RFL</name>
              <description>Receive FIFO Level The bit indicates the number of data entries in the receive FIFO.</description>
              <bitRange>[8:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_SCH</name>
          <description>UART Scratch Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>SCRATCH_REG</name>
              <description>Scratch Register This register is for programmers to use as a temporary storage space. It has no defined purpose in the UART.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_TFL</name>
          <description>UART Transmit FIFO Level Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>TFL</name>
              <description>Transmit FIFO Level The bit indicates the number of data entries in the transmit FIFO.</description>
              <bitRange>[8:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_THR</name>
          <description>UART Transmit Holding Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>THR</name>
              <description>Transmit Holding Register Data be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If in FIFO mode and FIFOs are enabled (FCR[0] = 1) and THRE is set, 16 number of characters data may be written to the THR before the FIFO is full. When the FIFO is full, any write data results in the write data being lost.</description>
              <bitRange>[7:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_USR</name>
          <description>UART Status Register</description>
          <addressOffset>0x7C</addressOffset>
          <resetValue>0x6</resetValue>
          <resetMask>0x1F</resetMask>
          <fields>
            <field>
              <name>RFF</name>
              <description>Receive FIFO Full This is used to indicate that the receive FIFO is completely full. 
0: Receive FIFO not full 
1: Receive FIFO Full This bit is cleared when the RX FIFO is no longer full.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Receive_FIFO_not_full</name>
                  <description>Receive FIFO not full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Receive_FIFO_Full</name>
                  <description>Receive FIFO Full This bit is cleared when the RX FIFO is no longer full.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFNE</name>
              <description>Receive FIFO Not Empty This is used to indicate that the receive FIFO contains one or more entries. 
0: Receive FIFO is empty 
1: Receive FIFO is not empty This bit is cleared when the RX FIFO is empty.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <description>Receive FIFO is empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_empty</name>
                  <description>Receive FIFO is not empty This bit is cleared when the RX FIFO is empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFE</name>
              <description>Transmit FIFO Empty This is used to indicate that the transmit FIFO is completely empty. 
0: Transmit FIFO is not empty 
1: Transmit FIFO is empty This bit is cleared when the TX FIFO is no longer empty.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_empty</name>
                  <description>Transmit FIFO is not empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>empty</name>
                  <description>Transmit FIFO is empty This bit is cleared when the TX FIFO is no longer empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFNF</name>
              <description>Transmit FIFO Not Full This is used to indicate that the transmit FIFO in not full. 
0: Transmit FIFO is full 
1: Transmit FIFO is not full This bit is cleared when the TX FIFO is full.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>full</name>
                  <description>Transmit FIFO is full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_full</name>
                  <description>Transmit FIFO is not full This bit is cleared when the TX FIFO is full.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUSY</name>
              <description>UART Busy Bit 
0: Idle or inactive 
1: Busy</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle or inactive</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>UART1</name>
      <description>UART1</description>
      <groupName>generic</groupName>
      <baseAddress>0x5000400</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>BUS_IDLE_CHK</name>
          <description>UART RS485 Bus Idle Check Register</description>
          <addressOffset>0xC8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>BUS_IDLE_CHK_EN</name>
              <description>0: Disable bus idle check function 
1: Enable bus idle check function</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable bus idle check function</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable bus idle check function</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUS_STATUS</name>
              <description>The Flag of Bus Status 0:Idle 1:Busy</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ADJ_TIME</name>
              <description>Bus Idle Time The unit is 8*16*Tclk.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RS485_ADDR_MATCH</name>
          <description>UART RS485 Address Match Register</description>
          <addressOffset>0xC4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>ADDR_MATCH</name>
              <description>The matching address uses in AAD mode. Note: It is only available for AAD.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TX_DLY</name>
          <description>UART TX Delay Register</description>
          <addressOffset>0xCC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLY</name>
              <description>The delay time between the last stop bit and the next start bit. The unit is 16*Tclk. It is used to control the space between two bytes in TX.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_485_CTL</name>
          <description>UART RS485 Control and Status Register</description>
          <addressOffset>0xC0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x6F</resetMask>
          <fields>
            <field>
              <name>AAD_ADDR_F</name>
              <description>In AAD mode, when UART receives an address byte and the byte is the same as RS485_ADDR_MATCH, this bit will be set to 1. If RS485 interrupt is enabled, the RS485 interrupt will arrive. Write 1 to clear this bit and reset the RS485 interrupt.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RS485_ADDR_DET_F</name>
              <description>This is a flag of the detected address bytes. When UART receives an address byte, this bit will be set to 1. If the RS485 Interrupt is enabled, the RS485 interrupt will arrive. 1:An address byte is detected 0:No address byte is detected Write 1 to clear this bit and reset the RS485 interrupt.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RX_BF_ADDR</name>
              <description>In NMM mode, If setting this bit to 1, UART will receive all the bytes into FIFO before receiving an address byte. If setting to 0, it will not. 1:Receive 0:Not Receive</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RX_AF_ADDR</name>
              <description>In NMM mode, if setting this bit to 1, UART will receive all the bytes into FIFO after receiving an address byte. If setting to 0, it will not. 1:Receive 0:Not Receive</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RS485_SLAVE_MODE_SEL</name>
              <description>RS485 Slave Mode 
00: Normal Multidrop Operation(NMM) 
01: Auto Address Detection Operation(AAD) 
10: Reserved 
11: Reserved</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal Multidrop Operation(NMM)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Auto</name>
                  <description>Auto Address Detection Operation(AAD)</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DBG_DLH</name>
          <description>UART Debug DLH Register</description>
          <addressOffset>0xB4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DEBUG</name>
              <description>DLH</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DBG_DLL</name>
          <description>UART Debug DLL Register</description>
          <addressOffset>0xB0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DEBUG</name>
              <description>DLL</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DLH</name>
          <description>UART Divisor Latch High Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLH</name>
              <description>Divisor Latch High Upper 8 bits of a 16 bits, read/write, Divisor Latch Register contains the baud rate divisor for the UART. This register may only be accessed when the DLAB bit (LCR[7]) is set and the UART is not busy (USR[0] is zero). The output baud rate is equal to the serial clock (sclk) frequency divided by sixteen times the value of the baud rate divisor, as follows: baud rate = (serial clock freq) / (16 * divisor). Note that when the Divisor Latch Registers (DLL and DLH) is set to zero, the baud clock is disabled and no serial communications occur. Also, once the DLH is set, at least 8 clock cycles of the slowest UART clock should be allowed to pass before transmitting or receiving data.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DLL</name>
          <description>UART Divisor Latch Low Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLL</name>
              <description>Divisor Latch Low Lower 8 bits of a 16 bits, read/write, Divisor Latch Register contains the baud rate divisor for the UART. This register may only be accessed when the DLAB bit (LCR[7]) is set and the UART is not busy (USR[0] is zero). The output baud rate is equal to the serial clock (sclk) frequency divided by sixteen times the value of the baud rate divisor, as follows: baud rate = (serial clock freq) / (16 * divisor). Note that when the Divisor Latch Registers (DLL and DLH) are set to zero, the baud clock is disabled and no serial communications occur. Also, once the DLL is set, at least 8 clock cycles of the slowest UART clock should be allowed to pass before transmitting or receiving data.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_FCR</name>
          <description>UART FIFO Control Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RT</name>
              <description>RCVR Trigger This is used to select the trigger level in the receiver FIFO when the Received Data Available Interrupt is generated. In auto flow control mode it is used to determine when the rts_n signal is de-asserted. It also determines when the dma_rx_req_n signal is asserted in certain modes of operation. 
00: 1 character in the FIFO 
01: FIFO 25% full 
10: FIFO 50% full 
11: FIFO-2 less than full</description>
              <bitRange>[7:6]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_character</name>
                  <description>1 character in the FIFO</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_25_percent__full</name>
                  <description>FIFO 25% full</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_50_percent__full</name>
                  <description>FIFO 50% full</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_minus_2_less</name>
                  <description>FIFO-2 less than full</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFT</name>
              <description>TX Empty Trigger This is used to select the empty threshold level when the THRE Interrupts are generated and the mode is active. It also determines when the dma_tx_req_n signal is asserted in certain modes of operation. 
00: FIFO empty 
01: 2 characters in the FIFO 
10: FIFO 25% full 
11: FIFO 50% full</description>
              <bitRange>[5:4]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_empty</name>
                  <description>FIFO empty</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2_characters</name>
                  <description>2 characters in the FIFO</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_25_percent__full</name>
                  <description>FIFO 25% full</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_50_percent__full</name>
                  <description>FIFO 50% full</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMAM</name>
              <description>DMA Mode 
0: Mode 0 In this mode, if PTE is high and TX FIFO is enabled, the TX DMA request will send when TFL is less than or equal to FIFO Trigger Level. If PTE is high and TX FIFO is disabled, the TX DMA request will send when THRE is empty. If PTE is low, the TX DMA request will send when the TX FIFO is empty. If dma_pte_rx is high and RX FIFO is enabled, the rx drq will send when RFL is equal to or more than FIFO Trigger Level. 
1: Mode 1 In this mode, if TX FIFO is enabled and the PTE is high, the TX DMA request will send when TFL is less than or equal to FIFO Trigger Level. If PTE is low, the TX DMA request will send when TX FIFO is empty and the request stops only when TX FIFO is full. If RFL is equal to or more than FIFO Trigger Level, the rx drq will be set to 1, in otherwise, it will be set to 0.</description>
              <bitRange>[3:3]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mode_0</name>
                  <description>Mode 0 In this mode, if PTE is high and TX FIFO is enabled, the TX DMA request will send when TFL is less than or equal to FIFO Trigger Level. If PTE is high and TX FIFO is disabled, the TX DMA request will send when THRE is empty. If PTE is low, the TX DMA request will send when the TX FIFO is empty. If dma_pte_rx is high and RX FIFO is enabled, the rx drq will send when RFL is equal to or more than FIFO Trigger Level.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Mode_1</name>
                  <description>Mode 1 In this mode, if TX FIFO is enabled and the PTE is high, the TX DMA request will send when TFL is less than or equal to FIFO Trigger Level. If PTE is low, the TX DMA request will send when TX FIFO is empty and the request stops only when TX FIFO is full. If RFL is equal to or more than FIFO Trigger Level, the rx drq will be set to 1, in otherwise, it will be set to 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>XFIFOR</name>
              <description>XMIT FIFO Reset The bit resets the control portion of the transmit FIFO and treats the FIFO as empty. This also de-asserts the DMA TX request. It is 'self-clearing'. It is not necessary to clear this bit.</description>
              <bitRange>[2:2]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>RFIFOR</name>
              <description>RCVR FIFO Reset The bit resets the control portion of the receive FIFO and treats the FIFO as empty. This also de-asserts the DMA RX request. It is 'self-clearing'. It is not necessary to clear this bit.</description>
              <bitRange>[1:1]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>FIFOE</name>
              <description>Enable FIFOs The bit enables/disables the transmit (XMIT) and receive (RCVR) FIFOs. Whenever the value of this bit is changed, both the XMIT and RCVR controller portion of FIFOs is reset.</description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_HALT</name>
          <description>UART Halt TX Register</description>
          <addressOffset>0xA4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF7</resetMask>
          <fields>
            <field>
              <name>PTE</name>
              <description>The sending of TX_REQ. In DMA1 mode (FIFO on), if PTE is set to 1, when TFL is less than trig, send the DMA request. If PTE is set to 0, when FIFO is empty, send the DMA request. The DMA request will stop when FIFO is full. In DMA0 mode, if PTE is set to 1 and FIFO is on, when TFL is less than trig, send DMA request. If PTE is set to 1 and FIFO is off, when THRE is empty, send DMA request. If PTE is set to 0, when FIFO is empty, send DMA request.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMA_PTE_RX</name>
              <description>The sending of RX_DRQ. In DMA1 mode, when RFL is more than or equal to trig or receive timeout, send DRQ. In DMA0 mode, if DMA_PTE_RX is 1 and FIFO is on, when RFL is more than trig, send DRQ. In other cases, once the receive data is valid, send DRQ.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SIR_RX_INVERT</name>
              <description>SIR Receiver Pulse Polarity Invert 
0: Not invert receiver signal 
1: Invert receiver signal</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert receiver signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert receiver signal</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SIR_TX_INVERT</name>
              <description>SIR Transmit Pulse Polarity Invert 
0: Not invert transmit pulse 
1: Invert transmit pulse</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert transmit pulse</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert transmit pulse</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHANGE_UPDATE</name>
              <description>After the user uses HALT[1] to change the baud rate or LCR configuration, write 1 to update the configuration and wait this bit to self-clear to 0 to finish update process. Writing 0 to this bit has no effect. 
1: Update trigger, Self clear to 0 when finish update.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Update</name>
                  <description>Update trigger, Self clear to 0 when finish update.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHCFG_AT_BUSY</name>
              <description>This is an enable bit for the user to change LCR register configuration and baud rate register (DLH and DLL) when the UART is busy. 
1: Enable change when busy</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable change when busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HALT_TX</name>
              <description>Halt TX This register is used to halt transmissions for testing, so that the transmit FIFO can be filled by the master when FIFOs are implemented and enabled. 0 : Halt TX disabled 1 : Halt TX enabled Note: If FIFOs are not enabled, the setting has no effect on operation.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_HSK</name>
          <description>UART DMA Handshake Configuration Register</description>
          <addressOffset>0x88</addressOffset>
          <resetValue>0xE5</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>HANDSHAKE</name>
              <description>Handshake configuration 
0xA5: DMA wait cycle mode 
0xE5: DMA handshake mode</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DMA_wait_cycle</name>
                  <description>DMA wait cycle mode</description>
                  <value>0xA5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_handshake_mode</name>
                  <description>DMA handshake mode</description>
                  <value>0xE5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_IER</name>
          <description>UART Interrupt Enable Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x9F</resetMask>
          <fields>
            <field>
              <name>PTIME</name>
              <description>Programmable THRE Interrupt Mode Enable This is used to enable/disable the generation of THRE Interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RS485_INT_EN</name>
              <description>RS485 Interrupt Enable 0:Disable 1:Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EDSSI</name>
              <description>Enable Modem Status Interrupt This is used to enable/disable the generation of Modem Status Interrupt. This is the fourth highest priority interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ELSI</name>
              <description>Enable Receiver Line Status Interrupt This is used to enable/disable the generation of Receiver Line Status Interrupt. This is the highest priority interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ETBEI</name>
              <description>Enable Transmit Holding Register Empty Interrupt This is used to enable/disable the generation of Transmitter Holding Register Empty Interrupt. This is the third highest priority interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ERBFI</name>
              <description>Enable Received Data Available Interrupt This is used to enable/disable the generation of Received Data Available Interrupt and the Character Timeout Interrupt (if in FIFO mode and FIFOs enabled). These are the second highest priority interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_IIR</name>
          <description>UART Interrupt Identity Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0xCF</resetMask>
          <fields>
            <field>
              <name>FEFLAG</name>
              <description>FIFOs Enable Flag This is used to indicate whether the FIFOs are enabled or disabled. 
00: Disable 
11: Enable</description>
              <bitRange>[7:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IID</name>
              <description>Interrupt ID This indicates the highest priority pending interrupt which can be one of the following types: 
0000: modem status 
0001: no interrupt pending 
0010: THR empty 
0011: RS485 Interrupt 
0100: received data available 
0110: receiver line status 
0111: busy detect 
1100: character timeout The bit 3 indicates an interrupt can only occur when the FIFOs are enabled and used to distinguish a Character Timeout condition interrupt.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>modem_status</name>
                  <description>modem status</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>no_interrupt</name>
                  <description>no interrupt pending</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>THR_empty</name>
                  <description>THR empty</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RS485</name>
                  <description>RS485 Interrupt</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>received_data</name>
                  <description>received data available</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>receiver_line</name>
                  <description>receiver line status</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy_detect</name>
                  <description>busy detect</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>character_timeout</name>
                  <description>character timeout The bit 3 indicates an interrupt can only occur when the FIFOs are enabled and used to distinguish a Character Timeout condition interrupt.</description>
                  <value>0b1100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LCR</name>
          <description>UART Line Control Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLAB</name>
              <description>Divisor Latch Access Bit It is writeable only when UART is not busy (USR[0] is zero) and always readable. This bit is used to enable reading and writing of the Divisor Latch register (DLL and DLH) to set the baud rate of the UART. This bit must be cleared after initial baud rate setup in order to access other registers. 
0: Select RX Buffer Register (RBR) / TX Holding Register(THR) and Interrupt Enable Register (IER) 
1: Select Divisor Latch LS Register (DLL) and Divisor Latch MS Register (DLM)</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Select_RX</name>
                  <description>Select RX Buffer Register (RBR) / TX Holding Register(THR) and Interrupt Enable Register (IER)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Select_Divisor</name>
                  <description>Select Divisor Latch LS Register (DLL) and Divisor Latch MS Register (DLM)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BC</name>
              <description>Break Control Bit This is used to cause a break condition to be transmitted to the receiving device. If setting to 0, the serial output is forced to the spacing (logic 0) state. When not in Loopback mode, as determined by MCR[4], the sout line is forced low until the Break bit is cleared. If SIR_MODE is enabled and active (MCR[6] set to one) the sir_out_n line is continuously pulsed. When in Loopback mode, the break condition is internally looped back to the receiver and the sir_out_n line is forced low.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EPS</name>
              <description>Even Parity Select It is writeable only when UART is not busy (USR[0] is zero) and always writable/readable. This is used to select between even and odd parity, when parity is enabled (PEN set to one). Setting the LCR[5] is unset to reverse the LCR[4]. 
00: Odd Parity 
01: Even Parity 
1X: Reverse LCR[4] In RS485 mode, it is the 9 bit--address bit. 11:9 bit = 0, indicates that this is a data byte. 10:9 bit = 1, indicates that this is an address byte. Note: When using this function, PEN(LCR[3]) must set to 1.</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Odd</name>
                  <description>Odd Parity</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Even</name>
                  <description>Even Parity</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reverse</name>
                  <description>Reverse LCR[4] In RS485 mode, it is the 9 bit--address bit. 11:9 bit = 0, indicates that this is a data byte. 10:9 bit = 1, indicates that this is an address byte. Note: When using this function, PEN(LCR[3]) must set to 1.</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PEN</name>
              <description>Parity Enable It is writeable only when UART is not busy (USR[0] is zero) and always readable. This bit is used to enable and disable parity generation and detection in transmitted and received serial character respectively. 
0: Parity disabled 
1: Parity enabled</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Parity_disabled</name>
                  <description>Parity disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Parity_enabled</name>
                  <description>Parity enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STOP</name>
              <description>Number of stop bits It is writeable only when UART is not busy (USR[0] is zero) and always readable. This is used to select the number of stop bits per character that the peripheral transmits and receives. If setting to 0, one stop bit is transmitted in the serial data. If setting to 1 and the data bits are set to 5 (LCR[1:0] set to zero) one and a half stop bits is transmitted. Otherwise, two stop bits are transmitted. Note that regardless of the number of stop bits selected, the receiver checks only the first stop bit. 
0: 1 stop bit 
1: 1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 stop bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_5</name>
                  <description>1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DLS</name>
              <description>Data Length Select It is writeable only when UART is not busy (USR[0] is zero) and always readable. This is used to select the number of data bits per character that the peripheral transmits and receives. The number of bit that may be selected areas follows: 
00: 5 bits 
01: 6 bits 
10: 7 bits 
11: 8 bits</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_5_bits</name>
                  <description>5 bits</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_6_bits</name>
                  <description>6 bits</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_7_bits</name>
                  <description>7 bits</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_bits</name>
                  <description>8 bits</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LSR</name>
          <description>UART Line Status Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x60</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>FIFOERR</name>
              <description>RX Data Error in FIFO When FIFOs are disabled, this bit is always 0. When FIFOs are enabled, this bit is set to `1` when there is at least one PE, FE, or BI in the RX FIFO. It is cleared by a read from the LSR register provided, there are no subsequent errors in the FIFO.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TEMT</name>
              <description>Transmitter Empty If the FIFOs are disabled, this bit is set to "1" whenever the TX Holding Register and the TX Shift Register are empty. If the FIFOs are enabled, this bit is set whenever the TX FIFO and the TX Shift Register are empty. In both cases, this bit is cleared when a byte is written to the TX data channel.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>THRE</name>
              <description>TX Holding Register Empty If the FIFOs are disabled, this bit is set to "1" whenever the TX Holding Register is empty and ready to accept new data and it is cleared when the CPU writes to the TX Holding Register. If the FIFOs are enabled, this bit is set to "1" whenever the TX FIFO is empty and it is cleared when at least one byte is written to the TX FIFO.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>BI</name>
              <description>Break Interrupt This is used to indicate the detection of a break sequence on the serial input data. If in UART mode (SIR_MODE == Disabled), it is set whenever the serial input, sir_in, is held in a logic '0' state for longer than the sum of + + + . If in infrared mode (SIR_MODE == Enabled), it is set whenever the serial input, sir_in, is continuously pulsed to logic '0' for longer than the sum of + + + . A break condition on serial input causes one and only one character, consisting of all zeros, to be received by the UART. In the FIFO mode, the character associated with the break condition is carried through the FIFO and is revealed when the character is at the top of the FIFO. Reading the LSR clears the BI bit. In the non-FIFO mode, the BI indication occurs immediately and persists until the LSR is read.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FE</name>
              <description>Framing Error This is used to indicate the occurrence of a framing error in the receiver. A framing error occurs when the receiver does not detect a valid STOP bit in the received data. In the FIFO mode, since the framing error is associated with a character received, it is revealed when the character with the framing error is at the top of the FIFO. When a framing error occurs, the UART tries to resynchronize. It does this by assuming that the error was due to the start bit of the next character and then continues receiving the other bit i.e. data, and/or parity and stop. It should be noted that the Framing Error (FE) bit (LSR[3]) is set if a break interrupt has occurred, as indicated by Break Interrupt (BI) bit (LSR[4]). 
0: no framing error 1:framing error Reading the LSR clears the FE bit.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_framing</name>
                  <description>no framing error 1:framing error Reading the LSR clears the FE bit.</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE</name>
              <description>Parity Error This is used to indicate the occurrence of a parity error in the receiver if the Parity Enable (PEN) bit (LCR[3]) is set. In the FIFO mode, since the parity error is associated with a character received, it is revealed when the character with the parity error arrives at the top of the FIFO. It should be noted that the Parity Error (PE) bit (LSR[2]) is set if a break interrupt has occurred, as indicated by Break Interrupt (BI) bit (LSR[4]). 
0: no parity error 
1: parity error Reading the LSR clears the PE bit.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_parity</name>
                  <description>no parity error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>parity</name>
                  <description>parity error Reading the LSR clears the PE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OE</name>
              <description>Overrun Error This occurs if a new data character was received before the previous data was read. In the non-FIFO mode, the OE bit is set when a new character arrives in the receiver before the previous character was read from the RBR. When this happens, the data in the RBR is overwritten. In the FIFO mode, an overrun error occurs when the FIFO is full and a new character arrives at the receiver. The data in the FIFO is retained and the data in the receive shift register is lost. 
0: no overrun error 
1: overrun error Reading the LSR clears the OE bit.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_overrun</name>
                  <description>no overrun error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>overrun</name>
                  <description>overrun error Reading the LSR clears the OE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DR</name>
              <description>Data Ready This is used to indicate that the receiver contains at least one character in the RBR or the receiver FIFO. 
0: no data ready 
1: data ready This bit is cleared when the RBR is read in non-FIFO mode, or when the receiver FIFO is empty, in FIFO mode.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_data</name>
                  <description>no data ready</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>data</name>
                  <description>data ready This bit is cleared when the RBR is read in non-FIFO mode, or when the receiver FIFO is empty, in FIFO mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_MCR</name>
          <description>UART Modem Control Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF3</resetMask>
          <fields>
            <field>
              <name>UART_FUNCTION</name>
              <description>Select IrDA or RS485 00:UART Mode 01:IrDA SIR Mode 10:RS485 Mode 11:Reserved</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFCE</name>
              <description>Auto Flow Control Enable When FIFOs are enabled and the Auto Flow Control Enable (AFCE) bit is set, Auto Flow Control features are enabled. 
0: Auto Flow Control mode disabled 
1: Auto Flow Control mode enabled</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>Auto Flow Control mode disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>Auto Flow Control mode enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOOP</name>
              <description>Loop Back Mode 
0: Normal Mode 
1: Loop Back Mode This is used to put the UART into a diagnostic mode for test purposes. If operating in UART mode (SIR_MODE != Enabled or not active, MCR[6] is set to zero), data on the sout line is held high, while serial data output is looped back to the sin line, internally. In this mode all the interrupts are fully functional. Also, in loopback mode, the modem control inputs (dsr_n, cts_n, ri_n, dcd_n) are disconnected and the modem control outputs (dtr_n, rts_n, out1_n, out2_n) are looped back to the inputs, internally. If operating in infrared mode (SIR_MODE == Enabled AND active, MCR[6] is set to one), data on the sir_out_n line is held low, while serial data output is inverted and looped back to the sir_in line.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal Mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Loop</name>
                  <description>Loop Back Mode This is used to put the UART into a diagnostic mode for test purposes. If operating in UART mode (SIR_MODE != Enabled or not active, MCR[6] is set to zero), data on the sout line is held high, while serial data output is looped back to the sin line, internally. In this mode all the interrupts are fully functional. Also, in loopback mode, the modem control inputs (dsr_n, cts_n, ri_n, dcd_n) are disconnected and the modem control outputs (dtr_n, rts_n, out1_n, out2_n) are looped back to the inputs, internally. If operating in infrared mode (SIR_MODE == Enabled AND active, MCR[6] is set to one), data on the sir_out_n line is held low, while serial data output is inverted and looped back to the sir_in line.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RTS</name>
              <description>Request to Send This is used to directly control the Request to Send (rts_n) output. The RTS (rts_n) output is used to inform the modem or data set that the UART is ready to exchange data. When Auto RTS Flow Control is not enabled (MCR[5] is set to zero), the rts_n signal is set low by programming MCR[1] (RTS) to a high. In Auto Flow Control, AFCE_MODE == Enabled and active (MCR[5] is set to one) and FIFOs enable (FCR[0] is set to one), the rts_n output is controlled in the same way, but is also gated with the receiver FIFO threshold trigger (rts_n is inactive high when above the threshold). The rts_n signal is de-asserted when MCR[1] is set low. 
0: rts_n de-asserted (logic 1) 
1: rts_n asserted (logic 0) Note that in Loopback mode (MCR[4] is set to one), the rts_n output is held inactive high while the value of this location is internally looped back to an input.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>n_deasserted</name>
                  <description>rts_n de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>n_asserted</name>
                  <description>rts_n asserted (logic 0) Note that in Loopback mode (MCR[4] is set to one), the rts_n output is held inactive high while the value of this location is internally looped back to an input.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DTR</name>
              <description>Data Terminal Ready This is used to directly control the Data Terminal Ready (dtr_n) output. The value written to this location is inverted and driven out on dtr_n. 
0: dtr_n de-asserted (logic 1) 
1: dtr_n asserted (logic 0) The Data Terminal Ready output is used to inform the modem or data set that the UART is ready to establish communications. Note that in Loopback mode (MCR[4] is set to one), the dtr_n output is held inactive high while the value of this location is internally looped back to an input.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>n_deasserted</name>
                  <description>dtr_n de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>n_asserted</name>
                  <description>dtr_n asserted (logic 0) The Data Terminal Ready output is used to inform the modem or data set that the UART is ready to establish communications. Note that in Loopback mode (MCR[4] is set to one), the dtr_n output is held inactive high while the value of this location is internally looped back to an input.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_MSR</name>
          <description>UART Modem Status Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DCD</name>
              <description>Line State of Data Carrier Detect This is used to indicate the current state of the modem control line dcd_n. This bit is the complement of dcd_n. When the Data Carrier Detect input (dcd_n) is asserted it is an indication that the carrier has been detected by the modem or data set. 
0: dcd_n input is de-asserted (logic 1) 
1: dcd_n input is asserted (logic 0)</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>dcd_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>dcd_n input is asserted (logic 0)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RI</name>
              <description>Line State of Ring Indicator This is used to indicate the current state of the modem control line ri_n. This bit is the complement of ri_n. When the Ring Indicator input (ri_n) is asserted it is an indication that a telephone ringing signal has been received by the modem or data set. 
0: ri_n input is de-asserted (logic 1) 
1: ri_n input is asserted (logic 0)</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>ri_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>ri_n input is asserted (logic 0)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DSR</name>
              <description>Line State of Data Set Ready This is used to indicate the current state of the modem control line dsr_n. This bit is the complement of dsr_n. When the Data Set Ready input (dsr_n) is asserted it is an indication that the modem or data set is ready to establish communications with UART. 
0: dsr_n input is de-asserted (logic 1) 
1: dsr_n input is asserted (logic 0) In Loopback Mode (MCR[4] is set to 1), DSR is the same as MCR[0] (DTR).</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>dsr_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>dsr_n input is asserted (logic 0) In Loopback Mode (MCR[4] is set to 1), DSR is the same as MCR[0] (DTR).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CTS</name>
              <description>Line State of Clear To Send This is used to indicate the current state of the modem control line cts_n. This bit is the complement of cts_n. When the Clear to Send input (cts_n) is asserted it is an indication that the modem or data set is ready to exchange data with UART. 
0: cts_n input is de-asserted (logic 1) 
1: cts_n input is asserted (logic 0) In Loopback Mode (MCR[4] = 1), CTS is the same as MCR[1] (RTS).</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>cts_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>cts_n input is asserted (logic 0) In Loopback Mode (MCR[4] = 1), CTS is the same as MCR[1] (RTS).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDCD</name>
              <description>Delta Data Carrier Detect This is used to indicate that the modem control line dcd_n has changed since the last time the MSR was read. 
0: no change on dcd_n since last read of MSR 
1: change on dcd_n since last read of MSR Reading the MSR clears the DDCD bit. Note: If the DDCD bit is not set and the dcd_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDCD bit is set when the reset is removed if the dcd_n signal remains asserted.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on dcd_n since last read of MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on dcd_n since last read of MSR Reading the MSR clears the DDCD bit. Note: If the DDCD bit is not set and the dcd_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDCD bit is set when the reset is removed if the dcd_n signal remains asserted.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TERI</name>
              <description>Trailing Edge Ring Indicator This is used to indicate that a change on the input ri_n (from an active-low to an inactive-high state) has occurred since the last time the MSR was read. 
0: no change on ri_n since last read of MSR 
1: change on ri_n since last read of MSR Reading the MSR clears the TERI bit.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on ri_n since last read of MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on ri_n since last read of MSR Reading the MSR clears the TERI bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDSR</name>
              <description>Delta Data Set Ready This is used to indicate that the modem control line dsr_n has changed since the last time the MSR was read. 
0: no change on dsr_n since last read of MSR 
1: change on dsr_n since last read of MSR Reading the MSR clears the DDSR bit. In Loopback Mode (MCR[4] = 1), DDSR reflects changes on MCR[0] (DTR). Note: If the DDSR bit is not set and the dsr_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDSR bit is set when the reset is removed if the dsr_n signal remains asserted.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on dsr_n since last read of MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on dsr_n since last read of MSR Reading the MSR clears the DDSR bit. In Loopback Mode (MCR[4] = 1), DDSR reflects changes on MCR[0] (DTR). Note: If the DDSR bit is not set and the dsr_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDSR bit is set when the reset is removed if the dsr_n signal remains asserted.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DCTS</name>
              <description>Delta Clear to Send This is used to indicate that the modem control line cts_n has changed since the last time the MSR was read. 
0: no change on ctsdsr_n since last read of MSR 
1: change on ctsdsr_n since last read of MSR Reading the MSR clears the DCTS bit. In Loopback Mode (MCR[4] = 1), DCTS reflects changes on MCR[1] (RTS). Note: If the DCTS bit is not set and the cts_n signal is asserted (low) and a reset occurs (software or otherwise), then the DCTS bit is set when the reset is removed if the cts_n signal remains asserted.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on ctsdsr_n since last read of MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on ctsdsr_n since last read of MSR Reading the MSR clears the DCTS bit. In Loopback Mode (MCR[4] = 1), DCTS reflects changes on MCR[1] (RTS). Note: If the DCTS bit is not set and the cts_n signal is asserted (low) and a reset occurs (software or otherwise), then the DCTS bit is set when the reset is removed if the cts_n signal remains asserted.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RBR</name>
          <description>UART Receive Buffer Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RBR</name>
              <description>Receiver Buffer Register Data byte received on the serial input port (sin) in UART mode, or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line Status Register (LCR) is set. If in FIFO mode and FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register can not read before the next data character arrives, then the data already in the FIFO is preserved, but any incoming data are lost and an overrun error occurs.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RFL</name>
          <description>UART Receive FIFO Level Register</description>
          <addressOffset>0x84</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>RFL</name>
              <description>Receive FIFO Level The bit indicates the number of data entries in the receive FIFO.</description>
              <bitRange>[8:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_SCH</name>
          <description>UART Scratch Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>SCRATCH_REG</name>
              <description>Scratch Register This register is for programmers to use as a temporary storage space. It has no defined purpose in the UART.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_TFL</name>
          <description>UART Transmit FIFO Level Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>TFL</name>
              <description>Transmit FIFO Level The bit indicates the number of data entries in the transmit FIFO.</description>
              <bitRange>[8:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_THR</name>
          <description>UART Transmit Holding Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>THR</name>
              <description>Transmit Holding Register Data be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If in FIFO mode and FIFOs are enabled (FCR[0] = 1) and THRE is set, 16 number of characters data may be written to the THR before the FIFO is full. When the FIFO is full, any write data results in the write data being lost.</description>
              <bitRange>[7:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_USR</name>
          <description>UART Status Register</description>
          <addressOffset>0x7C</addressOffset>
          <resetValue>0x6</resetValue>
          <resetMask>0x1F</resetMask>
          <fields>
            <field>
              <name>RFF</name>
              <description>Receive FIFO Full This is used to indicate that the receive FIFO is completely full. 
0: Receive FIFO not full 
1: Receive FIFO Full This bit is cleared when the RX FIFO is no longer full.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Receive_FIFO_not_full</name>
                  <description>Receive FIFO not full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Receive_FIFO_Full</name>
                  <description>Receive FIFO Full This bit is cleared when the RX FIFO is no longer full.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFNE</name>
              <description>Receive FIFO Not Empty This is used to indicate that the receive FIFO contains one or more entries. 
0: Receive FIFO is empty 
1: Receive FIFO is not empty This bit is cleared when the RX FIFO is empty.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <description>Receive FIFO is empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_empty</name>
                  <description>Receive FIFO is not empty This bit is cleared when the RX FIFO is empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFE</name>
              <description>Transmit FIFO Empty This is used to indicate that the transmit FIFO is completely empty. 
0: Transmit FIFO is not empty 
1: Transmit FIFO is empty This bit is cleared when the TX FIFO is no longer empty.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_empty</name>
                  <description>Transmit FIFO is not empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>empty</name>
                  <description>Transmit FIFO is empty This bit is cleared when the TX FIFO is no longer empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFNF</name>
              <description>Transmit FIFO Not Full This is used to indicate that the transmit FIFO in not full. 
0: Transmit FIFO is full 
1: Transmit FIFO is not full This bit is cleared when the TX FIFO is full.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>full</name>
                  <description>Transmit FIFO is full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_full</name>
                  <description>Transmit FIFO is not full This bit is cleared when the TX FIFO is full.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUSY</name>
              <description>UART Busy Bit 
0: Idle or inactive 
1: Busy</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle or inactive</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>UART2</name>
      <description>UART2</description>
      <groupName>generic</groupName>
      <baseAddress>0x5000800</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>BUS_IDLE_CHK</name>
          <description>UART RS485 Bus Idle Check Register</description>
          <addressOffset>0xC8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>BUS_IDLE_CHK_EN</name>
              <description>0: Disable bus idle check function 
1: Enable bus idle check function</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable bus idle check function</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable bus idle check function</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUS_STATUS</name>
              <description>The Flag of Bus Status 0:Idle 1:Busy</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ADJ_TIME</name>
              <description>Bus Idle Time The unit is 8*16*Tclk.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RS485_ADDR_MATCH</name>
          <description>UART RS485 Address Match Register</description>
          <addressOffset>0xC4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>ADDR_MATCH</name>
              <description>The matching address uses in AAD mode. Note: It is only available for AAD.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TX_DLY</name>
          <description>UART TX Delay Register</description>
          <addressOffset>0xCC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLY</name>
              <description>The delay time between the last stop bit and the next start bit. The unit is 16*Tclk. It is used to control the space between two bytes in TX.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_485_CTL</name>
          <description>UART RS485 Control and Status Register</description>
          <addressOffset>0xC0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x6F</resetMask>
          <fields>
            <field>
              <name>AAD_ADDR_F</name>
              <description>In AAD mode, when UART receives an address byte and the byte is the same as RS485_ADDR_MATCH, this bit will be set to 1. If RS485 interrupt is enabled, the RS485 interrupt will arrive. Write 1 to clear this bit and reset the RS485 interrupt.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RS485_ADDR_DET_F</name>
              <description>This is a flag of the detected address bytes. When UART receives an address byte, this bit will be set to 1. If the RS485 Interrupt is enabled, the RS485 interrupt will arrive. 1:An address byte is detected 0:No address byte is detected Write 1 to clear this bit and reset the RS485 interrupt.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RX_BF_ADDR</name>
              <description>In NMM mode, If setting this bit to 1, UART will receive all the bytes into FIFO before receiving an address byte. If setting to 0, it will not. 1:Receive 0:Not Receive</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RX_AF_ADDR</name>
              <description>In NMM mode, if setting this bit to 1, UART will receive all the bytes into FIFO after receiving an address byte. If setting to 0, it will not. 1:Receive 0:Not Receive</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RS485_SLAVE_MODE_SEL</name>
              <description>RS485 Slave Mode 
00: Normal Multidrop Operation(NMM) 
01: Auto Address Detection Operation(AAD) 
10: Reserved 
11: Reserved</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal Multidrop Operation(NMM)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Auto</name>
                  <description>Auto Address Detection Operation(AAD)</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DBG_DLH</name>
          <description>UART Debug DLH Register</description>
          <addressOffset>0xB4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DEBUG</name>
              <description>DLH</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DBG_DLL</name>
          <description>UART Debug DLL Register</description>
          <addressOffset>0xB0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DEBUG</name>
              <description>DLL</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DLH</name>
          <description>UART Divisor Latch High Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLH</name>
              <description>Divisor Latch High Upper 8 bits of a 16 bits, read/write, Divisor Latch Register contains the baud rate divisor for the UART. This register may only be accessed when the DLAB bit (LCR[7]) is set and the UART is not busy (USR[0] is zero). The output baud rate is equal to the serial clock (sclk) frequency divided by sixteen times the value of the baud rate divisor, as follows: baud rate = (serial clock freq) / (16 * divisor). Note that when the Divisor Latch Registers (DLL and DLH) is set to zero, the baud clock is disabled and no serial communications occur. Also, once the DLH is set, at least 8 clock cycles of the slowest UART clock should be allowed to pass before transmitting or receiving data.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DLL</name>
          <description>UART Divisor Latch Low Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLL</name>
              <description>Divisor Latch Low Lower 8 bits of a 16 bits, read/write, Divisor Latch Register contains the baud rate divisor for the UART. This register may only be accessed when the DLAB bit (LCR[7]) is set and the UART is not busy (USR[0] is zero). The output baud rate is equal to the serial clock (sclk) frequency divided by sixteen times the value of the baud rate divisor, as follows: baud rate = (serial clock freq) / (16 * divisor). Note that when the Divisor Latch Registers (DLL and DLH) are set to zero, the baud clock is disabled and no serial communications occur. Also, once the DLL is set, at least 8 clock cycles of the slowest UART clock should be allowed to pass before transmitting or receiving data.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_FCR</name>
          <description>UART FIFO Control Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RT</name>
              <description>RCVR Trigger This is used to select the trigger level in the receiver FIFO when the Received Data Available Interrupt is generated. In auto flow control mode it is used to determine when the rts_n signal is de-asserted. It also determines when the dma_rx_req_n signal is asserted in certain modes of operation. 
00: 1 character in the FIFO 
01: FIFO 25% full 
10: FIFO 50% full 
11: FIFO-2 less than full</description>
              <bitRange>[7:6]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_character</name>
                  <description>1 character in the FIFO</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_25_percent__full</name>
                  <description>FIFO 25% full</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_50_percent__full</name>
                  <description>FIFO 50% full</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_minus_2_less</name>
                  <description>FIFO-2 less than full</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFT</name>
              <description>TX Empty Trigger This is used to select the empty threshold level when the THRE Interrupts are generated and the mode is active. It also determines when the dma_tx_req_n signal is asserted in certain modes of operation. 
00: FIFO empty 
01: 2 characters in the FIFO 
10: FIFO 25% full 
11: FIFO 50% full</description>
              <bitRange>[5:4]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_empty</name>
                  <description>FIFO empty</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2_characters</name>
                  <description>2 characters in the FIFO</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_25_percent__full</name>
                  <description>FIFO 25% full</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_50_percent__full</name>
                  <description>FIFO 50% full</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMAM</name>
              <description>DMA Mode 
0: Mode 0 In this mode, if PTE is high and TX FIFO is enabled, the TX DMA request will send when TFL is less than or equal to FIFO Trigger Level. If PTE is high and TX FIFO is disabled, the TX DMA request will send when THRE is empty. If PTE is low, the TX DMA request will send when the TX FIFO is empty. If dma_pte_rx is high and RX FIFO is enabled, the rx drq will send when RFL is equal to or more than FIFO Trigger Level. 
1: Mode 1 In this mode, if TX FIFO is enabled and the PTE is high, the TX DMA request will send when TFL is less than or equal to FIFO Trigger Level. If PTE is low, the TX DMA request will send when TX FIFO is empty and the request stops only when TX FIFO is full. If RFL is equal to or more than FIFO Trigger Level, the rx drq will be set to 1, in otherwise, it will be set to 0.</description>
              <bitRange>[3:3]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mode_0</name>
                  <description>Mode 0 In this mode, if PTE is high and TX FIFO is enabled, the TX DMA request will send when TFL is less than or equal to FIFO Trigger Level. If PTE is high and TX FIFO is disabled, the TX DMA request will send when THRE is empty. If PTE is low, the TX DMA request will send when the TX FIFO is empty. If dma_pte_rx is high and RX FIFO is enabled, the rx drq will send when RFL is equal to or more than FIFO Trigger Level.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Mode_1</name>
                  <description>Mode 1 In this mode, if TX FIFO is enabled and the PTE is high, the TX DMA request will send when TFL is less than or equal to FIFO Trigger Level. If PTE is low, the TX DMA request will send when TX FIFO is empty and the request stops only when TX FIFO is full. If RFL is equal to or more than FIFO Trigger Level, the rx drq will be set to 1, in otherwise, it will be set to 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>XFIFOR</name>
              <description>XMIT FIFO Reset The bit resets the control portion of the transmit FIFO and treats the FIFO as empty. This also de-asserts the DMA TX request. It is 'self-clearing'. It is not necessary to clear this bit.</description>
              <bitRange>[2:2]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>RFIFOR</name>
              <description>RCVR FIFO Reset The bit resets the control portion of the receive FIFO and treats the FIFO as empty. This also de-asserts the DMA RX request. It is 'self-clearing'. It is not necessary to clear this bit.</description>
              <bitRange>[1:1]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>FIFOE</name>
              <description>Enable FIFOs The bit enables/disables the transmit (XMIT) and receive (RCVR) FIFOs. Whenever the value of this bit is changed, both the XMIT and RCVR controller portion of FIFOs is reset.</description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_HALT</name>
          <description>UART Halt TX Register</description>
          <addressOffset>0xA4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF7</resetMask>
          <fields>
            <field>
              <name>PTE</name>
              <description>The sending of TX_REQ. In DMA1 mode (FIFO on), if PTE is set to 1, when TFL is less than trig, send the DMA request. If PTE is set to 0, when FIFO is empty, send the DMA request. The DMA request will stop when FIFO is full. In DMA0 mode, if PTE is set to 1 and FIFO is on, when TFL is less than trig, send DMA request. If PTE is set to 1 and FIFO is off, when THRE is empty, send DMA request. If PTE is set to 0, when FIFO is empty, send DMA request.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMA_PTE_RX</name>
              <description>The sending of RX_DRQ. In DMA1 mode, when RFL is more than or equal to trig or receive timeout, send DRQ. In DMA0 mode, if DMA_PTE_RX is 1 and FIFO is on, when RFL is more than trig, send DRQ. In other cases, once the receive data is valid, send DRQ.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SIR_RX_INVERT</name>
              <description>SIR Receiver Pulse Polarity Invert 
0: Not invert receiver signal 
1: Invert receiver signal</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert receiver signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert receiver signal</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SIR_TX_INVERT</name>
              <description>SIR Transmit Pulse Polarity Invert 
0: Not invert transmit pulse 
1: Invert transmit pulse</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert transmit pulse</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert transmit pulse</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHANGE_UPDATE</name>
              <description>After the user uses HALT[1] to change the baud rate or LCR configuration, write 1 to update the configuration and wait this bit to self-clear to 0 to finish update process. Writing 0 to this bit has no effect. 
1: Update trigger, Self clear to 0 when finish update.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Update</name>
                  <description>Update trigger, Self clear to 0 when finish update.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHCFG_AT_BUSY</name>
              <description>This is an enable bit for the user to change LCR register configuration and baud rate register (DLH and DLL) when the UART is busy. 
1: Enable change when busy</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable change when busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HALT_TX</name>
              <description>Halt TX This register is used to halt transmissions for testing, so that the transmit FIFO can be filled by the master when FIFOs are implemented and enabled. 0 : Halt TX disabled 1 : Halt TX enabled Note: If FIFOs are not enabled, the setting has no effect on operation.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_HSK</name>
          <description>UART DMA Handshake Configuration Register</description>
          <addressOffset>0x88</addressOffset>
          <resetValue>0xE5</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>HANDSHAKE</name>
              <description>Handshake configuration 
0xA5: DMA wait cycle mode 
0xE5: DMA handshake mode</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DMA_wait_cycle</name>
                  <description>DMA wait cycle mode</description>
                  <value>0xA5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_handshake_mode</name>
                  <description>DMA handshake mode</description>
                  <value>0xE5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_IER</name>
          <description>UART Interrupt Enable Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x9F</resetMask>
          <fields>
            <field>
              <name>PTIME</name>
              <description>Programmable THRE Interrupt Mode Enable This is used to enable/disable the generation of THRE Interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RS485_INT_EN</name>
              <description>RS485 Interrupt Enable 0:Disable 1:Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EDSSI</name>
              <description>Enable Modem Status Interrupt This is used to enable/disable the generation of Modem Status Interrupt. This is the fourth highest priority interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ELSI</name>
              <description>Enable Receiver Line Status Interrupt This is used to enable/disable the generation of Receiver Line Status Interrupt. This is the highest priority interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ETBEI</name>
              <description>Enable Transmit Holding Register Empty Interrupt This is used to enable/disable the generation of Transmitter Holding Register Empty Interrupt. This is the third highest priority interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ERBFI</name>
              <description>Enable Received Data Available Interrupt This is used to enable/disable the generation of Received Data Available Interrupt and the Character Timeout Interrupt (if in FIFO mode and FIFOs enabled). These are the second highest priority interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_IIR</name>
          <description>UART Interrupt Identity Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0xCF</resetMask>
          <fields>
            <field>
              <name>FEFLAG</name>
              <description>FIFOs Enable Flag This is used to indicate whether the FIFOs are enabled or disabled. 
00: Disable 
11: Enable</description>
              <bitRange>[7:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IID</name>
              <description>Interrupt ID This indicates the highest priority pending interrupt which can be one of the following types: 
0000: modem status 
0001: no interrupt pending 
0010: THR empty 
0011: RS485 Interrupt 
0100: received data available 
0110: receiver line status 
0111: busy detect 
1100: character timeout The bit 3 indicates an interrupt can only occur when the FIFOs are enabled and used to distinguish a Character Timeout condition interrupt.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>modem_status</name>
                  <description>modem status</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>no_interrupt</name>
                  <description>no interrupt pending</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>THR_empty</name>
                  <description>THR empty</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RS485</name>
                  <description>RS485 Interrupt</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>received_data</name>
                  <description>received data available</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>receiver_line</name>
                  <description>receiver line status</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy_detect</name>
                  <description>busy detect</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>character_timeout</name>
                  <description>character timeout The bit 3 indicates an interrupt can only occur when the FIFOs are enabled and used to distinguish a Character Timeout condition interrupt.</description>
                  <value>0b1100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LCR</name>
          <description>UART Line Control Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLAB</name>
              <description>Divisor Latch Access Bit It is writeable only when UART is not busy (USR[0] is zero) and always readable. This bit is used to enable reading and writing of the Divisor Latch register (DLL and DLH) to set the baud rate of the UART. This bit must be cleared after initial baud rate setup in order to access other registers. 
0: Select RX Buffer Register (RBR) / TX Holding Register(THR) and Interrupt Enable Register (IER) 
1: Select Divisor Latch LS Register (DLL) and Divisor Latch MS Register (DLM)</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Select_RX</name>
                  <description>Select RX Buffer Register (RBR) / TX Holding Register(THR) and Interrupt Enable Register (IER)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Select_Divisor</name>
                  <description>Select Divisor Latch LS Register (DLL) and Divisor Latch MS Register (DLM)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BC</name>
              <description>Break Control Bit This is used to cause a break condition to be transmitted to the receiving device. If setting to 0, the serial output is forced to the spacing (logic 0) state. When not in Loopback mode, as determined by MCR[4], the sout line is forced low until the Break bit is cleared. If SIR_MODE is enabled and active (MCR[6] set to one) the sir_out_n line is continuously pulsed. When in Loopback mode, the break condition is internally looped back to the receiver and the sir_out_n line is forced low.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EPS</name>
              <description>Even Parity Select It is writeable only when UART is not busy (USR[0] is zero) and always writable/readable. This is used to select between even and odd parity, when parity is enabled (PEN set to one). Setting the LCR[5] is unset to reverse the LCR[4]. 
00: Odd Parity 
01: Even Parity 
1X: Reverse LCR[4] In RS485 mode, it is the 9 bit--address bit. 11:9 bit = 0, indicates that this is a data byte. 10:9 bit = 1, indicates that this is an address byte. Note: When using this function, PEN(LCR[3]) must set to 1.</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Odd</name>
                  <description>Odd Parity</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Even</name>
                  <description>Even Parity</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reverse</name>
                  <description>Reverse LCR[4] In RS485 mode, it is the 9 bit--address bit. 11:9 bit = 0, indicates that this is a data byte. 10:9 bit = 1, indicates that this is an address byte. Note: When using this function, PEN(LCR[3]) must set to 1.</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PEN</name>
              <description>Parity Enable It is writeable only when UART is not busy (USR[0] is zero) and always readable. This bit is used to enable and disable parity generation and detection in transmitted and received serial character respectively. 
0: Parity disabled 
1: Parity enabled</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Parity_disabled</name>
                  <description>Parity disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Parity_enabled</name>
                  <description>Parity enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STOP</name>
              <description>Number of stop bits It is writeable only when UART is not busy (USR[0] is zero) and always readable. This is used to select the number of stop bits per character that the peripheral transmits and receives. If setting to 0, one stop bit is transmitted in the serial data. If setting to 1 and the data bits are set to 5 (LCR[1:0] set to zero) one and a half stop bits is transmitted. Otherwise, two stop bits are transmitted. Note that regardless of the number of stop bits selected, the receiver checks only the first stop bit. 
0: 1 stop bit 
1: 1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 stop bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_5</name>
                  <description>1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DLS</name>
              <description>Data Length Select It is writeable only when UART is not busy (USR[0] is zero) and always readable. This is used to select the number of data bits per character that the peripheral transmits and receives. The number of bit that may be selected areas follows: 
00: 5 bits 
01: 6 bits 
10: 7 bits 
11: 8 bits</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_5_bits</name>
                  <description>5 bits</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_6_bits</name>
                  <description>6 bits</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_7_bits</name>
                  <description>7 bits</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_bits</name>
                  <description>8 bits</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LSR</name>
          <description>UART Line Status Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x60</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>FIFOERR</name>
              <description>RX Data Error in FIFO When FIFOs are disabled, this bit is always 0. When FIFOs are enabled, this bit is set to `1` when there is at least one PE, FE, or BI in the RX FIFO. It is cleared by a read from the LSR register provided, there are no subsequent errors in the FIFO.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TEMT</name>
              <description>Transmitter Empty If the FIFOs are disabled, this bit is set to "1" whenever the TX Holding Register and the TX Shift Register are empty. If the FIFOs are enabled, this bit is set whenever the TX FIFO and the TX Shift Register are empty. In both cases, this bit is cleared when a byte is written to the TX data channel.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>THRE</name>
              <description>TX Holding Register Empty If the FIFOs are disabled, this bit is set to "1" whenever the TX Holding Register is empty and ready to accept new data and it is cleared when the CPU writes to the TX Holding Register. If the FIFOs are enabled, this bit is set to "1" whenever the TX FIFO is empty and it is cleared when at least one byte is written to the TX FIFO.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>BI</name>
              <description>Break Interrupt This is used to indicate the detection of a break sequence on the serial input data. If in UART mode (SIR_MODE == Disabled), it is set whenever the serial input, sir_in, is held in a logic '0' state for longer than the sum of + + + . If in infrared mode (SIR_MODE == Enabled), it is set whenever the serial input, sir_in, is continuously pulsed to logic '0' for longer than the sum of + + + . A break condition on serial input causes one and only one character, consisting of all zeros, to be received by the UART. In the FIFO mode, the character associated with the break condition is carried through the FIFO and is revealed when the character is at the top of the FIFO. Reading the LSR clears the BI bit. In the non-FIFO mode, the BI indication occurs immediately and persists until the LSR is read.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FE</name>
              <description>Framing Error This is used to indicate the occurrence of a framing error in the receiver. A framing error occurs when the receiver does not detect a valid STOP bit in the received data. In the FIFO mode, since the framing error is associated with a character received, it is revealed when the character with the framing error is at the top of the FIFO. When a framing error occurs, the UART tries to resynchronize. It does this by assuming that the error was due to the start bit of the next character and then continues receiving the other bit i.e. data, and/or parity and stop. It should be noted that the Framing Error (FE) bit (LSR[3]) is set if a break interrupt has occurred, as indicated by Break Interrupt (BI) bit (LSR[4]). 
0: no framing error 1:framing error Reading the LSR clears the FE bit.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_framing</name>
                  <description>no framing error 1:framing error Reading the LSR clears the FE bit.</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE</name>
              <description>Parity Error This is used to indicate the occurrence of a parity error in the receiver if the Parity Enable (PEN) bit (LCR[3]) is set. In the FIFO mode, since the parity error is associated with a character received, it is revealed when the character with the parity error arrives at the top of the FIFO. It should be noted that the Parity Error (PE) bit (LSR[2]) is set if a break interrupt has occurred, as indicated by Break Interrupt (BI) bit (LSR[4]). 
0: no parity error 
1: parity error Reading the LSR clears the PE bit.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_parity</name>
                  <description>no parity error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>parity</name>
                  <description>parity error Reading the LSR clears the PE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OE</name>
              <description>Overrun Error This occurs if a new data character was received before the previous data was read. In the non-FIFO mode, the OE bit is set when a new character arrives in the receiver before the previous character was read from the RBR. When this happens, the data in the RBR is overwritten. In the FIFO mode, an overrun error occurs when the FIFO is full and a new character arrives at the receiver. The data in the FIFO is retained and the data in the receive shift register is lost. 
0: no overrun error 
1: overrun error Reading the LSR clears the OE bit.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_overrun</name>
                  <description>no overrun error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>overrun</name>
                  <description>overrun error Reading the LSR clears the OE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DR</name>
              <description>Data Ready This is used to indicate that the receiver contains at least one character in the RBR or the receiver FIFO. 
0: no data ready 
1: data ready This bit is cleared when the RBR is read in non-FIFO mode, or when the receiver FIFO is empty, in FIFO mode.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_data</name>
                  <description>no data ready</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>data</name>
                  <description>data ready This bit is cleared when the RBR is read in non-FIFO mode, or when the receiver FIFO is empty, in FIFO mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_MCR</name>
          <description>UART Modem Control Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF3</resetMask>
          <fields>
            <field>
              <name>UART_FUNCTION</name>
              <description>Select IrDA or RS485 00:UART Mode 01:IrDA SIR Mode 10:RS485 Mode 11:Reserved</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFCE</name>
              <description>Auto Flow Control Enable When FIFOs are enabled and the Auto Flow Control Enable (AFCE) bit is set, Auto Flow Control features are enabled. 
0: Auto Flow Control mode disabled 
1: Auto Flow Control mode enabled</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>Auto Flow Control mode disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>Auto Flow Control mode enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOOP</name>
              <description>Loop Back Mode 
0: Normal Mode 
1: Loop Back Mode This is used to put the UART into a diagnostic mode for test purposes. If operating in UART mode (SIR_MODE != Enabled or not active, MCR[6] is set to zero), data on the sout line is held high, while serial data output is looped back to the sin line, internally. In this mode all the interrupts are fully functional. Also, in loopback mode, the modem control inputs (dsr_n, cts_n, ri_n, dcd_n) are disconnected and the modem control outputs (dtr_n, rts_n, out1_n, out2_n) are looped back to the inputs, internally. If operating in infrared mode (SIR_MODE == Enabled AND active, MCR[6] is set to one), data on the sir_out_n line is held low, while serial data output is inverted and looped back to the sir_in line.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal Mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Loop</name>
                  <description>Loop Back Mode This is used to put the UART into a diagnostic mode for test purposes. If operating in UART mode (SIR_MODE != Enabled or not active, MCR[6] is set to zero), data on the sout line is held high, while serial data output is looped back to the sin line, internally. In this mode all the interrupts are fully functional. Also, in loopback mode, the modem control inputs (dsr_n, cts_n, ri_n, dcd_n) are disconnected and the modem control outputs (dtr_n, rts_n, out1_n, out2_n) are looped back to the inputs, internally. If operating in infrared mode (SIR_MODE == Enabled AND active, MCR[6] is set to one), data on the sir_out_n line is held low, while serial data output is inverted and looped back to the sir_in line.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RTS</name>
              <description>Request to Send This is used to directly control the Request to Send (rts_n) output. The RTS (rts_n) output is used to inform the modem or data set that the UART is ready to exchange data. When Auto RTS Flow Control is not enabled (MCR[5] is set to zero), the rts_n signal is set low by programming MCR[1] (RTS) to a high. In Auto Flow Control, AFCE_MODE == Enabled and active (MCR[5] is set to one) and FIFOs enable (FCR[0] is set to one), the rts_n output is controlled in the same way, but is also gated with the receiver FIFO threshold trigger (rts_n is inactive high when above the threshold). The rts_n signal is de-asserted when MCR[1] is set low. 
0: rts_n de-asserted (logic 1) 
1: rts_n asserted (logic 0) Note that in Loopback mode (MCR[4] is set to one), the rts_n output is held inactive high while the value of this location is internally looped back to an input.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>n_deasserted</name>
                  <description>rts_n de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>n_asserted</name>
                  <description>rts_n asserted (logic 0) Note that in Loopback mode (MCR[4] is set to one), the rts_n output is held inactive high while the value of this location is internally looped back to an input.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DTR</name>
              <description>Data Terminal Ready This is used to directly control the Data Terminal Ready (dtr_n) output. The value written to this location is inverted and driven out on dtr_n. 
0: dtr_n de-asserted (logic 1) 
1: dtr_n asserted (logic 0) The Data Terminal Ready output is used to inform the modem or data set that the UART is ready to establish communications. Note that in Loopback mode (MCR[4] is set to one), the dtr_n output is held inactive high while the value of this location is internally looped back to an input.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>n_deasserted</name>
                  <description>dtr_n de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>n_asserted</name>
                  <description>dtr_n asserted (logic 0) The Data Terminal Ready output is used to inform the modem or data set that the UART is ready to establish communications. Note that in Loopback mode (MCR[4] is set to one), the dtr_n output is held inactive high while the value of this location is internally looped back to an input.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_MSR</name>
          <description>UART Modem Status Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DCD</name>
              <description>Line State of Data Carrier Detect This is used to indicate the current state of the modem control line dcd_n. This bit is the complement of dcd_n. When the Data Carrier Detect input (dcd_n) is asserted it is an indication that the carrier has been detected by the modem or data set. 
0: dcd_n input is de-asserted (logic 1) 
1: dcd_n input is asserted (logic 0)</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>dcd_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>dcd_n input is asserted (logic 0)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RI</name>
              <description>Line State of Ring Indicator This is used to indicate the current state of the modem control line ri_n. This bit is the complement of ri_n. When the Ring Indicator input (ri_n) is asserted it is an indication that a telephone ringing signal has been received by the modem or data set. 
0: ri_n input is de-asserted (logic 1) 
1: ri_n input is asserted (logic 0)</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>ri_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>ri_n input is asserted (logic 0)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DSR</name>
              <description>Line State of Data Set Ready This is used to indicate the current state of the modem control line dsr_n. This bit is the complement of dsr_n. When the Data Set Ready input (dsr_n) is asserted it is an indication that the modem or data set is ready to establish communications with UART. 
0: dsr_n input is de-asserted (logic 1) 
1: dsr_n input is asserted (logic 0) In Loopback Mode (MCR[4] is set to 1), DSR is the same as MCR[0] (DTR).</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>dsr_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>dsr_n input is asserted (logic 0) In Loopback Mode (MCR[4] is set to 1), DSR is the same as MCR[0] (DTR).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CTS</name>
              <description>Line State of Clear To Send This is used to indicate the current state of the modem control line cts_n. This bit is the complement of cts_n. When the Clear to Send input (cts_n) is asserted it is an indication that the modem or data set is ready to exchange data with UART. 
0: cts_n input is de-asserted (logic 1) 
1: cts_n input is asserted (logic 0) In Loopback Mode (MCR[4] = 1), CTS is the same as MCR[1] (RTS).</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>cts_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>cts_n input is asserted (logic 0) In Loopback Mode (MCR[4] = 1), CTS is the same as MCR[1] (RTS).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDCD</name>
              <description>Delta Data Carrier Detect This is used to indicate that the modem control line dcd_n has changed since the last time the MSR was read. 
0: no change on dcd_n since last read of MSR 
1: change on dcd_n since last read of MSR Reading the MSR clears the DDCD bit. Note: If the DDCD bit is not set and the dcd_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDCD bit is set when the reset is removed if the dcd_n signal remains asserted.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on dcd_n since last read of MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on dcd_n since last read of MSR Reading the MSR clears the DDCD bit. Note: If the DDCD bit is not set and the dcd_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDCD bit is set when the reset is removed if the dcd_n signal remains asserted.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TERI</name>
              <description>Trailing Edge Ring Indicator This is used to indicate that a change on the input ri_n (from an active-low to an inactive-high state) has occurred since the last time the MSR was read. 
0: no change on ri_n since last read of MSR 
1: change on ri_n since last read of MSR Reading the MSR clears the TERI bit.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on ri_n since last read of MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on ri_n since last read of MSR Reading the MSR clears the TERI bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDSR</name>
              <description>Delta Data Set Ready This is used to indicate that the modem control line dsr_n has changed since the last time the MSR was read. 
0: no change on dsr_n since last read of MSR 
1: change on dsr_n since last read of MSR Reading the MSR clears the DDSR bit. In Loopback Mode (MCR[4] = 1), DDSR reflects changes on MCR[0] (DTR). Note: If the DDSR bit is not set and the dsr_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDSR bit is set when the reset is removed if the dsr_n signal remains asserted.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on dsr_n since last read of MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on dsr_n since last read of MSR Reading the MSR clears the DDSR bit. In Loopback Mode (MCR[4] = 1), DDSR reflects changes on MCR[0] (DTR). Note: If the DDSR bit is not set and the dsr_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDSR bit is set when the reset is removed if the dsr_n signal remains asserted.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DCTS</name>
              <description>Delta Clear to Send This is used to indicate that the modem control line cts_n has changed since the last time the MSR was read. 
0: no change on ctsdsr_n since last read of MSR 
1: change on ctsdsr_n since last read of MSR Reading the MSR clears the DCTS bit. In Loopback Mode (MCR[4] = 1), DCTS reflects changes on MCR[1] (RTS). Note: If the DCTS bit is not set and the cts_n signal is asserted (low) and a reset occurs (software or otherwise), then the DCTS bit is set when the reset is removed if the cts_n signal remains asserted.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on ctsdsr_n since last read of MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on ctsdsr_n since last read of MSR Reading the MSR clears the DCTS bit. In Loopback Mode (MCR[4] = 1), DCTS reflects changes on MCR[1] (RTS). Note: If the DCTS bit is not set and the cts_n signal is asserted (low) and a reset occurs (software or otherwise), then the DCTS bit is set when the reset is removed if the cts_n signal remains asserted.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RBR</name>
          <description>UART Receive Buffer Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RBR</name>
              <description>Receiver Buffer Register Data byte received on the serial input port (sin) in UART mode, or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line Status Register (LCR) is set. If in FIFO mode and FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register can not read before the next data character arrives, then the data already in the FIFO is preserved, but any incoming data are lost and an overrun error occurs.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RFL</name>
          <description>UART Receive FIFO Level Register</description>
          <addressOffset>0x84</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>RFL</name>
              <description>Receive FIFO Level The bit indicates the number of data entries in the receive FIFO.</description>
              <bitRange>[8:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_SCH</name>
          <description>UART Scratch Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>SCRATCH_REG</name>
              <description>Scratch Register This register is for programmers to use as a temporary storage space. It has no defined purpose in the UART.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_TFL</name>
          <description>UART Transmit FIFO Level Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>TFL</name>
              <description>Transmit FIFO Level The bit indicates the number of data entries in the transmit FIFO.</description>
              <bitRange>[8:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_THR</name>
          <description>UART Transmit Holding Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>THR</name>
              <description>Transmit Holding Register Data be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If in FIFO mode and FIFOs are enabled (FCR[0] = 1) and THRE is set, 16 number of characters data may be written to the THR before the FIFO is full. When the FIFO is full, any write data results in the write data being lost.</description>
              <bitRange>[7:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_USR</name>
          <description>UART Status Register</description>
          <addressOffset>0x7C</addressOffset>
          <resetValue>0x6</resetValue>
          <resetMask>0x1F</resetMask>
          <fields>
            <field>
              <name>RFF</name>
              <description>Receive FIFO Full This is used to indicate that the receive FIFO is completely full. 
0: Receive FIFO not full 
1: Receive FIFO Full This bit is cleared when the RX FIFO is no longer full.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Receive_FIFO_not_full</name>
                  <description>Receive FIFO not full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Receive_FIFO_Full</name>
                  <description>Receive FIFO Full This bit is cleared when the RX FIFO is no longer full.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFNE</name>
              <description>Receive FIFO Not Empty This is used to indicate that the receive FIFO contains one or more entries. 
0: Receive FIFO is empty 
1: Receive FIFO is not empty This bit is cleared when the RX FIFO is empty.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <description>Receive FIFO is empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_empty</name>
                  <description>Receive FIFO is not empty This bit is cleared when the RX FIFO is empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFE</name>
              <description>Transmit FIFO Empty This is used to indicate that the transmit FIFO is completely empty. 
0: Transmit FIFO is not empty 
1: Transmit FIFO is empty This bit is cleared when the TX FIFO is no longer empty.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_empty</name>
                  <description>Transmit FIFO is not empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>empty</name>
                  <description>Transmit FIFO is empty This bit is cleared when the TX FIFO is no longer empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFNF</name>
              <description>Transmit FIFO Not Full This is used to indicate that the transmit FIFO in not full. 
0: Transmit FIFO is full 
1: Transmit FIFO is not full This bit is cleared when the TX FIFO is full.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>full</name>
                  <description>Transmit FIFO is full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_full</name>
                  <description>Transmit FIFO is not full This bit is cleared when the TX FIFO is full.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUSY</name>
              <description>UART Busy Bit 
0: Idle or inactive 
1: Busy</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle or inactive</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>UART3</name>
      <description>UART3</description>
      <groupName>generic</groupName>
      <baseAddress>0x5000C00</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>BUS_IDLE_CHK</name>
          <description>UART RS485 Bus Idle Check Register</description>
          <addressOffset>0xC8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>BUS_IDLE_CHK_EN</name>
              <description>0: Disable bus idle check function 
1: Enable bus idle check function</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable bus idle check function</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable bus idle check function</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUS_STATUS</name>
              <description>The Flag of Bus Status 0:Idle 1:Busy</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ADJ_TIME</name>
              <description>Bus Idle Time The unit is 8*16*Tclk.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RS485_ADDR_MATCH</name>
          <description>UART RS485 Address Match Register</description>
          <addressOffset>0xC4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>ADDR_MATCH</name>
              <description>The matching address uses in AAD mode. Note: It is only available for AAD.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TX_DLY</name>
          <description>UART TX Delay Register</description>
          <addressOffset>0xCC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLY</name>
              <description>The delay time between the last stop bit and the next start bit. The unit is 16*Tclk. It is used to control the space between two bytes in TX.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_485_CTL</name>
          <description>UART RS485 Control and Status Register</description>
          <addressOffset>0xC0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x6F</resetMask>
          <fields>
            <field>
              <name>AAD_ADDR_F</name>
              <description>In AAD mode, when UART receives an address byte and the byte is the same as RS485_ADDR_MATCH, this bit will be set to 1. If RS485 interrupt is enabled, the RS485 interrupt will arrive. Write 1 to clear this bit and reset the RS485 interrupt.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RS485_ADDR_DET_F</name>
              <description>This is a flag of the detected address bytes. When UART receives an address byte, this bit will be set to 1. If the RS485 Interrupt is enabled, the RS485 interrupt will arrive. 1:An address byte is detected 0:No address byte is detected Write 1 to clear this bit and reset the RS485 interrupt.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RX_BF_ADDR</name>
              <description>In NMM mode, If setting this bit to 1, UART will receive all the bytes into FIFO before receiving an address byte. If setting to 0, it will not. 1:Receive 0:Not Receive</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RX_AF_ADDR</name>
              <description>In NMM mode, if setting this bit to 1, UART will receive all the bytes into FIFO after receiving an address byte. If setting to 0, it will not. 1:Receive 0:Not Receive</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RS485_SLAVE_MODE_SEL</name>
              <description>RS485 Slave Mode 
00: Normal Multidrop Operation(NMM) 
01: Auto Address Detection Operation(AAD) 
10: Reserved 
11: Reserved</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal Multidrop Operation(NMM)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Auto</name>
                  <description>Auto Address Detection Operation(AAD)</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DBG_DLH</name>
          <description>UART Debug DLH Register</description>
          <addressOffset>0xB4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DEBUG</name>
              <description>DLH</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DBG_DLL</name>
          <description>UART Debug DLL Register</description>
          <addressOffset>0xB0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DEBUG</name>
              <description>DLL</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DLH</name>
          <description>UART Divisor Latch High Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLH</name>
              <description>Divisor Latch High Upper 8 bits of a 16 bits, read/write, Divisor Latch Register contains the baud rate divisor for the UART. This register may only be accessed when the DLAB bit (LCR[7]) is set and the UART is not busy (USR[0] is zero). The output baud rate is equal to the serial clock (sclk) frequency divided by sixteen times the value of the baud rate divisor, as follows: baud rate = (serial clock freq) / (16 * divisor). Note that when the Divisor Latch Registers (DLL and DLH) is set to zero, the baud clock is disabled and no serial communications occur. Also, once the DLH is set, at least 8 clock cycles of the slowest UART clock should be allowed to pass before transmitting or receiving data.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DLL</name>
          <description>UART Divisor Latch Low Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLL</name>
              <description>Divisor Latch Low Lower 8 bits of a 16 bits, read/write, Divisor Latch Register contains the baud rate divisor for the UART. This register may only be accessed when the DLAB bit (LCR[7]) is set and the UART is not busy (USR[0] is zero). The output baud rate is equal to the serial clock (sclk) frequency divided by sixteen times the value of the baud rate divisor, as follows: baud rate = (serial clock freq) / (16 * divisor). Note that when the Divisor Latch Registers (DLL and DLH) are set to zero, the baud clock is disabled and no serial communications occur. Also, once the DLL is set, at least 8 clock cycles of the slowest UART clock should be allowed to pass before transmitting or receiving data.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_FCR</name>
          <description>UART FIFO Control Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RT</name>
              <description>RCVR Trigger This is used to select the trigger level in the receiver FIFO when the Received Data Available Interrupt is generated. In auto flow control mode it is used to determine when the rts_n signal is de-asserted. It also determines when the dma_rx_req_n signal is asserted in certain modes of operation. 
00: 1 character in the FIFO 
01: FIFO 25% full 
10: FIFO 50% full 
11: FIFO-2 less than full</description>
              <bitRange>[7:6]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_character</name>
                  <description>1 character in the FIFO</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_25_percent__full</name>
                  <description>FIFO 25% full</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_50_percent__full</name>
                  <description>FIFO 50% full</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_minus_2_less</name>
                  <description>FIFO-2 less than full</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFT</name>
              <description>TX Empty Trigger This is used to select the empty threshold level when the THRE Interrupts are generated and the mode is active. It also determines when the dma_tx_req_n signal is asserted in certain modes of operation. 
00: FIFO empty 
01: 2 characters in the FIFO 
10: FIFO 25% full 
11: FIFO 50% full</description>
              <bitRange>[5:4]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_empty</name>
                  <description>FIFO empty</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2_characters</name>
                  <description>2 characters in the FIFO</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_25_percent__full</name>
                  <description>FIFO 25% full</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_50_percent__full</name>
                  <description>FIFO 50% full</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMAM</name>
              <description>DMA Mode 
0: Mode 0 In this mode, if PTE is high and TX FIFO is enabled, the TX DMA request will send when TFL is less than or equal to FIFO Trigger Level. If PTE is high and TX FIFO is disabled, the TX DMA request will send when THRE is empty. If PTE is low, the TX DMA request will send when the TX FIFO is empty. If dma_pte_rx is high and RX FIFO is enabled, the rx drq will send when RFL is equal to or more than FIFO Trigger Level. 
1: Mode 1 In this mode, if TX FIFO is enabled and the PTE is high, the TX DMA request will send when TFL is less than or equal to FIFO Trigger Level. If PTE is low, the TX DMA request will send when TX FIFO is empty and the request stops only when TX FIFO is full. If RFL is equal to or more than FIFO Trigger Level, the rx drq will be set to 1, in otherwise, it will be set to 0.</description>
              <bitRange>[3:3]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mode_0</name>
                  <description>Mode 0 In this mode, if PTE is high and TX FIFO is enabled, the TX DMA request will send when TFL is less than or equal to FIFO Trigger Level. If PTE is high and TX FIFO is disabled, the TX DMA request will send when THRE is empty. If PTE is low, the TX DMA request will send when the TX FIFO is empty. If dma_pte_rx is high and RX FIFO is enabled, the rx drq will send when RFL is equal to or more than FIFO Trigger Level.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Mode_1</name>
                  <description>Mode 1 In this mode, if TX FIFO is enabled and the PTE is high, the TX DMA request will send when TFL is less than or equal to FIFO Trigger Level. If PTE is low, the TX DMA request will send when TX FIFO is empty and the request stops only when TX FIFO is full. If RFL is equal to or more than FIFO Trigger Level, the rx drq will be set to 1, in otherwise, it will be set to 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>XFIFOR</name>
              <description>XMIT FIFO Reset The bit resets the control portion of the transmit FIFO and treats the FIFO as empty. This also de-asserts the DMA TX request. It is 'self-clearing'. It is not necessary to clear this bit.</description>
              <bitRange>[2:2]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>RFIFOR</name>
              <description>RCVR FIFO Reset The bit resets the control portion of the receive FIFO and treats the FIFO as empty. This also de-asserts the DMA RX request. It is 'self-clearing'. It is not necessary to clear this bit.</description>
              <bitRange>[1:1]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>FIFOE</name>
              <description>Enable FIFOs The bit enables/disables the transmit (XMIT) and receive (RCVR) FIFOs. Whenever the value of this bit is changed, both the XMIT and RCVR controller portion of FIFOs is reset.</description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_HALT</name>
          <description>UART Halt TX Register</description>
          <addressOffset>0xA4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF7</resetMask>
          <fields>
            <field>
              <name>PTE</name>
              <description>The sending of TX_REQ. In DMA1 mode (FIFO on), if PTE is set to 1, when TFL is less than trig, send the DMA request. If PTE is set to 0, when FIFO is empty, send the DMA request. The DMA request will stop when FIFO is full. In DMA0 mode, if PTE is set to 1 and FIFO is on, when TFL is less than trig, send DMA request. If PTE is set to 1 and FIFO is off, when THRE is empty, send DMA request. If PTE is set to 0, when FIFO is empty, send DMA request.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMA_PTE_RX</name>
              <description>The sending of RX_DRQ. In DMA1 mode, when RFL is more than or equal to trig or receive timeout, send DRQ. In DMA0 mode, if DMA_PTE_RX is 1 and FIFO is on, when RFL is more than trig, send DRQ. In other cases, once the receive data is valid, send DRQ.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SIR_RX_INVERT</name>
              <description>SIR Receiver Pulse Polarity Invert 
0: Not invert receiver signal 
1: Invert receiver signal</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert receiver signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert receiver signal</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SIR_TX_INVERT</name>
              <description>SIR Transmit Pulse Polarity Invert 
0: Not invert transmit pulse 
1: Invert transmit pulse</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert transmit pulse</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert transmit pulse</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHANGE_UPDATE</name>
              <description>After the user uses HALT[1] to change the baud rate or LCR configuration, write 1 to update the configuration and wait this bit to self-clear to 0 to finish update process. Writing 0 to this bit has no effect. 
1: Update trigger, Self clear to 0 when finish update.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Update</name>
                  <description>Update trigger, Self clear to 0 when finish update.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHCFG_AT_BUSY</name>
              <description>This is an enable bit for the user to change LCR register configuration and baud rate register (DLH and DLL) when the UART is busy. 
1: Enable change when busy</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable change when busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HALT_TX</name>
              <description>Halt TX This register is used to halt transmissions for testing, so that the transmit FIFO can be filled by the master when FIFOs are implemented and enabled. 0 : Halt TX disabled 1 : Halt TX enabled Note: If FIFOs are not enabled, the setting has no effect on operation.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_HSK</name>
          <description>UART DMA Handshake Configuration Register</description>
          <addressOffset>0x88</addressOffset>
          <resetValue>0xE5</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>HANDSHAKE</name>
              <description>Handshake configuration 
0xA5: DMA wait cycle mode 
0xE5: DMA handshake mode</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DMA_wait_cycle</name>
                  <description>DMA wait cycle mode</description>
                  <value>0xA5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_handshake_mode</name>
                  <description>DMA handshake mode</description>
                  <value>0xE5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_IER</name>
          <description>UART Interrupt Enable Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x9F</resetMask>
          <fields>
            <field>
              <name>PTIME</name>
              <description>Programmable THRE Interrupt Mode Enable This is used to enable/disable the generation of THRE Interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RS485_INT_EN</name>
              <description>RS485 Interrupt Enable 0:Disable 1:Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EDSSI</name>
              <description>Enable Modem Status Interrupt This is used to enable/disable the generation of Modem Status Interrupt. This is the fourth highest priority interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ELSI</name>
              <description>Enable Receiver Line Status Interrupt This is used to enable/disable the generation of Receiver Line Status Interrupt. This is the highest priority interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ETBEI</name>
              <description>Enable Transmit Holding Register Empty Interrupt This is used to enable/disable the generation of Transmitter Holding Register Empty Interrupt. This is the third highest priority interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ERBFI</name>
              <description>Enable Received Data Available Interrupt This is used to enable/disable the generation of Received Data Available Interrupt and the Character Timeout Interrupt (if in FIFO mode and FIFOs enabled). These are the second highest priority interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_IIR</name>
          <description>UART Interrupt Identity Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0xCF</resetMask>
          <fields>
            <field>
              <name>FEFLAG</name>
              <description>FIFOs Enable Flag This is used to indicate whether the FIFOs are enabled or disabled. 
00: Disable 
11: Enable</description>
              <bitRange>[7:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IID</name>
              <description>Interrupt ID This indicates the highest priority pending interrupt which can be one of the following types: 
0000: modem status 
0001: no interrupt pending 
0010: THR empty 
0011: RS485 Interrupt 
0100: received data available 
0110: receiver line status 
0111: busy detect 
1100: character timeout The bit 3 indicates an interrupt can only occur when the FIFOs are enabled and used to distinguish a Character Timeout condition interrupt.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>modem_status</name>
                  <description>modem status</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>no_interrupt</name>
                  <description>no interrupt pending</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>THR_empty</name>
                  <description>THR empty</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RS485</name>
                  <description>RS485 Interrupt</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>received_data</name>
                  <description>received data available</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>receiver_line</name>
                  <description>receiver line status</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy_detect</name>
                  <description>busy detect</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>character_timeout</name>
                  <description>character timeout The bit 3 indicates an interrupt can only occur when the FIFOs are enabled and used to distinguish a Character Timeout condition interrupt.</description>
                  <value>0b1100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LCR</name>
          <description>UART Line Control Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLAB</name>
              <description>Divisor Latch Access Bit It is writeable only when UART is not busy (USR[0] is zero) and always readable. This bit is used to enable reading and writing of the Divisor Latch register (DLL and DLH) to set the baud rate of the UART. This bit must be cleared after initial baud rate setup in order to access other registers. 
0: Select RX Buffer Register (RBR) / TX Holding Register(THR) and Interrupt Enable Register (IER) 
1: Select Divisor Latch LS Register (DLL) and Divisor Latch MS Register (DLM)</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Select_RX</name>
                  <description>Select RX Buffer Register (RBR) / TX Holding Register(THR) and Interrupt Enable Register (IER)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Select_Divisor</name>
                  <description>Select Divisor Latch LS Register (DLL) and Divisor Latch MS Register (DLM)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BC</name>
              <description>Break Control Bit This is used to cause a break condition to be transmitted to the receiving device. If setting to 0, the serial output is forced to the spacing (logic 0) state. When not in Loopback mode, as determined by MCR[4], the sout line is forced low until the Break bit is cleared. If SIR_MODE is enabled and active (MCR[6] set to one) the sir_out_n line is continuously pulsed. When in Loopback mode, the break condition is internally looped back to the receiver and the sir_out_n line is forced low.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EPS</name>
              <description>Even Parity Select It is writeable only when UART is not busy (USR[0] is zero) and always writable/readable. This is used to select between even and odd parity, when parity is enabled (PEN set to one). Setting the LCR[5] is unset to reverse the LCR[4]. 
00: Odd Parity 
01: Even Parity 
1X: Reverse LCR[4] In RS485 mode, it is the 9 bit--address bit. 11:9 bit = 0, indicates that this is a data byte. 10:9 bit = 1, indicates that this is an address byte. Note: When using this function, PEN(LCR[3]) must set to 1.</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Odd</name>
                  <description>Odd Parity</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Even</name>
                  <description>Even Parity</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reverse</name>
                  <description>Reverse LCR[4] In RS485 mode, it is the 9 bit--address bit. 11:9 bit = 0, indicates that this is a data byte. 10:9 bit = 1, indicates that this is an address byte. Note: When using this function, PEN(LCR[3]) must set to 1.</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PEN</name>
              <description>Parity Enable It is writeable only when UART is not busy (USR[0] is zero) and always readable. This bit is used to enable and disable parity generation and detection in transmitted and received serial character respectively. 
0: Parity disabled 
1: Parity enabled</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Parity_disabled</name>
                  <description>Parity disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Parity_enabled</name>
                  <description>Parity enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STOP</name>
              <description>Number of stop bits It is writeable only when UART is not busy (USR[0] is zero) and always readable. This is used to select the number of stop bits per character that the peripheral transmits and receives. If setting to 0, one stop bit is transmitted in the serial data. If setting to 1 and the data bits are set to 5 (LCR[1:0] set to zero) one and a half stop bits is transmitted. Otherwise, two stop bits are transmitted. Note that regardless of the number of stop bits selected, the receiver checks only the first stop bit. 
0: 1 stop bit 
1: 1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 stop bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_5</name>
                  <description>1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DLS</name>
              <description>Data Length Select It is writeable only when UART is not busy (USR[0] is zero) and always readable. This is used to select the number of data bits per character that the peripheral transmits and receives. The number of bit that may be selected areas follows: 
00: 5 bits 
01: 6 bits 
10: 7 bits 
11: 8 bits</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_5_bits</name>
                  <description>5 bits</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_6_bits</name>
                  <description>6 bits</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_7_bits</name>
                  <description>7 bits</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_bits</name>
                  <description>8 bits</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LSR</name>
          <description>UART Line Status Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x60</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>FIFOERR</name>
              <description>RX Data Error in FIFO When FIFOs are disabled, this bit is always 0. When FIFOs are enabled, this bit is set to `1` when there is at least one PE, FE, or BI in the RX FIFO. It is cleared by a read from the LSR register provided, there are no subsequent errors in the FIFO.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TEMT</name>
              <description>Transmitter Empty If the FIFOs are disabled, this bit is set to "1" whenever the TX Holding Register and the TX Shift Register are empty. If the FIFOs are enabled, this bit is set whenever the TX FIFO and the TX Shift Register are empty. In both cases, this bit is cleared when a byte is written to the TX data channel.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>THRE</name>
              <description>TX Holding Register Empty If the FIFOs are disabled, this bit is set to "1" whenever the TX Holding Register is empty and ready to accept new data and it is cleared when the CPU writes to the TX Holding Register. If the FIFOs are enabled, this bit is set to "1" whenever the TX FIFO is empty and it is cleared when at least one byte is written to the TX FIFO.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>BI</name>
              <description>Break Interrupt This is used to indicate the detection of a break sequence on the serial input data. If in UART mode (SIR_MODE == Disabled), it is set whenever the serial input, sir_in, is held in a logic '0' state for longer than the sum of + + + . If in infrared mode (SIR_MODE == Enabled), it is set whenever the serial input, sir_in, is continuously pulsed to logic '0' for longer than the sum of + + + . A break condition on serial input causes one and only one character, consisting of all zeros, to be received by the UART. In the FIFO mode, the character associated with the break condition is carried through the FIFO and is revealed when the character is at the top of the FIFO. Reading the LSR clears the BI bit. In the non-FIFO mode, the BI indication occurs immediately and persists until the LSR is read.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FE</name>
              <description>Framing Error This is used to indicate the occurrence of a framing error in the receiver. A framing error occurs when the receiver does not detect a valid STOP bit in the received data. In the FIFO mode, since the framing error is associated with a character received, it is revealed when the character with the framing error is at the top of the FIFO. When a framing error occurs, the UART tries to resynchronize. It does this by assuming that the error was due to the start bit of the next character and then continues receiving the other bit i.e. data, and/or parity and stop. It should be noted that the Framing Error (FE) bit (LSR[3]) is set if a break interrupt has occurred, as indicated by Break Interrupt (BI) bit (LSR[4]). 
0: no framing error 1:framing error Reading the LSR clears the FE bit.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_framing</name>
                  <description>no framing error 1:framing error Reading the LSR clears the FE bit.</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE</name>
              <description>Parity Error This is used to indicate the occurrence of a parity error in the receiver if the Parity Enable (PEN) bit (LCR[3]) is set. In the FIFO mode, since the parity error is associated with a character received, it is revealed when the character with the parity error arrives at the top of the FIFO. It should be noted that the Parity Error (PE) bit (LSR[2]) is set if a break interrupt has occurred, as indicated by Break Interrupt (BI) bit (LSR[4]). 
0: no parity error 
1: parity error Reading the LSR clears the PE bit.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_parity</name>
                  <description>no parity error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>parity</name>
                  <description>parity error Reading the LSR clears the PE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OE</name>
              <description>Overrun Error This occurs if a new data character was received before the previous data was read. In the non-FIFO mode, the OE bit is set when a new character arrives in the receiver before the previous character was read from the RBR. When this happens, the data in the RBR is overwritten. In the FIFO mode, an overrun error occurs when the FIFO is full and a new character arrives at the receiver. The data in the FIFO is retained and the data in the receive shift register is lost. 
0: no overrun error 
1: overrun error Reading the LSR clears the OE bit.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_overrun</name>
                  <description>no overrun error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>overrun</name>
                  <description>overrun error Reading the LSR clears the OE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DR</name>
              <description>Data Ready This is used to indicate that the receiver contains at least one character in the RBR or the receiver FIFO. 
0: no data ready 
1: data ready This bit is cleared when the RBR is read in non-FIFO mode, or when the receiver FIFO is empty, in FIFO mode.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_data</name>
                  <description>no data ready</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>data</name>
                  <description>data ready This bit is cleared when the RBR is read in non-FIFO mode, or when the receiver FIFO is empty, in FIFO mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_MCR</name>
          <description>UART Modem Control Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF3</resetMask>
          <fields>
            <field>
              <name>UART_FUNCTION</name>
              <description>Select IrDA or RS485 00:UART Mode 01:IrDA SIR Mode 10:RS485 Mode 11:Reserved</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFCE</name>
              <description>Auto Flow Control Enable When FIFOs are enabled and the Auto Flow Control Enable (AFCE) bit is set, Auto Flow Control features are enabled. 
0: Auto Flow Control mode disabled 
1: Auto Flow Control mode enabled</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>Auto Flow Control mode disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>Auto Flow Control mode enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOOP</name>
              <description>Loop Back Mode 
0: Normal Mode 
1: Loop Back Mode This is used to put the UART into a diagnostic mode for test purposes. If operating in UART mode (SIR_MODE != Enabled or not active, MCR[6] is set to zero), data on the sout line is held high, while serial data output is looped back to the sin line, internally. In this mode all the interrupts are fully functional. Also, in loopback mode, the modem control inputs (dsr_n, cts_n, ri_n, dcd_n) are disconnected and the modem control outputs (dtr_n, rts_n, out1_n, out2_n) are looped back to the inputs, internally. If operating in infrared mode (SIR_MODE == Enabled AND active, MCR[6] is set to one), data on the sir_out_n line is held low, while serial data output is inverted and looped back to the sir_in line.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal Mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Loop</name>
                  <description>Loop Back Mode This is used to put the UART into a diagnostic mode for test purposes. If operating in UART mode (SIR_MODE != Enabled or not active, MCR[6] is set to zero), data on the sout line is held high, while serial data output is looped back to the sin line, internally. In this mode all the interrupts are fully functional. Also, in loopback mode, the modem control inputs (dsr_n, cts_n, ri_n, dcd_n) are disconnected and the modem control outputs (dtr_n, rts_n, out1_n, out2_n) are looped back to the inputs, internally. If operating in infrared mode (SIR_MODE == Enabled AND active, MCR[6] is set to one), data on the sir_out_n line is held low, while serial data output is inverted and looped back to the sir_in line.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RTS</name>
              <description>Request to Send This is used to directly control the Request to Send (rts_n) output. The RTS (rts_n) output is used to inform the modem or data set that the UART is ready to exchange data. When Auto RTS Flow Control is not enabled (MCR[5] is set to zero), the rts_n signal is set low by programming MCR[1] (RTS) to a high. In Auto Flow Control, AFCE_MODE == Enabled and active (MCR[5] is set to one) and FIFOs enable (FCR[0] is set to one), the rts_n output is controlled in the same way, but is also gated with the receiver FIFO threshold trigger (rts_n is inactive high when above the threshold). The rts_n signal is de-asserted when MCR[1] is set low. 
0: rts_n de-asserted (logic 1) 
1: rts_n asserted (logic 0) Note that in Loopback mode (MCR[4] is set to one), the rts_n output is held inactive high while the value of this location is internally looped back to an input.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>n_deasserted</name>
                  <description>rts_n de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>n_asserted</name>
                  <description>rts_n asserted (logic 0) Note that in Loopback mode (MCR[4] is set to one), the rts_n output is held inactive high while the value of this location is internally looped back to an input.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DTR</name>
              <description>Data Terminal Ready This is used to directly control the Data Terminal Ready (dtr_n) output. The value written to this location is inverted and driven out on dtr_n. 
0: dtr_n de-asserted (logic 1) 
1: dtr_n asserted (logic 0) The Data Terminal Ready output is used to inform the modem or data set that the UART is ready to establish communications. Note that in Loopback mode (MCR[4] is set to one), the dtr_n output is held inactive high while the value of this location is internally looped back to an input.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>n_deasserted</name>
                  <description>dtr_n de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>n_asserted</name>
                  <description>dtr_n asserted (logic 0) The Data Terminal Ready output is used to inform the modem or data set that the UART is ready to establish communications. Note that in Loopback mode (MCR[4] is set to one), the dtr_n output is held inactive high while the value of this location is internally looped back to an input.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_MSR</name>
          <description>UART Modem Status Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DCD</name>
              <description>Line State of Data Carrier Detect This is used to indicate the current state of the modem control line dcd_n. This bit is the complement of dcd_n. When the Data Carrier Detect input (dcd_n) is asserted it is an indication that the carrier has been detected by the modem or data set. 
0: dcd_n input is de-asserted (logic 1) 
1: dcd_n input is asserted (logic 0)</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>dcd_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>dcd_n input is asserted (logic 0)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RI</name>
              <description>Line State of Ring Indicator This is used to indicate the current state of the modem control line ri_n. This bit is the complement of ri_n. When the Ring Indicator input (ri_n) is asserted it is an indication that a telephone ringing signal has been received by the modem or data set. 
0: ri_n input is de-asserted (logic 1) 
1: ri_n input is asserted (logic 0)</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>ri_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>ri_n input is asserted (logic 0)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DSR</name>
              <description>Line State of Data Set Ready This is used to indicate the current state of the modem control line dsr_n. This bit is the complement of dsr_n. When the Data Set Ready input (dsr_n) is asserted it is an indication that the modem or data set is ready to establish communications with UART. 
0: dsr_n input is de-asserted (logic 1) 
1: dsr_n input is asserted (logic 0) In Loopback Mode (MCR[4] is set to 1), DSR is the same as MCR[0] (DTR).</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>dsr_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>dsr_n input is asserted (logic 0) In Loopback Mode (MCR[4] is set to 1), DSR is the same as MCR[0] (DTR).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CTS</name>
              <description>Line State of Clear To Send This is used to indicate the current state of the modem control line cts_n. This bit is the complement of cts_n. When the Clear to Send input (cts_n) is asserted it is an indication that the modem or data set is ready to exchange data with UART. 
0: cts_n input is de-asserted (logic 1) 
1: cts_n input is asserted (logic 0) In Loopback Mode (MCR[4] = 1), CTS is the same as MCR[1] (RTS).</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>cts_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>cts_n input is asserted (logic 0) In Loopback Mode (MCR[4] = 1), CTS is the same as MCR[1] (RTS).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDCD</name>
              <description>Delta Data Carrier Detect This is used to indicate that the modem control line dcd_n has changed since the last time the MSR was read. 
0: no change on dcd_n since last read of MSR 
1: change on dcd_n since last read of MSR Reading the MSR clears the DDCD bit. Note: If the DDCD bit is not set and the dcd_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDCD bit is set when the reset is removed if the dcd_n signal remains asserted.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on dcd_n since last read of MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on dcd_n since last read of MSR Reading the MSR clears the DDCD bit. Note: If the DDCD bit is not set and the dcd_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDCD bit is set when the reset is removed if the dcd_n signal remains asserted.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TERI</name>
              <description>Trailing Edge Ring Indicator This is used to indicate that a change on the input ri_n (from an active-low to an inactive-high state) has occurred since the last time the MSR was read. 
0: no change on ri_n since last read of MSR 
1: change on ri_n since last read of MSR Reading the MSR clears the TERI bit.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on ri_n since last read of MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on ri_n since last read of MSR Reading the MSR clears the TERI bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDSR</name>
              <description>Delta Data Set Ready This is used to indicate that the modem control line dsr_n has changed since the last time the MSR was read. 
0: no change on dsr_n since last read of MSR 
1: change on dsr_n since last read of MSR Reading the MSR clears the DDSR bit. In Loopback Mode (MCR[4] = 1), DDSR reflects changes on MCR[0] (DTR). Note: If the DDSR bit is not set and the dsr_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDSR bit is set when the reset is removed if the dsr_n signal remains asserted.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on dsr_n since last read of MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on dsr_n since last read of MSR Reading the MSR clears the DDSR bit. In Loopback Mode (MCR[4] = 1), DDSR reflects changes on MCR[0] (DTR). Note: If the DDSR bit is not set and the dsr_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDSR bit is set when the reset is removed if the dsr_n signal remains asserted.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DCTS</name>
              <description>Delta Clear to Send This is used to indicate that the modem control line cts_n has changed since the last time the MSR was read. 
0: no change on ctsdsr_n since last read of MSR 
1: change on ctsdsr_n since last read of MSR Reading the MSR clears the DCTS bit. In Loopback Mode (MCR[4] = 1), DCTS reflects changes on MCR[1] (RTS). Note: If the DCTS bit is not set and the cts_n signal is asserted (low) and a reset occurs (software or otherwise), then the DCTS bit is set when the reset is removed if the cts_n signal remains asserted.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on ctsdsr_n since last read of MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on ctsdsr_n since last read of MSR Reading the MSR clears the DCTS bit. In Loopback Mode (MCR[4] = 1), DCTS reflects changes on MCR[1] (RTS). Note: If the DCTS bit is not set and the cts_n signal is asserted (low) and a reset occurs (software or otherwise), then the DCTS bit is set when the reset is removed if the cts_n signal remains asserted.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RBR</name>
          <description>UART Receive Buffer Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RBR</name>
              <description>Receiver Buffer Register Data byte received on the serial input port (sin) in UART mode, or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line Status Register (LCR) is set. If in FIFO mode and FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register can not read before the next data character arrives, then the data already in the FIFO is preserved, but any incoming data are lost and an overrun error occurs.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RFL</name>
          <description>UART Receive FIFO Level Register</description>
          <addressOffset>0x84</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>RFL</name>
              <description>Receive FIFO Level The bit indicates the number of data entries in the receive FIFO.</description>
              <bitRange>[8:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_SCH</name>
          <description>UART Scratch Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>SCRATCH_REG</name>
              <description>Scratch Register This register is for programmers to use as a temporary storage space. It has no defined purpose in the UART.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_TFL</name>
          <description>UART Transmit FIFO Level Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>TFL</name>
              <description>Transmit FIFO Level The bit indicates the number of data entries in the transmit FIFO.</description>
              <bitRange>[8:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_THR</name>
          <description>UART Transmit Holding Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>THR</name>
              <description>Transmit Holding Register Data be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If in FIFO mode and FIFOs are enabled (FCR[0] = 1) and THRE is set, 16 number of characters data may be written to the THR before the FIFO is full. When the FIFO is full, any write data results in the write data being lost.</description>
              <bitRange>[7:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_USR</name>
          <description>UART Status Register</description>
          <addressOffset>0x7C</addressOffset>
          <resetValue>0x6</resetValue>
          <resetMask>0x1F</resetMask>
          <fields>
            <field>
              <name>RFF</name>
              <description>Receive FIFO Full This is used to indicate that the receive FIFO is completely full. 
0: Receive FIFO not full 
1: Receive FIFO Full This bit is cleared when the RX FIFO is no longer full.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Receive_FIFO_not_full</name>
                  <description>Receive FIFO not full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Receive_FIFO_Full</name>
                  <description>Receive FIFO Full This bit is cleared when the RX FIFO is no longer full.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFNE</name>
              <description>Receive FIFO Not Empty This is used to indicate that the receive FIFO contains one or more entries. 
0: Receive FIFO is empty 
1: Receive FIFO is not empty This bit is cleared when the RX FIFO is empty.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <description>Receive FIFO is empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_empty</name>
                  <description>Receive FIFO is not empty This bit is cleared when the RX FIFO is empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFE</name>
              <description>Transmit FIFO Empty This is used to indicate that the transmit FIFO is completely empty. 
0: Transmit FIFO is not empty 
1: Transmit FIFO is empty This bit is cleared when the TX FIFO is no longer empty.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_empty</name>
                  <description>Transmit FIFO is not empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>empty</name>
                  <description>Transmit FIFO is empty This bit is cleared when the TX FIFO is no longer empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFNF</name>
              <description>Transmit FIFO Not Full This is used to indicate that the transmit FIFO in not full. 
0: Transmit FIFO is full 
1: Transmit FIFO is not full This bit is cleared when the TX FIFO is full.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>full</name>
                  <description>Transmit FIFO is full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_full</name>
                  <description>Transmit FIFO is not full This bit is cleared when the TX FIFO is full.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUSY</name>
              <description>UART Busy Bit 
0: Idle or inactive 
1: Busy</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle or inactive</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>UART4</name>
      <description>UART4</description>
      <groupName>generic</groupName>
      <baseAddress>0x5001000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>BUS_IDLE_CHK</name>
          <description>UART RS485 Bus Idle Check Register</description>
          <addressOffset>0xC8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>BUS_IDLE_CHK_EN</name>
              <description>0: Disable bus idle check function 
1: Enable bus idle check function</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable bus idle check function</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable bus idle check function</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUS_STATUS</name>
              <description>The Flag of Bus Status 0:Idle 1:Busy</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ADJ_TIME</name>
              <description>Bus Idle Time The unit is 8*16*Tclk.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RS485_ADDR_MATCH</name>
          <description>UART RS485 Address Match Register</description>
          <addressOffset>0xC4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>ADDR_MATCH</name>
              <description>The matching address uses in AAD mode. Note: It is only available for AAD.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TX_DLY</name>
          <description>UART TX Delay Register</description>
          <addressOffset>0xCC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLY</name>
              <description>The delay time between the last stop bit and the next start bit. The unit is 16*Tclk. It is used to control the space between two bytes in TX.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_485_CTL</name>
          <description>UART RS485 Control and Status Register</description>
          <addressOffset>0xC0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x6F</resetMask>
          <fields>
            <field>
              <name>AAD_ADDR_F</name>
              <description>In AAD mode, when UART receives an address byte and the byte is the same as RS485_ADDR_MATCH, this bit will be set to 1. If RS485 interrupt is enabled, the RS485 interrupt will arrive. Write 1 to clear this bit and reset the RS485 interrupt.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RS485_ADDR_DET_F</name>
              <description>This is a flag of the detected address bytes. When UART receives an address byte, this bit will be set to 1. If the RS485 Interrupt is enabled, the RS485 interrupt will arrive. 1:An address byte is detected 0:No address byte is detected Write 1 to clear this bit and reset the RS485 interrupt.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RX_BF_ADDR</name>
              <description>In NMM mode, If setting this bit to 1, UART will receive all the bytes into FIFO before receiving an address byte. If setting to 0, it will not. 1:Receive 0:Not Receive</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RX_AF_ADDR</name>
              <description>In NMM mode, if setting this bit to 1, UART will receive all the bytes into FIFO after receiving an address byte. If setting to 0, it will not. 1:Receive 0:Not Receive</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RS485_SLAVE_MODE_SEL</name>
              <description>RS485 Slave Mode 
00: Normal Multidrop Operation(NMM) 
01: Auto Address Detection Operation(AAD) 
10: Reserved 
11: Reserved</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal Multidrop Operation(NMM)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Auto</name>
                  <description>Auto Address Detection Operation(AAD)</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DBG_DLH</name>
          <description>UART Debug DLH Register</description>
          <addressOffset>0xB4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DEBUG</name>
              <description>DLH</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DBG_DLL</name>
          <description>UART Debug DLL Register</description>
          <addressOffset>0xB0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DEBUG</name>
              <description>DLL</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DLH</name>
          <description>UART Divisor Latch High Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLH</name>
              <description>Divisor Latch High Upper 8 bits of a 16 bits, read/write, Divisor Latch Register contains the baud rate divisor for the UART. This register may only be accessed when the DLAB bit (LCR[7]) is set and the UART is not busy (USR[0] is zero). The output baud rate is equal to the serial clock (sclk) frequency divided by sixteen times the value of the baud rate divisor, as follows: baud rate = (serial clock freq) / (16 * divisor). Note that when the Divisor Latch Registers (DLL and DLH) is set to zero, the baud clock is disabled and no serial communications occur. Also, once the DLH is set, at least 8 clock cycles of the slowest UART clock should be allowed to pass before transmitting or receiving data.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DLL</name>
          <description>UART Divisor Latch Low Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLL</name>
              <description>Divisor Latch Low Lower 8 bits of a 16 bits, read/write, Divisor Latch Register contains the baud rate divisor for the UART. This register may only be accessed when the DLAB bit (LCR[7]) is set and the UART is not busy (USR[0] is zero). The output baud rate is equal to the serial clock (sclk) frequency divided by sixteen times the value of the baud rate divisor, as follows: baud rate = (serial clock freq) / (16 * divisor). Note that when the Divisor Latch Registers (DLL and DLH) are set to zero, the baud clock is disabled and no serial communications occur. Also, once the DLL is set, at least 8 clock cycles of the slowest UART clock should be allowed to pass before transmitting or receiving data.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_FCR</name>
          <description>UART FIFO Control Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RT</name>
              <description>RCVR Trigger This is used to select the trigger level in the receiver FIFO when the Received Data Available Interrupt is generated. In auto flow control mode it is used to determine when the rts_n signal is de-asserted. It also determines when the dma_rx_req_n signal is asserted in certain modes of operation. 
00: 1 character in the FIFO 
01: FIFO 25% full 
10: FIFO 50% full 
11: FIFO-2 less than full</description>
              <bitRange>[7:6]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_character</name>
                  <description>1 character in the FIFO</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_25_percent__full</name>
                  <description>FIFO 25% full</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_50_percent__full</name>
                  <description>FIFO 50% full</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_minus_2_less</name>
                  <description>FIFO-2 less than full</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFT</name>
              <description>TX Empty Trigger This is used to select the empty threshold level when the THRE Interrupts are generated and the mode is active. It also determines when the dma_tx_req_n signal is asserted in certain modes of operation. 
00: FIFO empty 
01: 2 characters in the FIFO 
10: FIFO 25% full 
11: FIFO 50% full</description>
              <bitRange>[5:4]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_empty</name>
                  <description>FIFO empty</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2_characters</name>
                  <description>2 characters in the FIFO</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_25_percent__full</name>
                  <description>FIFO 25% full</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_50_percent__full</name>
                  <description>FIFO 50% full</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMAM</name>
              <description>DMA Mode 
0: Mode 0 In this mode, if PTE is high and TX FIFO is enabled, the TX DMA request will send when TFL is less than or equal to FIFO Trigger Level. If PTE is high and TX FIFO is disabled, the TX DMA request will send when THRE is empty. If PTE is low, the TX DMA request will send when the TX FIFO is empty. If dma_pte_rx is high and RX FIFO is enabled, the rx drq will send when RFL is equal to or more than FIFO Trigger Level. 
1: Mode 1 In this mode, if TX FIFO is enabled and the PTE is high, the TX DMA request will send when TFL is less than or equal to FIFO Trigger Level. If PTE is low, the TX DMA request will send when TX FIFO is empty and the request stops only when TX FIFO is full. If RFL is equal to or more than FIFO Trigger Level, the rx drq will be set to 1, in otherwise, it will be set to 0.</description>
              <bitRange>[3:3]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mode_0</name>
                  <description>Mode 0 In this mode, if PTE is high and TX FIFO is enabled, the TX DMA request will send when TFL is less than or equal to FIFO Trigger Level. If PTE is high and TX FIFO is disabled, the TX DMA request will send when THRE is empty. If PTE is low, the TX DMA request will send when the TX FIFO is empty. If dma_pte_rx is high and RX FIFO is enabled, the rx drq will send when RFL is equal to or more than FIFO Trigger Level.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Mode_1</name>
                  <description>Mode 1 In this mode, if TX FIFO is enabled and the PTE is high, the TX DMA request will send when TFL is less than or equal to FIFO Trigger Level. If PTE is low, the TX DMA request will send when TX FIFO is empty and the request stops only when TX FIFO is full. If RFL is equal to or more than FIFO Trigger Level, the rx drq will be set to 1, in otherwise, it will be set to 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>XFIFOR</name>
              <description>XMIT FIFO Reset The bit resets the control portion of the transmit FIFO and treats the FIFO as empty. This also de-asserts the DMA TX request. It is 'self-clearing'. It is not necessary to clear this bit.</description>
              <bitRange>[2:2]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>RFIFOR</name>
              <description>RCVR FIFO Reset The bit resets the control portion of the receive FIFO and treats the FIFO as empty. This also de-asserts the DMA RX request. It is 'self-clearing'. It is not necessary to clear this bit.</description>
              <bitRange>[1:1]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>FIFOE</name>
              <description>Enable FIFOs The bit enables/disables the transmit (XMIT) and receive (RCVR) FIFOs. Whenever the value of this bit is changed, both the XMIT and RCVR controller portion of FIFOs is reset.</description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_HALT</name>
          <description>UART Halt TX Register</description>
          <addressOffset>0xA4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF7</resetMask>
          <fields>
            <field>
              <name>PTE</name>
              <description>The sending of TX_REQ. In DMA1 mode (FIFO on), if PTE is set to 1, when TFL is less than trig, send the DMA request. If PTE is set to 0, when FIFO is empty, send the DMA request. The DMA request will stop when FIFO is full. In DMA0 mode, if PTE is set to 1 and FIFO is on, when TFL is less than trig, send DMA request. If PTE is set to 1 and FIFO is off, when THRE is empty, send DMA request. If PTE is set to 0, when FIFO is empty, send DMA request.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMA_PTE_RX</name>
              <description>The sending of RX_DRQ. In DMA1 mode, when RFL is more than or equal to trig or receive timeout, send DRQ. In DMA0 mode, if DMA_PTE_RX is 1 and FIFO is on, when RFL is more than trig, send DRQ. In other cases, once the receive data is valid, send DRQ.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SIR_RX_INVERT</name>
              <description>SIR Receiver Pulse Polarity Invert 
0: Not invert receiver signal 
1: Invert receiver signal</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert receiver signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert receiver signal</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SIR_TX_INVERT</name>
              <description>SIR Transmit Pulse Polarity Invert 
0: Not invert transmit pulse 
1: Invert transmit pulse</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert transmit pulse</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert transmit pulse</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHANGE_UPDATE</name>
              <description>After the user uses HALT[1] to change the baud rate or LCR configuration, write 1 to update the configuration and wait this bit to self-clear to 0 to finish update process. Writing 0 to this bit has no effect. 
1: Update trigger, Self clear to 0 when finish update.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Update</name>
                  <description>Update trigger, Self clear to 0 when finish update.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHCFG_AT_BUSY</name>
              <description>This is an enable bit for the user to change LCR register configuration and baud rate register (DLH and DLL) when the UART is busy. 
1: Enable change when busy</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable change when busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HALT_TX</name>
              <description>Halt TX This register is used to halt transmissions for testing, so that the transmit FIFO can be filled by the master when FIFOs are implemented and enabled. 0 : Halt TX disabled 1 : Halt TX enabled Note: If FIFOs are not enabled, the setting has no effect on operation.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_HSK</name>
          <description>UART DMA Handshake Configuration Register</description>
          <addressOffset>0x88</addressOffset>
          <resetValue>0xE5</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>HANDSHAKE</name>
              <description>Handshake configuration 
0xA5: DMA wait cycle mode 
0xE5: DMA handshake mode</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DMA_wait_cycle</name>
                  <description>DMA wait cycle mode</description>
                  <value>0xA5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_handshake_mode</name>
                  <description>DMA handshake mode</description>
                  <value>0xE5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_IER</name>
          <description>UART Interrupt Enable Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x9F</resetMask>
          <fields>
            <field>
              <name>PTIME</name>
              <description>Programmable THRE Interrupt Mode Enable This is used to enable/disable the generation of THRE Interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RS485_INT_EN</name>
              <description>RS485 Interrupt Enable 0:Disable 1:Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EDSSI</name>
              <description>Enable Modem Status Interrupt This is used to enable/disable the generation of Modem Status Interrupt. This is the fourth highest priority interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ELSI</name>
              <description>Enable Receiver Line Status Interrupt This is used to enable/disable the generation of Receiver Line Status Interrupt. This is the highest priority interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ETBEI</name>
              <description>Enable Transmit Holding Register Empty Interrupt This is used to enable/disable the generation of Transmitter Holding Register Empty Interrupt. This is the third highest priority interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ERBFI</name>
              <description>Enable Received Data Available Interrupt This is used to enable/disable the generation of Received Data Available Interrupt and the Character Timeout Interrupt (if in FIFO mode and FIFOs enabled). These are the second highest priority interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_IIR</name>
          <description>UART Interrupt Identity Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0xCF</resetMask>
          <fields>
            <field>
              <name>FEFLAG</name>
              <description>FIFOs Enable Flag This is used to indicate whether the FIFOs are enabled or disabled. 
00: Disable 
11: Enable</description>
              <bitRange>[7:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IID</name>
              <description>Interrupt ID This indicates the highest priority pending interrupt which can be one of the following types: 
0000: modem status 
0001: no interrupt pending 
0010: THR empty 
0011: RS485 Interrupt 
0100: received data available 
0110: receiver line status 
0111: busy detect 
1100: character timeout The bit 3 indicates an interrupt can only occur when the FIFOs are enabled and used to distinguish a Character Timeout condition interrupt.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>modem_status</name>
                  <description>modem status</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>no_interrupt</name>
                  <description>no interrupt pending</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>THR_empty</name>
                  <description>THR empty</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RS485</name>
                  <description>RS485 Interrupt</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>received_data</name>
                  <description>received data available</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>receiver_line</name>
                  <description>receiver line status</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy_detect</name>
                  <description>busy detect</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>character_timeout</name>
                  <description>character timeout The bit 3 indicates an interrupt can only occur when the FIFOs are enabled and used to distinguish a Character Timeout condition interrupt.</description>
                  <value>0b1100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LCR</name>
          <description>UART Line Control Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLAB</name>
              <description>Divisor Latch Access Bit It is writeable only when UART is not busy (USR[0] is zero) and always readable. This bit is used to enable reading and writing of the Divisor Latch register (DLL and DLH) to set the baud rate of the UART. This bit must be cleared after initial baud rate setup in order to access other registers. 
0: Select RX Buffer Register (RBR) / TX Holding Register(THR) and Interrupt Enable Register (IER) 
1: Select Divisor Latch LS Register (DLL) and Divisor Latch MS Register (DLM)</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Select_RX</name>
                  <description>Select RX Buffer Register (RBR) / TX Holding Register(THR) and Interrupt Enable Register (IER)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Select_Divisor</name>
                  <description>Select Divisor Latch LS Register (DLL) and Divisor Latch MS Register (DLM)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BC</name>
              <description>Break Control Bit This is used to cause a break condition to be transmitted to the receiving device. If setting to 0, the serial output is forced to the spacing (logic 0) state. When not in Loopback mode, as determined by MCR[4], the sout line is forced low until the Break bit is cleared. If SIR_MODE is enabled and active (MCR[6] set to one) the sir_out_n line is continuously pulsed. When in Loopback mode, the break condition is internally looped back to the receiver and the sir_out_n line is forced low.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EPS</name>
              <description>Even Parity Select It is writeable only when UART is not busy (USR[0] is zero) and always writable/readable. This is used to select between even and odd parity, when parity is enabled (PEN set to one). Setting the LCR[5] is unset to reverse the LCR[4]. 
00: Odd Parity 
01: Even Parity 
1X: Reverse LCR[4] In RS485 mode, it is the 9 bit--address bit. 11:9 bit = 0, indicates that this is a data byte. 10:9 bit = 1, indicates that this is an address byte. Note: When using this function, PEN(LCR[3]) must set to 1.</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Odd</name>
                  <description>Odd Parity</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Even</name>
                  <description>Even Parity</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reverse</name>
                  <description>Reverse LCR[4] In RS485 mode, it is the 9 bit--address bit. 11:9 bit = 0, indicates that this is a data byte. 10:9 bit = 1, indicates that this is an address byte. Note: When using this function, PEN(LCR[3]) must set to 1.</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PEN</name>
              <description>Parity Enable It is writeable only when UART is not busy (USR[0] is zero) and always readable. This bit is used to enable and disable parity generation and detection in transmitted and received serial character respectively. 
0: Parity disabled 
1: Parity enabled</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Parity_disabled</name>
                  <description>Parity disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Parity_enabled</name>
                  <description>Parity enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STOP</name>
              <description>Number of stop bits It is writeable only when UART is not busy (USR[0] is zero) and always readable. This is used to select the number of stop bits per character that the peripheral transmits and receives. If setting to 0, one stop bit is transmitted in the serial data. If setting to 1 and the data bits are set to 5 (LCR[1:0] set to zero) one and a half stop bits is transmitted. Otherwise, two stop bits are transmitted. Note that regardless of the number of stop bits selected, the receiver checks only the first stop bit. 
0: 1 stop bit 
1: 1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 stop bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_5</name>
                  <description>1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DLS</name>
              <description>Data Length Select It is writeable only when UART is not busy (USR[0] is zero) and always readable. This is used to select the number of data bits per character that the peripheral transmits and receives. The number of bit that may be selected areas follows: 
00: 5 bits 
01: 6 bits 
10: 7 bits 
11: 8 bits</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_5_bits</name>
                  <description>5 bits</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_6_bits</name>
                  <description>6 bits</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_7_bits</name>
                  <description>7 bits</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_bits</name>
                  <description>8 bits</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LSR</name>
          <description>UART Line Status Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x60</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>FIFOERR</name>
              <description>RX Data Error in FIFO When FIFOs are disabled, this bit is always 0. When FIFOs are enabled, this bit is set to `1` when there is at least one PE, FE, or BI in the RX FIFO. It is cleared by a read from the LSR register provided, there are no subsequent errors in the FIFO.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TEMT</name>
              <description>Transmitter Empty If the FIFOs are disabled, this bit is set to "1" whenever the TX Holding Register and the TX Shift Register are empty. If the FIFOs are enabled, this bit is set whenever the TX FIFO and the TX Shift Register are empty. In both cases, this bit is cleared when a byte is written to the TX data channel.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>THRE</name>
              <description>TX Holding Register Empty If the FIFOs are disabled, this bit is set to "1" whenever the TX Holding Register is empty and ready to accept new data and it is cleared when the CPU writes to the TX Holding Register. If the FIFOs are enabled, this bit is set to "1" whenever the TX FIFO is empty and it is cleared when at least one byte is written to the TX FIFO.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>BI</name>
              <description>Break Interrupt This is used to indicate the detection of a break sequence on the serial input data. If in UART mode (SIR_MODE == Disabled), it is set whenever the serial input, sir_in, is held in a logic '0' state for longer than the sum of + + + . If in infrared mode (SIR_MODE == Enabled), it is set whenever the serial input, sir_in, is continuously pulsed to logic '0' for longer than the sum of + + + . A break condition on serial input causes one and only one character, consisting of all zeros, to be received by the UART. In the FIFO mode, the character associated with the break condition is carried through the FIFO and is revealed when the character is at the top of the FIFO. Reading the LSR clears the BI bit. In the non-FIFO mode, the BI indication occurs immediately and persists until the LSR is read.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FE</name>
              <description>Framing Error This is used to indicate the occurrence of a framing error in the receiver. A framing error occurs when the receiver does not detect a valid STOP bit in the received data. In the FIFO mode, since the framing error is associated with a character received, it is revealed when the character with the framing error is at the top of the FIFO. When a framing error occurs, the UART tries to resynchronize. It does this by assuming that the error was due to the start bit of the next character and then continues receiving the other bit i.e. data, and/or parity and stop. It should be noted that the Framing Error (FE) bit (LSR[3]) is set if a break interrupt has occurred, as indicated by Break Interrupt (BI) bit (LSR[4]). 
0: no framing error 1:framing error Reading the LSR clears the FE bit.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_framing</name>
                  <description>no framing error 1:framing error Reading the LSR clears the FE bit.</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE</name>
              <description>Parity Error This is used to indicate the occurrence of a parity error in the receiver if the Parity Enable (PEN) bit (LCR[3]) is set. In the FIFO mode, since the parity error is associated with a character received, it is revealed when the character with the parity error arrives at the top of the FIFO. It should be noted that the Parity Error (PE) bit (LSR[2]) is set if a break interrupt has occurred, as indicated by Break Interrupt (BI) bit (LSR[4]). 
0: no parity error 
1: parity error Reading the LSR clears the PE bit.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_parity</name>
                  <description>no parity error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>parity</name>
                  <description>parity error Reading the LSR clears the PE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OE</name>
              <description>Overrun Error This occurs if a new data character was received before the previous data was read. In the non-FIFO mode, the OE bit is set when a new character arrives in the receiver before the previous character was read from the RBR. When this happens, the data in the RBR is overwritten. In the FIFO mode, an overrun error occurs when the FIFO is full and a new character arrives at the receiver. The data in the FIFO is retained and the data in the receive shift register is lost. 
0: no overrun error 
1: overrun error Reading the LSR clears the OE bit.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_overrun</name>
                  <description>no overrun error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>overrun</name>
                  <description>overrun error Reading the LSR clears the OE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DR</name>
              <description>Data Ready This is used to indicate that the receiver contains at least one character in the RBR or the receiver FIFO. 
0: no data ready 
1: data ready This bit is cleared when the RBR is read in non-FIFO mode, or when the receiver FIFO is empty, in FIFO mode.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_data</name>
                  <description>no data ready</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>data</name>
                  <description>data ready This bit is cleared when the RBR is read in non-FIFO mode, or when the receiver FIFO is empty, in FIFO mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_MCR</name>
          <description>UART Modem Control Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF3</resetMask>
          <fields>
            <field>
              <name>UART_FUNCTION</name>
              <description>Select IrDA or RS485 00:UART Mode 01:IrDA SIR Mode 10:RS485 Mode 11:Reserved</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFCE</name>
              <description>Auto Flow Control Enable When FIFOs are enabled and the Auto Flow Control Enable (AFCE) bit is set, Auto Flow Control features are enabled. 
0: Auto Flow Control mode disabled 
1: Auto Flow Control mode enabled</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>Auto Flow Control mode disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>Auto Flow Control mode enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOOP</name>
              <description>Loop Back Mode 
0: Normal Mode 
1: Loop Back Mode This is used to put the UART into a diagnostic mode for test purposes. If operating in UART mode (SIR_MODE != Enabled or not active, MCR[6] is set to zero), data on the sout line is held high, while serial data output is looped back to the sin line, internally. In this mode all the interrupts are fully functional. Also, in loopback mode, the modem control inputs (dsr_n, cts_n, ri_n, dcd_n) are disconnected and the modem control outputs (dtr_n, rts_n, out1_n, out2_n) are looped back to the inputs, internally. If operating in infrared mode (SIR_MODE == Enabled AND active, MCR[6] is set to one), data on the sir_out_n line is held low, while serial data output is inverted and looped back to the sir_in line.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal Mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Loop</name>
                  <description>Loop Back Mode This is used to put the UART into a diagnostic mode for test purposes. If operating in UART mode (SIR_MODE != Enabled or not active, MCR[6] is set to zero), data on the sout line is held high, while serial data output is looped back to the sin line, internally. In this mode all the interrupts are fully functional. Also, in loopback mode, the modem control inputs (dsr_n, cts_n, ri_n, dcd_n) are disconnected and the modem control outputs (dtr_n, rts_n, out1_n, out2_n) are looped back to the inputs, internally. If operating in infrared mode (SIR_MODE == Enabled AND active, MCR[6] is set to one), data on the sir_out_n line is held low, while serial data output is inverted and looped back to the sir_in line.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RTS</name>
              <description>Request to Send This is used to directly control the Request to Send (rts_n) output. The RTS (rts_n) output is used to inform the modem or data set that the UART is ready to exchange data. When Auto RTS Flow Control is not enabled (MCR[5] is set to zero), the rts_n signal is set low by programming MCR[1] (RTS) to a high. In Auto Flow Control, AFCE_MODE == Enabled and active (MCR[5] is set to one) and FIFOs enable (FCR[0] is set to one), the rts_n output is controlled in the same way, but is also gated with the receiver FIFO threshold trigger (rts_n is inactive high when above the threshold). The rts_n signal is de-asserted when MCR[1] is set low. 
0: rts_n de-asserted (logic 1) 
1: rts_n asserted (logic 0) Note that in Loopback mode (MCR[4] is set to one), the rts_n output is held inactive high while the value of this location is internally looped back to an input.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>n_deasserted</name>
                  <description>rts_n de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>n_asserted</name>
                  <description>rts_n asserted (logic 0) Note that in Loopback mode (MCR[4] is set to one), the rts_n output is held inactive high while the value of this location is internally looped back to an input.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DTR</name>
              <description>Data Terminal Ready This is used to directly control the Data Terminal Ready (dtr_n) output. The value written to this location is inverted and driven out on dtr_n. 
0: dtr_n de-asserted (logic 1) 
1: dtr_n asserted (logic 0) The Data Terminal Ready output is used to inform the modem or data set that the UART is ready to establish communications. Note that in Loopback mode (MCR[4] is set to one), the dtr_n output is held inactive high while the value of this location is internally looped back to an input.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>n_deasserted</name>
                  <description>dtr_n de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>n_asserted</name>
                  <description>dtr_n asserted (logic 0) The Data Terminal Ready output is used to inform the modem or data set that the UART is ready to establish communications. Note that in Loopback mode (MCR[4] is set to one), the dtr_n output is held inactive high while the value of this location is internally looped back to an input.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_MSR</name>
          <description>UART Modem Status Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DCD</name>
              <description>Line State of Data Carrier Detect This is used to indicate the current state of the modem control line dcd_n. This bit is the complement of dcd_n. When the Data Carrier Detect input (dcd_n) is asserted it is an indication that the carrier has been detected by the modem or data set. 
0: dcd_n input is de-asserted (logic 1) 
1: dcd_n input is asserted (logic 0)</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>dcd_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>dcd_n input is asserted (logic 0)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RI</name>
              <description>Line State of Ring Indicator This is used to indicate the current state of the modem control line ri_n. This bit is the complement of ri_n. When the Ring Indicator input (ri_n) is asserted it is an indication that a telephone ringing signal has been received by the modem or data set. 
0: ri_n input is de-asserted (logic 1) 
1: ri_n input is asserted (logic 0)</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>ri_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>ri_n input is asserted (logic 0)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DSR</name>
              <description>Line State of Data Set Ready This is used to indicate the current state of the modem control line dsr_n. This bit is the complement of dsr_n. When the Data Set Ready input (dsr_n) is asserted it is an indication that the modem or data set is ready to establish communications with UART. 
0: dsr_n input is de-asserted (logic 1) 
1: dsr_n input is asserted (logic 0) In Loopback Mode (MCR[4] is set to 1), DSR is the same as MCR[0] (DTR).</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>dsr_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>dsr_n input is asserted (logic 0) In Loopback Mode (MCR[4] is set to 1), DSR is the same as MCR[0] (DTR).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CTS</name>
              <description>Line State of Clear To Send This is used to indicate the current state of the modem control line cts_n. This bit is the complement of cts_n. When the Clear to Send input (cts_n) is asserted it is an indication that the modem or data set is ready to exchange data with UART. 
0: cts_n input is de-asserted (logic 1) 
1: cts_n input is asserted (logic 0) In Loopback Mode (MCR[4] = 1), CTS is the same as MCR[1] (RTS).</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>cts_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>cts_n input is asserted (logic 0) In Loopback Mode (MCR[4] = 1), CTS is the same as MCR[1] (RTS).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDCD</name>
              <description>Delta Data Carrier Detect This is used to indicate that the modem control line dcd_n has changed since the last time the MSR was read. 
0: no change on dcd_n since last read of MSR 
1: change on dcd_n since last read of MSR Reading the MSR clears the DDCD bit. Note: If the DDCD bit is not set and the dcd_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDCD bit is set when the reset is removed if the dcd_n signal remains asserted.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on dcd_n since last read of MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on dcd_n since last read of MSR Reading the MSR clears the DDCD bit. Note: If the DDCD bit is not set and the dcd_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDCD bit is set when the reset is removed if the dcd_n signal remains asserted.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TERI</name>
              <description>Trailing Edge Ring Indicator This is used to indicate that a change on the input ri_n (from an active-low to an inactive-high state) has occurred since the last time the MSR was read. 
0: no change on ri_n since last read of MSR 
1: change on ri_n since last read of MSR Reading the MSR clears the TERI bit.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on ri_n since last read of MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on ri_n since last read of MSR Reading the MSR clears the TERI bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDSR</name>
              <description>Delta Data Set Ready This is used to indicate that the modem control line dsr_n has changed since the last time the MSR was read. 
0: no change on dsr_n since last read of MSR 
1: change on dsr_n since last read of MSR Reading the MSR clears the DDSR bit. In Loopback Mode (MCR[4] = 1), DDSR reflects changes on MCR[0] (DTR). Note: If the DDSR bit is not set and the dsr_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDSR bit is set when the reset is removed if the dsr_n signal remains asserted.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on dsr_n since last read of MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on dsr_n since last read of MSR Reading the MSR clears the DDSR bit. In Loopback Mode (MCR[4] = 1), DDSR reflects changes on MCR[0] (DTR). Note: If the DDSR bit is not set and the dsr_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDSR bit is set when the reset is removed if the dsr_n signal remains asserted.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DCTS</name>
              <description>Delta Clear to Send This is used to indicate that the modem control line cts_n has changed since the last time the MSR was read. 
0: no change on ctsdsr_n since last read of MSR 
1: change on ctsdsr_n since last read of MSR Reading the MSR clears the DCTS bit. In Loopback Mode (MCR[4] = 1), DCTS reflects changes on MCR[1] (RTS). Note: If the DCTS bit is not set and the cts_n signal is asserted (low) and a reset occurs (software or otherwise), then the DCTS bit is set when the reset is removed if the cts_n signal remains asserted.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on ctsdsr_n since last read of MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on ctsdsr_n since last read of MSR Reading the MSR clears the DCTS bit. In Loopback Mode (MCR[4] = 1), DCTS reflects changes on MCR[1] (RTS). Note: If the DCTS bit is not set and the cts_n signal is asserted (low) and a reset occurs (software or otherwise), then the DCTS bit is set when the reset is removed if the cts_n signal remains asserted.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RBR</name>
          <description>UART Receive Buffer Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RBR</name>
              <description>Receiver Buffer Register Data byte received on the serial input port (sin) in UART mode, or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line Status Register (LCR) is set. If in FIFO mode and FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register can not read before the next data character arrives, then the data already in the FIFO is preserved, but any incoming data are lost and an overrun error occurs.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RFL</name>
          <description>UART Receive FIFO Level Register</description>
          <addressOffset>0x84</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>RFL</name>
              <description>Receive FIFO Level The bit indicates the number of data entries in the receive FIFO.</description>
              <bitRange>[8:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_SCH</name>
          <description>UART Scratch Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>SCRATCH_REG</name>
              <description>Scratch Register This register is for programmers to use as a temporary storage space. It has no defined purpose in the UART.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_TFL</name>
          <description>UART Transmit FIFO Level Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>TFL</name>
              <description>Transmit FIFO Level The bit indicates the number of data entries in the transmit FIFO.</description>
              <bitRange>[8:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_THR</name>
          <description>UART Transmit Holding Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>THR</name>
              <description>Transmit Holding Register Data be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If in FIFO mode and FIFOs are enabled (FCR[0] = 1) and THRE is set, 16 number of characters data may be written to the THR before the FIFO is full. When the FIFO is full, any write data results in the write data being lost.</description>
              <bitRange>[7:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_USR</name>
          <description>UART Status Register</description>
          <addressOffset>0x7C</addressOffset>
          <resetValue>0x6</resetValue>
          <resetMask>0x1F</resetMask>
          <fields>
            <field>
              <name>RFF</name>
              <description>Receive FIFO Full This is used to indicate that the receive FIFO is completely full. 
0: Receive FIFO not full 
1: Receive FIFO Full This bit is cleared when the RX FIFO is no longer full.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Receive_FIFO_not_full</name>
                  <description>Receive FIFO not full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Receive_FIFO_Full</name>
                  <description>Receive FIFO Full This bit is cleared when the RX FIFO is no longer full.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFNE</name>
              <description>Receive FIFO Not Empty This is used to indicate that the receive FIFO contains one or more entries. 
0: Receive FIFO is empty 
1: Receive FIFO is not empty This bit is cleared when the RX FIFO is empty.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <description>Receive FIFO is empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_empty</name>
                  <description>Receive FIFO is not empty This bit is cleared when the RX FIFO is empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFE</name>
              <description>Transmit FIFO Empty This is used to indicate that the transmit FIFO is completely empty. 
0: Transmit FIFO is not empty 
1: Transmit FIFO is empty This bit is cleared when the TX FIFO is no longer empty.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_empty</name>
                  <description>Transmit FIFO is not empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>empty</name>
                  <description>Transmit FIFO is empty This bit is cleared when the TX FIFO is no longer empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFNF</name>
              <description>Transmit FIFO Not Full This is used to indicate that the transmit FIFO in not full. 
0: Transmit FIFO is full 
1: Transmit FIFO is not full This bit is cleared when the TX FIFO is full.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>full</name>
                  <description>Transmit FIFO is full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_full</name>
                  <description>Transmit FIFO is not full This bit is cleared when the TX FIFO is full.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUSY</name>
              <description>UART Busy Bit 
0: Idle or inactive 
1: Busy</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle or inactive</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>UART5</name>
      <description>UART5</description>
      <groupName>generic</groupName>
      <baseAddress>0x5001400</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>BUS_IDLE_CHK</name>
          <description>UART RS485 Bus Idle Check Register</description>
          <addressOffset>0xC8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>BUS_IDLE_CHK_EN</name>
              <description>0: Disable bus idle check function 
1: Enable bus idle check function</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable bus idle check function</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable bus idle check function</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUS_STATUS</name>
              <description>The Flag of Bus Status 0:Idle 1:Busy</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ADJ_TIME</name>
              <description>Bus Idle Time The unit is 8*16*Tclk.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RS485_ADDR_MATCH</name>
          <description>UART RS485 Address Match Register</description>
          <addressOffset>0xC4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>ADDR_MATCH</name>
              <description>The matching address uses in AAD mode. Note: It is only available for AAD.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TX_DLY</name>
          <description>UART TX Delay Register</description>
          <addressOffset>0xCC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLY</name>
              <description>The delay time between the last stop bit and the next start bit. The unit is 16*Tclk. It is used to control the space between two bytes in TX.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_485_CTL</name>
          <description>UART RS485 Control and Status Register</description>
          <addressOffset>0xC0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x6F</resetMask>
          <fields>
            <field>
              <name>AAD_ADDR_F</name>
              <description>In AAD mode, when UART receives an address byte and the byte is the same as RS485_ADDR_MATCH, this bit will be set to 1. If RS485 interrupt is enabled, the RS485 interrupt will arrive. Write 1 to clear this bit and reset the RS485 interrupt.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RS485_ADDR_DET_F</name>
              <description>This is a flag of the detected address bytes. When UART receives an address byte, this bit will be set to 1. If the RS485 Interrupt is enabled, the RS485 interrupt will arrive. 1:An address byte is detected 0:No address byte is detected Write 1 to clear this bit and reset the RS485 interrupt.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RX_BF_ADDR</name>
              <description>In NMM mode, If setting this bit to 1, UART will receive all the bytes into FIFO before receiving an address byte. If setting to 0, it will not. 1:Receive 0:Not Receive</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RX_AF_ADDR</name>
              <description>In NMM mode, if setting this bit to 1, UART will receive all the bytes into FIFO after receiving an address byte. If setting to 0, it will not. 1:Receive 0:Not Receive</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RS485_SLAVE_MODE_SEL</name>
              <description>RS485 Slave Mode 
00: Normal Multidrop Operation(NMM) 
01: Auto Address Detection Operation(AAD) 
10: Reserved 
11: Reserved</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal Multidrop Operation(NMM)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Auto</name>
                  <description>Auto Address Detection Operation(AAD)</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DBG_DLH</name>
          <description>UART Debug DLH Register</description>
          <addressOffset>0xB4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DEBUG</name>
              <description>DLH</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DBG_DLL</name>
          <description>UART Debug DLL Register</description>
          <addressOffset>0xB0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DEBUG</name>
              <description>DLL</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DLH</name>
          <description>UART Divisor Latch High Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLH</name>
              <description>Divisor Latch High Upper 8 bits of a 16 bits, read/write, Divisor Latch Register contains the baud rate divisor for the UART. This register may only be accessed when the DLAB bit (LCR[7]) is set and the UART is not busy (USR[0] is zero). The output baud rate is equal to the serial clock (sclk) frequency divided by sixteen times the value of the baud rate divisor, as follows: baud rate = (serial clock freq) / (16 * divisor). Note that when the Divisor Latch Registers (DLL and DLH) is set to zero, the baud clock is disabled and no serial communications occur. Also, once the DLH is set, at least 8 clock cycles of the slowest UART clock should be allowed to pass before transmitting or receiving data.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DLL</name>
          <description>UART Divisor Latch Low Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLL</name>
              <description>Divisor Latch Low Lower 8 bits of a 16 bits, read/write, Divisor Latch Register contains the baud rate divisor for the UART. This register may only be accessed when the DLAB bit (LCR[7]) is set and the UART is not busy (USR[0] is zero). The output baud rate is equal to the serial clock (sclk) frequency divided by sixteen times the value of the baud rate divisor, as follows: baud rate = (serial clock freq) / (16 * divisor). Note that when the Divisor Latch Registers (DLL and DLH) are set to zero, the baud clock is disabled and no serial communications occur. Also, once the DLL is set, at least 8 clock cycles of the slowest UART clock should be allowed to pass before transmitting or receiving data.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_FCR</name>
          <description>UART FIFO Control Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RT</name>
              <description>RCVR Trigger This is used to select the trigger level in the receiver FIFO when the Received Data Available Interrupt is generated. In auto flow control mode it is used to determine when the rts_n signal is de-asserted. It also determines when the dma_rx_req_n signal is asserted in certain modes of operation. 
00: 1 character in the FIFO 
01: FIFO 25% full 
10: FIFO 50% full 
11: FIFO-2 less than full</description>
              <bitRange>[7:6]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_character</name>
                  <description>1 character in the FIFO</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_25_percent__full</name>
                  <description>FIFO 25% full</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_50_percent__full</name>
                  <description>FIFO 50% full</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_minus_2_less</name>
                  <description>FIFO-2 less than full</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFT</name>
              <description>TX Empty Trigger This is used to select the empty threshold level when the THRE Interrupts are generated and the mode is active. It also determines when the dma_tx_req_n signal is asserted in certain modes of operation. 
00: FIFO empty 
01: 2 characters in the FIFO 
10: FIFO 25% full 
11: FIFO 50% full</description>
              <bitRange>[5:4]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_empty</name>
                  <description>FIFO empty</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2_characters</name>
                  <description>2 characters in the FIFO</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_25_percent__full</name>
                  <description>FIFO 25% full</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_50_percent__full</name>
                  <description>FIFO 50% full</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMAM</name>
              <description>DMA Mode 
0: Mode 0 In this mode, if PTE is high and TX FIFO is enabled, the TX DMA request will send when TFL is less than or equal to FIFO Trigger Level. If PTE is high and TX FIFO is disabled, the TX DMA request will send when THRE is empty. If PTE is low, the TX DMA request will send when the TX FIFO is empty. If dma_pte_rx is high and RX FIFO is enabled, the rx drq will send when RFL is equal to or more than FIFO Trigger Level. 
1: Mode 1 In this mode, if TX FIFO is enabled and the PTE is high, the TX DMA request will send when TFL is less than or equal to FIFO Trigger Level. If PTE is low, the TX DMA request will send when TX FIFO is empty and the request stops only when TX FIFO is full. If RFL is equal to or more than FIFO Trigger Level, the rx drq will be set to 1, in otherwise, it will be set to 0.</description>
              <bitRange>[3:3]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mode_0</name>
                  <description>Mode 0 In this mode, if PTE is high and TX FIFO is enabled, the TX DMA request will send when TFL is less than or equal to FIFO Trigger Level. If PTE is high and TX FIFO is disabled, the TX DMA request will send when THRE is empty. If PTE is low, the TX DMA request will send when the TX FIFO is empty. If dma_pte_rx is high and RX FIFO is enabled, the rx drq will send when RFL is equal to or more than FIFO Trigger Level.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Mode_1</name>
                  <description>Mode 1 In this mode, if TX FIFO is enabled and the PTE is high, the TX DMA request will send when TFL is less than or equal to FIFO Trigger Level. If PTE is low, the TX DMA request will send when TX FIFO is empty and the request stops only when TX FIFO is full. If RFL is equal to or more than FIFO Trigger Level, the rx drq will be set to 1, in otherwise, it will be set to 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>XFIFOR</name>
              <description>XMIT FIFO Reset The bit resets the control portion of the transmit FIFO and treats the FIFO as empty. This also de-asserts the DMA TX request. It is 'self-clearing'. It is not necessary to clear this bit.</description>
              <bitRange>[2:2]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>RFIFOR</name>
              <description>RCVR FIFO Reset The bit resets the control portion of the receive FIFO and treats the FIFO as empty. This also de-asserts the DMA RX request. It is 'self-clearing'. It is not necessary to clear this bit.</description>
              <bitRange>[1:1]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>FIFOE</name>
              <description>Enable FIFOs The bit enables/disables the transmit (XMIT) and receive (RCVR) FIFOs. Whenever the value of this bit is changed, both the XMIT and RCVR controller portion of FIFOs is reset.</description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_HALT</name>
          <description>UART Halt TX Register</description>
          <addressOffset>0xA4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF7</resetMask>
          <fields>
            <field>
              <name>PTE</name>
              <description>The sending of TX_REQ. In DMA1 mode (FIFO on), if PTE is set to 1, when TFL is less than trig, send the DMA request. If PTE is set to 0, when FIFO is empty, send the DMA request. The DMA request will stop when FIFO is full. In DMA0 mode, if PTE is set to 1 and FIFO is on, when TFL is less than trig, send DMA request. If PTE is set to 1 and FIFO is off, when THRE is empty, send DMA request. If PTE is set to 0, when FIFO is empty, send DMA request.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMA_PTE_RX</name>
              <description>The sending of RX_DRQ. In DMA1 mode, when RFL is more than or equal to trig or receive timeout, send DRQ. In DMA0 mode, if DMA_PTE_RX is 1 and FIFO is on, when RFL is more than trig, send DRQ. In other cases, once the receive data is valid, send DRQ.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SIR_RX_INVERT</name>
              <description>SIR Receiver Pulse Polarity Invert 
0: Not invert receiver signal 
1: Invert receiver signal</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert receiver signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert receiver signal</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SIR_TX_INVERT</name>
              <description>SIR Transmit Pulse Polarity Invert 
0: Not invert transmit pulse 
1: Invert transmit pulse</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert transmit pulse</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert transmit pulse</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHANGE_UPDATE</name>
              <description>After the user uses HALT[1] to change the baud rate or LCR configuration, write 1 to update the configuration and wait this bit to self-clear to 0 to finish update process. Writing 0 to this bit has no effect. 
1: Update trigger, Self clear to 0 when finish update.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Update</name>
                  <description>Update trigger, Self clear to 0 when finish update.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHCFG_AT_BUSY</name>
              <description>This is an enable bit for the user to change LCR register configuration and baud rate register (DLH and DLL) when the UART is busy. 
1: Enable change when busy</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable change when busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HALT_TX</name>
              <description>Halt TX This register is used to halt transmissions for testing, so that the transmit FIFO can be filled by the master when FIFOs are implemented and enabled. 0 : Halt TX disabled 1 : Halt TX enabled Note: If FIFOs are not enabled, the setting has no effect on operation.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_HSK</name>
          <description>UART DMA Handshake Configuration Register</description>
          <addressOffset>0x88</addressOffset>
          <resetValue>0xE5</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>HANDSHAKE</name>
              <description>Handshake configuration 
0xA5: DMA wait cycle mode 
0xE5: DMA handshake mode</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DMA_wait_cycle</name>
                  <description>DMA wait cycle mode</description>
                  <value>0xA5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA_handshake_mode</name>
                  <description>DMA handshake mode</description>
                  <value>0xE5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_IER</name>
          <description>UART Interrupt Enable Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x9F</resetMask>
          <fields>
            <field>
              <name>PTIME</name>
              <description>Programmable THRE Interrupt Mode Enable This is used to enable/disable the generation of THRE Interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RS485_INT_EN</name>
              <description>RS485 Interrupt Enable 0:Disable 1:Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EDSSI</name>
              <description>Enable Modem Status Interrupt This is used to enable/disable the generation of Modem Status Interrupt. This is the fourth highest priority interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ELSI</name>
              <description>Enable Receiver Line Status Interrupt This is used to enable/disable the generation of Receiver Line Status Interrupt. This is the highest priority interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ETBEI</name>
              <description>Enable Transmit Holding Register Empty Interrupt This is used to enable/disable the generation of Transmitter Holding Register Empty Interrupt. This is the third highest priority interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ERBFI</name>
              <description>Enable Received Data Available Interrupt This is used to enable/disable the generation of Received Data Available Interrupt and the Character Timeout Interrupt (if in FIFO mode and FIFOs enabled). These are the second highest priority interrupt. 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_IIR</name>
          <description>UART Interrupt Identity Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0xCF</resetMask>
          <fields>
            <field>
              <name>FEFLAG</name>
              <description>FIFOs Enable Flag This is used to indicate whether the FIFOs are enabled or disabled. 
00: Disable 
11: Enable</description>
              <bitRange>[7:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IID</name>
              <description>Interrupt ID This indicates the highest priority pending interrupt which can be one of the following types: 
0000: modem status 
0001: no interrupt pending 
0010: THR empty 
0011: RS485 Interrupt 
0100: received data available 
0110: receiver line status 
0111: busy detect 
1100: character timeout The bit 3 indicates an interrupt can only occur when the FIFOs are enabled and used to distinguish a Character Timeout condition interrupt.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>modem_status</name>
                  <description>modem status</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>no_interrupt</name>
                  <description>no interrupt pending</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>THR_empty</name>
                  <description>THR empty</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RS485</name>
                  <description>RS485 Interrupt</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>received_data</name>
                  <description>received data available</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>receiver_line</name>
                  <description>receiver line status</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>busy_detect</name>
                  <description>busy detect</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>character_timeout</name>
                  <description>character timeout The bit 3 indicates an interrupt can only occur when the FIFOs are enabled and used to distinguish a Character Timeout condition interrupt.</description>
                  <value>0b1100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LCR</name>
          <description>UART Line Control Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DLAB</name>
              <description>Divisor Latch Access Bit It is writeable only when UART is not busy (USR[0] is zero) and always readable. This bit is used to enable reading and writing of the Divisor Latch register (DLL and DLH) to set the baud rate of the UART. This bit must be cleared after initial baud rate setup in order to access other registers. 
0: Select RX Buffer Register (RBR) / TX Holding Register(THR) and Interrupt Enable Register (IER) 
1: Select Divisor Latch LS Register (DLL) and Divisor Latch MS Register (DLM)</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Select_RX</name>
                  <description>Select RX Buffer Register (RBR) / TX Holding Register(THR) and Interrupt Enable Register (IER)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Select_Divisor</name>
                  <description>Select Divisor Latch LS Register (DLL) and Divisor Latch MS Register (DLM)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BC</name>
              <description>Break Control Bit This is used to cause a break condition to be transmitted to the receiving device. If setting to 0, the serial output is forced to the spacing (logic 0) state. When not in Loopback mode, as determined by MCR[4], the sout line is forced low until the Break bit is cleared. If SIR_MODE is enabled and active (MCR[6] set to one) the sir_out_n line is continuously pulsed. When in Loopback mode, the break condition is internally looped back to the receiver and the sir_out_n line is forced low.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EPS</name>
              <description>Even Parity Select It is writeable only when UART is not busy (USR[0] is zero) and always writable/readable. This is used to select between even and odd parity, when parity is enabled (PEN set to one). Setting the LCR[5] is unset to reverse the LCR[4]. 
00: Odd Parity 
01: Even Parity 
1X: Reverse LCR[4] In RS485 mode, it is the 9 bit--address bit. 11:9 bit = 0, indicates that this is a data byte. 10:9 bit = 1, indicates that this is an address byte. Note: When using this function, PEN(LCR[3]) must set to 1.</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Odd</name>
                  <description>Odd Parity</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Even</name>
                  <description>Even Parity</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reverse</name>
                  <description>Reverse LCR[4] In RS485 mode, it is the 9 bit--address bit. 11:9 bit = 0, indicates that this is a data byte. 10:9 bit = 1, indicates that this is an address byte. Note: When using this function, PEN(LCR[3]) must set to 1.</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PEN</name>
              <description>Parity Enable It is writeable only when UART is not busy (USR[0] is zero) and always readable. This bit is used to enable and disable parity generation and detection in transmitted and received serial character respectively. 
0: Parity disabled 
1: Parity enabled</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Parity_disabled</name>
                  <description>Parity disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Parity_enabled</name>
                  <description>Parity enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STOP</name>
              <description>Number of stop bits It is writeable only when UART is not busy (USR[0] is zero) and always readable. This is used to select the number of stop bits per character that the peripheral transmits and receives. If setting to 0, one stop bit is transmitted in the serial data. If setting to 1 and the data bits are set to 5 (LCR[1:0] set to zero) one and a half stop bits is transmitted. Otherwise, two stop bits are transmitted. Note that regardless of the number of stop bits selected, the receiver checks only the first stop bit. 
0: 1 stop bit 
1: 1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 stop bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_5</name>
                  <description>1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DLS</name>
              <description>Data Length Select It is writeable only when UART is not busy (USR[0] is zero) and always readable. This is used to select the number of data bits per character that the peripheral transmits and receives. The number of bit that may be selected areas follows: 
00: 5 bits 
01: 6 bits 
10: 7 bits 
11: 8 bits</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_5_bits</name>
                  <description>5 bits</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_6_bits</name>
                  <description>6 bits</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_7_bits</name>
                  <description>7 bits</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_bits</name>
                  <description>8 bits</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LSR</name>
          <description>UART Line Status Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x60</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>FIFOERR</name>
              <description>RX Data Error in FIFO When FIFOs are disabled, this bit is always 0. When FIFOs are enabled, this bit is set to `1` when there is at least one PE, FE, or BI in the RX FIFO. It is cleared by a read from the LSR register provided, there are no subsequent errors in the FIFO.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TEMT</name>
              <description>Transmitter Empty If the FIFOs are disabled, this bit is set to "1" whenever the TX Holding Register and the TX Shift Register are empty. If the FIFOs are enabled, this bit is set whenever the TX FIFO and the TX Shift Register are empty. In both cases, this bit is cleared when a byte is written to the TX data channel.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>THRE</name>
              <description>TX Holding Register Empty If the FIFOs are disabled, this bit is set to "1" whenever the TX Holding Register is empty and ready to accept new data and it is cleared when the CPU writes to the TX Holding Register. If the FIFOs are enabled, this bit is set to "1" whenever the TX FIFO is empty and it is cleared when at least one byte is written to the TX FIFO.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>BI</name>
              <description>Break Interrupt This is used to indicate the detection of a break sequence on the serial input data. If in UART mode (SIR_MODE == Disabled), it is set whenever the serial input, sir_in, is held in a logic '0' state for longer than the sum of + + + . If in infrared mode (SIR_MODE == Enabled), it is set whenever the serial input, sir_in, is continuously pulsed to logic '0' for longer than the sum of + + + . A break condition on serial input causes one and only one character, consisting of all zeros, to be received by the UART. In the FIFO mode, the character associated with the break condition is carried through the FIFO and is revealed when the character is at the top of the FIFO. Reading the LSR clears the BI bit. In the non-FIFO mode, the BI indication occurs immediately and persists until the LSR is read.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FE</name>
              <description>Framing Error This is used to indicate the occurrence of a framing error in the receiver. A framing error occurs when the receiver does not detect a valid STOP bit in the received data. In the FIFO mode, since the framing error is associated with a character received, it is revealed when the character with the framing error is at the top of the FIFO. When a framing error occurs, the UART tries to resynchronize. It does this by assuming that the error was due to the start bit of the next character and then continues receiving the other bit i.e. data, and/or parity and stop. It should be noted that the Framing Error (FE) bit (LSR[3]) is set if a break interrupt has occurred, as indicated by Break Interrupt (BI) bit (LSR[4]). 
0: no framing error 1:framing error Reading the LSR clears the FE bit.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_framing</name>
                  <description>no framing error 1:framing error Reading the LSR clears the FE bit.</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE</name>
              <description>Parity Error This is used to indicate the occurrence of a parity error in the receiver if the Parity Enable (PEN) bit (LCR[3]) is set. In the FIFO mode, since the parity error is associated with a character received, it is revealed when the character with the parity error arrives at the top of the FIFO. It should be noted that the Parity Error (PE) bit (LSR[2]) is set if a break interrupt has occurred, as indicated by Break Interrupt (BI) bit (LSR[4]). 
0: no parity error 
1: parity error Reading the LSR clears the PE bit.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_parity</name>
                  <description>no parity error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>parity</name>
                  <description>parity error Reading the LSR clears the PE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OE</name>
              <description>Overrun Error This occurs if a new data character was received before the previous data was read. In the non-FIFO mode, the OE bit is set when a new character arrives in the receiver before the previous character was read from the RBR. When this happens, the data in the RBR is overwritten. In the FIFO mode, an overrun error occurs when the FIFO is full and a new character arrives at the receiver. The data in the FIFO is retained and the data in the receive shift register is lost. 
0: no overrun error 
1: overrun error Reading the LSR clears the OE bit.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_overrun</name>
                  <description>no overrun error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>overrun</name>
                  <description>overrun error Reading the LSR clears the OE bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DR</name>
              <description>Data Ready This is used to indicate that the receiver contains at least one character in the RBR or the receiver FIFO. 
0: no data ready 
1: data ready This bit is cleared when the RBR is read in non-FIFO mode, or when the receiver FIFO is empty, in FIFO mode.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_data</name>
                  <description>no data ready</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>data</name>
                  <description>data ready This bit is cleared when the RBR is read in non-FIFO mode, or when the receiver FIFO is empty, in FIFO mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_MCR</name>
          <description>UART Modem Control Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF3</resetMask>
          <fields>
            <field>
              <name>UART_FUNCTION</name>
              <description>Select IrDA or RS485 00:UART Mode 01:IrDA SIR Mode 10:RS485 Mode 11:Reserved</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFCE</name>
              <description>Auto Flow Control Enable When FIFOs are enabled and the Auto Flow Control Enable (AFCE) bit is set, Auto Flow Control features are enabled. 
0: Auto Flow Control mode disabled 
1: Auto Flow Control mode enabled</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>Auto Flow Control mode disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>Auto Flow Control mode enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOOP</name>
              <description>Loop Back Mode 
0: Normal Mode 
1: Loop Back Mode This is used to put the UART into a diagnostic mode for test purposes. If operating in UART mode (SIR_MODE != Enabled or not active, MCR[6] is set to zero), data on the sout line is held high, while serial data output is looped back to the sin line, internally. In this mode all the interrupts are fully functional. Also, in loopback mode, the modem control inputs (dsr_n, cts_n, ri_n, dcd_n) are disconnected and the modem control outputs (dtr_n, rts_n, out1_n, out2_n) are looped back to the inputs, internally. If operating in infrared mode (SIR_MODE == Enabled AND active, MCR[6] is set to one), data on the sir_out_n line is held low, while serial data output is inverted and looped back to the sir_in line.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal Mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Loop</name>
                  <description>Loop Back Mode This is used to put the UART into a diagnostic mode for test purposes. If operating in UART mode (SIR_MODE != Enabled or not active, MCR[6] is set to zero), data on the sout line is held high, while serial data output is looped back to the sin line, internally. In this mode all the interrupts are fully functional. Also, in loopback mode, the modem control inputs (dsr_n, cts_n, ri_n, dcd_n) are disconnected and the modem control outputs (dtr_n, rts_n, out1_n, out2_n) are looped back to the inputs, internally. If operating in infrared mode (SIR_MODE == Enabled AND active, MCR[6] is set to one), data on the sir_out_n line is held low, while serial data output is inverted and looped back to the sir_in line.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RTS</name>
              <description>Request to Send This is used to directly control the Request to Send (rts_n) output. The RTS (rts_n) output is used to inform the modem or data set that the UART is ready to exchange data. When Auto RTS Flow Control is not enabled (MCR[5] is set to zero), the rts_n signal is set low by programming MCR[1] (RTS) to a high. In Auto Flow Control, AFCE_MODE == Enabled and active (MCR[5] is set to one) and FIFOs enable (FCR[0] is set to one), the rts_n output is controlled in the same way, but is also gated with the receiver FIFO threshold trigger (rts_n is inactive high when above the threshold). The rts_n signal is de-asserted when MCR[1] is set low. 
0: rts_n de-asserted (logic 1) 
1: rts_n asserted (logic 0) Note that in Loopback mode (MCR[4] is set to one), the rts_n output is held inactive high while the value of this location is internally looped back to an input.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>n_deasserted</name>
                  <description>rts_n de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>n_asserted</name>
                  <description>rts_n asserted (logic 0) Note that in Loopback mode (MCR[4] is set to one), the rts_n output is held inactive high while the value of this location is internally looped back to an input.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DTR</name>
              <description>Data Terminal Ready This is used to directly control the Data Terminal Ready (dtr_n) output. The value written to this location is inverted and driven out on dtr_n. 
0: dtr_n de-asserted (logic 1) 
1: dtr_n asserted (logic 0) The Data Terminal Ready output is used to inform the modem or data set that the UART is ready to establish communications. Note that in Loopback mode (MCR[4] is set to one), the dtr_n output is held inactive high while the value of this location is internally looped back to an input.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>n_deasserted</name>
                  <description>dtr_n de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>n_asserted</name>
                  <description>dtr_n asserted (logic 0) The Data Terminal Ready output is used to inform the modem or data set that the UART is ready to establish communications. Note that in Loopback mode (MCR[4] is set to one), the dtr_n output is held inactive high while the value of this location is internally looped back to an input.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_MSR</name>
          <description>UART Modem Status Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DCD</name>
              <description>Line State of Data Carrier Detect This is used to indicate the current state of the modem control line dcd_n. This bit is the complement of dcd_n. When the Data Carrier Detect input (dcd_n) is asserted it is an indication that the carrier has been detected by the modem or data set. 
0: dcd_n input is de-asserted (logic 1) 
1: dcd_n input is asserted (logic 0)</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>dcd_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>dcd_n input is asserted (logic 0)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RI</name>
              <description>Line State of Ring Indicator This is used to indicate the current state of the modem control line ri_n. This bit is the complement of ri_n. When the Ring Indicator input (ri_n) is asserted it is an indication that a telephone ringing signal has been received by the modem or data set. 
0: ri_n input is de-asserted (logic 1) 
1: ri_n input is asserted (logic 0)</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>ri_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>ri_n input is asserted (logic 0)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DSR</name>
              <description>Line State of Data Set Ready This is used to indicate the current state of the modem control line dsr_n. This bit is the complement of dsr_n. When the Data Set Ready input (dsr_n) is asserted it is an indication that the modem or data set is ready to establish communications with UART. 
0: dsr_n input is de-asserted (logic 1) 
1: dsr_n input is asserted (logic 0) In Loopback Mode (MCR[4] is set to 1), DSR is the same as MCR[0] (DTR).</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>dsr_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>dsr_n input is asserted (logic 0) In Loopback Mode (MCR[4] is set to 1), DSR is the same as MCR[0] (DTR).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CTS</name>
              <description>Line State of Clear To Send This is used to indicate the current state of the modem control line cts_n. This bit is the complement of cts_n. When the Clear to Send input (cts_n) is asserted it is an indication that the modem or data set is ready to exchange data with UART. 
0: cts_n input is de-asserted (logic 1) 
1: cts_n input is asserted (logic 0) In Loopback Mode (MCR[4] = 1), CTS is the same as MCR[1] (RTS).</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deasserted</name>
                  <description>cts_n input is de-asserted (logic 1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>asserted</name>
                  <description>cts_n input is asserted (logic 0) In Loopback Mode (MCR[4] = 1), CTS is the same as MCR[1] (RTS).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDCD</name>
              <description>Delta Data Carrier Detect This is used to indicate that the modem control line dcd_n has changed since the last time the MSR was read. 
0: no change on dcd_n since last read of MSR 
1: change on dcd_n since last read of MSR Reading the MSR clears the DDCD bit. Note: If the DDCD bit is not set and the dcd_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDCD bit is set when the reset is removed if the dcd_n signal remains asserted.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on dcd_n since last read of MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on dcd_n since last read of MSR Reading the MSR clears the DDCD bit. Note: If the DDCD bit is not set and the dcd_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDCD bit is set when the reset is removed if the dcd_n signal remains asserted.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TERI</name>
              <description>Trailing Edge Ring Indicator This is used to indicate that a change on the input ri_n (from an active-low to an inactive-high state) has occurred since the last time the MSR was read. 
0: no change on ri_n since last read of MSR 
1: change on ri_n since last read of MSR Reading the MSR clears the TERI bit.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on ri_n since last read of MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on ri_n since last read of MSR Reading the MSR clears the TERI bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDSR</name>
              <description>Delta Data Set Ready This is used to indicate that the modem control line dsr_n has changed since the last time the MSR was read. 
0: no change on dsr_n since last read of MSR 
1: change on dsr_n since last read of MSR Reading the MSR clears the DDSR bit. In Loopback Mode (MCR[4] = 1), DDSR reflects changes on MCR[0] (DTR). Note: If the DDSR bit is not set and the dsr_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDSR bit is set when the reset is removed if the dsr_n signal remains asserted.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on dsr_n since last read of MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on dsr_n since last read of MSR Reading the MSR clears the DDSR bit. In Loopback Mode (MCR[4] = 1), DDSR reflects changes on MCR[0] (DTR). Note: If the DDSR bit is not set and the dsr_n signal is asserted (low) and a reset occurs (software or otherwise), then the DDSR bit is set when the reset is removed if the dsr_n signal remains asserted.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DCTS</name>
              <description>Delta Clear to Send This is used to indicate that the modem control line cts_n has changed since the last time the MSR was read. 
0: no change on ctsdsr_n since last read of MSR 
1: change on ctsdsr_n since last read of MSR Reading the MSR clears the DCTS bit. In Loopback Mode (MCR[4] = 1), DCTS reflects changes on MCR[1] (RTS). Note: If the DCTS bit is not set and the cts_n signal is asserted (low) and a reset occurs (software or otherwise), then the DCTS bit is set when the reset is removed if the cts_n signal remains asserted.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <readAction>clear</readAction>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_change</name>
                  <description>no change on ctsdsr_n since last read of MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>change</name>
                  <description>change on ctsdsr_n since last read of MSR Reading the MSR clears the DCTS bit. In Loopback Mode (MCR[4] = 1), DCTS reflects changes on MCR[1] (RTS). Note: If the DCTS bit is not set and the cts_n signal is asserted (low) and a reset occurs (software or otherwise), then the DCTS bit is set when the reset is removed if the cts_n signal remains asserted.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RBR</name>
          <description>UART Receive Buffer Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RBR</name>
              <description>Receiver Buffer Register Data byte received on the serial input port (sin) in UART mode, or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in the Line Status Register (LCR) is set. If in FIFO mode and FIFOs are enabled (FCR[0] set to one), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register can not read before the next data character arrives, then the data already in the FIFO is preserved, but any incoming data are lost and an overrun error occurs.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RFL</name>
          <description>UART Receive FIFO Level Register</description>
          <addressOffset>0x84</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>RFL</name>
              <description>Receive FIFO Level The bit indicates the number of data entries in the receive FIFO.</description>
              <bitRange>[8:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_SCH</name>
          <description>UART Scratch Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>SCRATCH_REG</name>
              <description>Scratch Register This register is for programmers to use as a temporary storage space. It has no defined purpose in the UART.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_TFL</name>
          <description>UART Transmit FIFO Level Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>TFL</name>
              <description>Transmit FIFO Level The bit indicates the number of data entries in the transmit FIFO.</description>
              <bitRange>[8:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_THR</name>
          <description>UART Transmit Holding Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>THR</name>
              <description>Transmit Holding Register Data be transmitted on the serial output port (sout) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the THR when the THR Empty (THRE) bit (LSR[5]) is set. If in FIFO mode and FIFOs are enabled (FCR[0] = 1) and THRE is set, 16 number of characters data may be written to the THR before the FIFO is full. When the FIFO is full, any write data results in the write data being lost.</description>
              <bitRange>[7:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_USR</name>
          <description>UART Status Register</description>
          <addressOffset>0x7C</addressOffset>
          <resetValue>0x6</resetValue>
          <resetMask>0x1F</resetMask>
          <fields>
            <field>
              <name>RFF</name>
              <description>Receive FIFO Full This is used to indicate that the receive FIFO is completely full. 
0: Receive FIFO not full 
1: Receive FIFO Full This bit is cleared when the RX FIFO is no longer full.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Receive_FIFO_not_full</name>
                  <description>Receive FIFO not full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Receive_FIFO_Full</name>
                  <description>Receive FIFO Full This bit is cleared when the RX FIFO is no longer full.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFNE</name>
              <description>Receive FIFO Not Empty This is used to indicate that the receive FIFO contains one or more entries. 
0: Receive FIFO is empty 
1: Receive FIFO is not empty This bit is cleared when the RX FIFO is empty.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>empty</name>
                  <description>Receive FIFO is empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_empty</name>
                  <description>Receive FIFO is not empty This bit is cleared when the RX FIFO is empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFE</name>
              <description>Transmit FIFO Empty This is used to indicate that the transmit FIFO is completely empty. 
0: Transmit FIFO is not empty 
1: Transmit FIFO is empty This bit is cleared when the TX FIFO is no longer empty.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_empty</name>
                  <description>Transmit FIFO is not empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>empty</name>
                  <description>Transmit FIFO is empty This bit is cleared when the TX FIFO is no longer empty.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFNF</name>
              <description>Transmit FIFO Not Full This is used to indicate that the transmit FIFO in not full. 
0: Transmit FIFO is full 
1: Transmit FIFO is not full This bit is cleared when the TX FIFO is full.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>full</name>
                  <description>Transmit FIFO is full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_full</name>
                  <description>Transmit FIFO is not full This bit is cleared when the TX FIFO is full.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUSY</name>
              <description>UART Busy Bit 
0: Idle or inactive 
1: Busy</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle or inactive</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>C0_CPUX_CFG</name>
      <description>C0_CPUX_CFG</description>
      <groupName>generic</groupName>
      <baseAddress>0x9010000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>C0_CPU_STATUS</name>
          <description>Cluster 0 CPU Status Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x10000</resetValue>
          <resetMask>0xF0F0F01</resetMask>
          <fields>
            <field>
              <name>SMP_AMP</name>
              <description>CPU[3:0] is in Symmetric Multiprocessing mode or Asymmetric Multiprocessing mode. 
0: AMP mode 
1: SMP mode</description>
              <bitRange>[27:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>STANDBYWFI</name>
              <description>Indicates if Cluster CPU[3:0] is in WFI standby mode 
0: Processor not in WFI standby mode. 
1: Processor in WFI standby mode</description>
              <bitRange>[19:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>STANDBYWFE</name>
              <description>Indicates if Cluster CPU[3:0] is in the WFE standby mode 
0: Processor not in WFE standby mode 
1: Processor in WFE standby mode</description>
              <bitRange>[11:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>STANDBYWFIL2</name>
              <description>Indicates if the Cluster L2 memory system is in WFI standby mode 
0: Cluster L2 not in WFI standby mode 
1: Cluster L2 in WFI standby mode</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Cluster_L2_not_in</name>
                  <description>Cluster L2 not in WFI standby mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Cluster_L2_in</name>
                  <description>Cluster L2 in WFI standby mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>C0_CTRL_REG0</name>
          <description>Cluster 0 Control Register0</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x80000000</resetValue>
          <resetMask>0xFF000F1F</resetMask>
          <fields>
            <field>
              <name>SYSBAR_DISABLE</name>
              <description>Disable broadcasting of barriers onto system bus 
0: Barriers are broadcasted onto system bus, this requires an AMBA4 interconnect 
1: Barriers are not broadcasted onto the system bus. This is compatible with an AXI3 interconnect</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Barriers_are_broadcasted</name>
                  <description>Barriers are broadcasted onto system bus, this requires an AMBA4 interconnect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Barriers_are_not_broadcasted</name>
                  <description>Barriers are not broadcasted onto the system bus. This is compatible with an AXI3 interconnect</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BROADCAST_INNER</name>
              <description>Enable broadcasting of inner shareable transactions 
0: Inner shareable transactions are not broadcasted externally 
1: Inner shareable transactions are broadcasted externally</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Inner_shareable_transactions_are_not_broadcasted</name>
                  <description>Inner shareable transactions are not broadcasted externally</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Inner_shareable_transactions_are_broadcasted</name>
                  <description>Inner shareable transactions are broadcasted externally</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BROADCAST_OUTER</name>
              <description>Enable broadcasting of outer shareable transactions 
0: Outer Shareable transactions are not broadcasted externally 
0: Outer Shareable transactions are broadcasted externally</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Outer_Shareable_transactions_are_not_broadcasted</name>
                  <description>Outer Shareable transactions are not broadcasted externally</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Outer_Shareable_transactions_are_broadcasted</name>
                  <description>Outer Shareable transactions are broadcasted externally</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BROADCAST_CACHE_MAINT</name>
              <description>Enable broadcasting of cache maintenance operations to downstream caches 
0: Cache maintenance operations are not broadcasted to downstream caches 
1: Cache maintenance operations are broadcasted to downstream caches</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Cache_maintenance_operations_are_not_broadcasted</name>
                  <description>Cache maintenance operations are not broadcasted to downstream caches</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Cache_maintenance_operations_are_broadcasted</name>
                  <description>Cache maintenance operations are broadcasted to downstream caches</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AA64_NAA32</name>
              <description>AA64Naa32 Register width state 0 : AArch32 1 : AArch64 This pin is sampled only during reset of the processor</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CP15S_DISABLE</name>
              <description>Disable write access to some secure CP15 register.</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>L2_RST_DISABLE</name>
              <description>Disable automatic L2 cache invalidate at reset 
0: L2 cache is reset by hardware 
1: L2 cache is not reset by hardware</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>reset</name>
                  <description>L2 cache is reset by hardware</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_reset</name>
                  <description>L2 cache is not reset by hardware</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>L1_RST_DISABLE</name>
              <description>Disable automatic Cluster CPU[3:0] L1 cache invalidate at reset: 
0: L1 cache is reset by hardware. 
1: L1 cache is not reset by hardware.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>C0_CTRL_REG1</name>
          <description>Cluster 0 Control Register1</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>CRM</name>
              <description>auto select slow frequency enable 
0: disable auto select 
1: enable auto select</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>disable auto select</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>enable auto select</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ACINACTM</name>
              <description>Snoop interface is inactive and no longer accepts request 
0: Snoop interface is active 
1: Snoop interface is inactive</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>active</name>
                  <description>Snoop interface is active</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>inactive</name>
                  <description>Snoop interface is inactive</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>C0_CTRL_REG2</name>
          <description>Cluster 0 Control Register2</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1F00000</resetMask>
          <fields>
            <field>
              <name>EVENTI</name>
              <description>Event input for processor wake-up from WFE state. This bit must remain high for at least one clock cycle to be visible by the cores.</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EXM_CLR_3_0</name>
              <description>EXM_CLR[3:0] Clear the status of interface.</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>C0_RST_CTRL</name>
          <description>Cluster 0 Reset Control Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x13FF0101</resetValue>
          <resetMask>0x13FF010F</resetMask>
          <fields>
            <field>
              <name>DDR_RST</name>
              <description>AXI2MBUS Logic Circuit Reset 
0: assert 
1: de-assert</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>assert</name>
                  <description>assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>de-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MBIST_RST</name>
              <description>CPUBIST Reset The reset signal is for test 
0: assert 
1: de-assert</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>assert</name>
                  <description>assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>de-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SOC_DBG_RST</name>
              <description>Cluster SOC Debug Reset 
0: assert 
1: de-assert</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>assert</name>
                  <description>assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>de-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ETM_RST</name>
              <description>Cluster ETM Reset Assert 
0: assert 
1: de-assert</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBG_RST</name>
              <description>Cluster Debug Reset Assert 
0: assert 
1: de-assert</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>L2_RST</name>
              <description>Cluster L2 Cache Reset 
0: assert 
1: de-assert</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>assert</name>
                  <description>assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>de-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CORE_RESET</name>
              <description>Cluster CPU[3:0] Reset Assert 
0: assert 
1: de-assert</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CACHE_CFG_REG</name>
          <description>Cache Configuration Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x1A001A</resetValue>
          <resetMask>0x3F003F</resetMask>
          <fields>
            <field>
              <name>EMA_L2D</name>
              <description>L2 Cache SRAM EMA control port</description>
              <bitRange>[21:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EMAW_L2D</name>
              <description>L2 Cache SRAM EMAW control port</description>
              <bitRange>[18:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EMAS_L2D</name>
              <description>L2 Cache SRAM EMAS control port</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EMA</name>
              <description>Cache SRAM EMA control port</description>
              <bitRange>[5:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EMAW</name>
              <description>Cache SRAM EMAW control port</description>
              <bitRange>[2:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EMAS</name>
              <description>Cache SRAM EMAS control port</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DBG_REG0</name>
          <description>Cluster 0 Debug Control Register0</description>
          <addressOffset>0xC0</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0xF0F</resetMask>
          <fields>
            <field>
              <name>DBGRESTART_3_0</name>
              <description>DBGRESTART[3:0] External restart requests.</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>C_DBGPWRDUP_3_0</name>
              <description>C_DBGPWRDUP[3:0] Cluster Powered-up 
0: Core is powered down 
1: Core is powered up</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DBG_REG1</name>
          <description>Cluster 0 Debug Control Register1</description>
          <addressOffset>0xC4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF0FF</resetMask>
          <fields>
            <field>
              <name>DBGRESTARTED_3_0</name>
              <description>DBGRESTARTED[3:0] Handshake for DBGRESTART.</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>C_DBGNOPWRDWN</name>
              <description>No power-down request. Debugger has requested that processor is not powered down. Debug no power down[3:0].</description>
              <bitRange>[7:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>C_DBGPWRUPREQ</name>
              <description>Power up request Debug power up request[3:0] 
0: Do not request that the core is powered up 
1: Request that the core is powered up</description>
              <bitRange>[3:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>L2_STATUS_REG</name>
          <description>Cluster 0 L2 Status Register</description>
          <addressOffset>0x84</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x200</resetMask>
          <fields>
            <field>
              <name>EVENTO</name>
              <description>Event output. This bit is asserted HIGH for 3 clock cycles when any core in the cluster executes an SEV instruction.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RVBARADDR0_H</name>
          <description>Reset Vector Base Address Register0_H</description>
          <addressOffset>0x44</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RVBARADDR_39_32</name>
              <description>RVBARADDR[39:32] Reset Vector Base Address[39:32] for executing in 64-bit state (AArch64) of CPU0.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RVBARADDR0_L</name>
          <description>Reset Vector Base Address Register0_L</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFC</resetMask>
          <fields>
            <field>
              <name>RVBARADDR_31_2</name>
              <description>RVBARADDR[31:2] Reset Vector Base Address[31:2] for executing in 64-bit state (AArch64) of CPU0.</description>
              <bitRange>[31:2]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RVBARADDR1_H</name>
          <description>Reset Vector Base Address Register1_H</description>
          <addressOffset>0x4C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RVBARADDR_39_32</name>
              <description>RVBARADDR[39:32] Reset Vector Base Address[39:32] for executing in 64-bit state (AArch64) of CPU1.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RVBARADDR1_L</name>
          <description>Reset Vector Base Address Register1_L</description>
          <addressOffset>0x48</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFC</resetMask>
          <fields>
            <field>
              <name>RVBARADDR_31_2</name>
              <description>RVBARADDR[31:2] Reset Vector Base Address[31:2] for executing in 64-bit state (AArch64) of CPU1.</description>
              <bitRange>[31:2]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RVBARADDR2_H</name>
          <description>Reset Vector Base Address Register2_H</description>
          <addressOffset>0x54</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RVBARADDR_39_32</name>
              <description>RVBARADDR[39:32] Reset Vector Base Address[39:32] for executing in 64-bit state (AArch64) of CPU2.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RVBARADDR2_L</name>
          <description>Reset Vector Base Address Register2_L</description>
          <addressOffset>0x50</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFC</resetMask>
          <fields>
            <field>
              <name>RVBARADDR_31_2</name>
              <description>RVBARADDR[31:2] Reset Vector Base Address[31:2] for executing in 64-bit state (AArch64) of CPU2.</description>
              <bitRange>[31:2]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RVBARADDR3_H</name>
          <description>Reset Vector Base Address Register3_H</description>
          <addressOffset>0x5C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RVBARADDR_39_32</name>
              <description>RVBARADDR[39:32] Reset Vector Base Address[39:32] for executing in 64-bit state (AArch64) of CPU3.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RVBARADDR3_L</name>
          <description>Reset Vector Base Address Register3_L</description>
          <addressOffset>0x58</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFC</resetMask>
          <fields>
            <field>
              <name>RVBARADDR_31_2</name>
              <description>RVBARADDR[31:2] Reset Vector Base Address[31:2] for executing in 64-bit state (AArch64) of CPU3.</description>
              <bitRange>[31:2]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CPU_SUBSYS_CTRL</name>
      <description>CPU_SUBSYS_CTRL</description>
      <groupName>generic</groupName>
      <baseAddress>0x8100000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>C0_INT_EN</name>
          <description>Cluster0 Interrupt Enable Control Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>C0_GIC_EN</name>
              <description>Interrupt enable control register. Mask irq_out/firq_out to system domain.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DBG_STATE</name>
          <description>Debug State Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>C0_DBG_STATE</name>
              <description>Cluster 0 is in debug mode or normal mode</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GENER_CTRL_REG0</name>
          <description>General Control Register0</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>IDC</name>
              <description>clock enable 
0: disable IDC clock 
1: enable IDC clock</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>disable IDC clock</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>enable IDC clock</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GIC_CFGSDISABLE</name>
              <description>Disables write access to some secure GIC registers.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GENER_CTRL_REG1</name>
          <description>General Control Register1</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xC0</resetMask>
          <fields>
            <field>
              <name>AXI_TO_MBUS_CLOCK_GATING_DIS</name>
              <description>to MBUS Clock Gating disable, the priority of this bit is higher than bit[6]</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AXI_TO_MBUS_CLOCK_GATING_EN</name>
              <description>to MBUS Clock Gating enable</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GENER_CTRL_REG2</name>
          <description>General Control Register2</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>CDBGRSTACK</name>
              <description>Debug Reset ACK</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>C0_TSCLKCHANGE</name>
              <description>Cluster 0 Time Stamp change bit</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>GIC_JTAG_RST_CTRL</name>
          <description>GIC and Jtag Reset Control Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0xF03</resetValue>
          <resetMask>0xF0F03</resetMask>
          <fields>
            <field>
              <name>EXM_CLR_3_0</name>
              <description>EXM_CLR[3:0] Clear the status of interface, for debug</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CS_RST</name>
              <description>CoreSight Reset 
0: assert 
1: de-assert</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>assert</name>
                  <description>assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>de-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAP_RST</name>
              <description>DAP Reset 
0: assert 
1: de-assert</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>assert</name>
                  <description>assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>de-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PORTRST</name>
              <description>Jtag portrst 
0: assert 
1: de-assert</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>assert</name>
                  <description>assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>de-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TRST</name>
              <description>Jtag trst 
0: assert 
1: de-assert</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>assert</name>
                  <description>assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>de-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDC_RST</name>
              <description>Interrupt delay controller reset 
0: assert 
1: de-assert</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>assert</name>
                  <description>assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>de-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GIC_RST</name>
              <description>GIC_reset_cpu_reg 
0: assert 
1: de-assert</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>assert</name>
                  <description>assert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deassert</name>
                  <description>de-assert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IRQ_FIQ_STATUS</name>
          <description>IRQ/FIQ Status Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>FIQ_OUT_15_0</name>
              <description>FIQ_OUT[15:0]</description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IRQ_OUT_15_0</name>
              <description>IRQ_OUT[15:0]</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>PWM</name>
      <description>PWM</description>
      <groupName>generic</groupName>
      <baseAddress>0x300A000</baseAddress>
      <access>read-write</access>
      <registers>
        <cluster>
          <dim>4</dim>
          <dimIncrement>32</dimIncrement>
          <dimIndex>1,2,3,4</dimIndex>
          <name>_N_%s</name>
          <addressOffset>0x80</addressOffset>
          <register>
            <name>CCR</name>
            <description>Capture Control Register</description>
            <addressOffset>0xC</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x7</resetMask>
            <fields>
              <field>
                <name>CRLF</name>
                <description>When capture channel captures rising edge, the 16-bit up-counter`s current value is latched to CRLR and then this bit is set to 1 by hardware. Write 1 to clear this bit.</description>
                <bitRange>[2:2]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
              </field>
              <field>
                <name>CFLF</name>
                <description>When capture channel captures falling edge, the 16-bit up-counter`s current value is latched to CFLR and then this bit is set to 1 by hardware. Write 1 to clear this bit.</description>
                <bitRange>[1:1]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
              </field>
              <field>
                <name>CAPINV</name>
                <description>Inversing the signal inputted from capture channel before capture channel's 16-bit counter. 
0: not inverse 
1: inverse</description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>not_inverse</name>
                    <description>not inverse</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>inverse</name>
                    <description>inverse</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>CFLR</name>
            <description>Capture Fall Lock Register</description>
            <addressOffset>0x14</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>CAPTURING_CHANNEL</name>
                <description>When the capturing channel captures the falling edge, the current value of the 16-bit up-counter is latched to the register.</description>
                <bitRange>[15:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>CRLR</name>
            <description>Capture Rise Lock Register</description>
            <addressOffset>0x10</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>CAPTURE_CHANNEL</name>
                <description>When capture channel captures rising edge, the 16-bit up-counter`s current value is latched to this register.</description>
                <bitRange>[15:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>PCNTR</name>
            <description>PWM Count Register</description>
            <addressOffset>0x8</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFF</resetMask>
            <fields>
              <field>
                <name>PWM_COUNTER_STATUS</name>
                <description>On PWM output or capture input, reading this register could get the current value of the PWM 16-bit up-counter.</description>
                <bitRange>[15:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>PCR</name>
            <description>PWM Control Register</description>
            <addressOffset>0x0</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFF</resetMask>
            <fields>
              <field>
                <name>PWM_PERIOD_RDY</name>
                <description>PWM Period Register Ready 
0: PWM period register is ready to write 
1: PWM period register is busy</description>
                <bitRange>[11:11]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>ready</name>
                    <description>PWM period register is ready to write</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>busy</name>
                    <description>PWM period register is busy</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>PWM_PUL_START</name>
                <description>PWM Pulse Output Start 
0: No effect 
1: Output pulse for PWM_CYCLE_NUM+1 After finishing configuration for outputting pulse, set this bit once and then PWM would output waveform. After the waveform is finished, the bit will be cleared automatically.</description>
                <bitRange>[10:10]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToSet</modifiedWriteValues>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>No_effect</name>
                    <description>No effect</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Output</name>
                    <description>Output pulse for PWM_CYCLE_NUM+1 After finishing configuration for outputting pulse, set this bit once and then PWM would output waveform. After the waveform is finished, the bit will be cleared automatically.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>PWM_MODE</name>
                <description>PWM Output Mode Select 
0: Cycle mode 
1: Pulse mode</description>
                <bitRange>[9:9]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Cycle_mode</name>
                    <description>Cycle mode</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Pulse_mode</name>
                    <description>Pulse mode</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>PWM_ACT_STA</name>
                <description>PWM Active State 
0: Low Level 
1: High Level</description>
                <bitRange>[8:8]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Low_Level</name>
                    <description>Low Level</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>High_Level</name>
                    <description>High Level</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>PWM_PRESCAL_K</name>
                <description>PWM pre-scale K, actual pre-scale is (K+1) K = 0, actual pre-scale: 1 K = 1, actual pre-scale: 2 K = 2, actual pre-scale: 3 K = 3, actual pre-scale: 4 ... K = 255, actual pre-scale: 256</description>
                <bitRange>[7:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>PPR</name>
            <description>PWM Period Register</description>
            <addressOffset>0x4</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>PWM_ENTIRE_CYCLE</name>
                <description>Number of the entire cycles in the PWM clock 
0: 1 cycle 
1: 2 cycles ... N: N+1 cycles If the register need to be modified dynamically, the PCLK should be faster than the PWM CLK.</description>
                <bitRange>[31:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>PWM_ACT_CYCLE</name>
                <description>Number of the active cycles in the PWM clock 
0: 0 cycle 
1: 1 cycle ... N: N cycles</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
        </cluster>
        <register>
          <name>CER</name>
          <description>Capture Enable Register</description>
          <addressOffset>0x44</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1E</resetMask>
          <fields>
            <field>
              <name>CAP4_EN</name>
              <description>When enable capture function, the 16-bit up-counter starts working and capture channel4 is permitted to capture external falling edge or rising edge. 
0: Capture disable 
1: Capture enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_disable</name>
                  <description>Capture disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_enable</name>
                  <description>Capture enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CAP3_EN</name>
              <description>When enable capture function, the 16-bit up-counter starts working and capture channel3 is permitted to capture external falling edge or rising edge. 
0: Capture disable 
1: Capture enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_disable</name>
                  <description>Capture disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_enable</name>
                  <description>Capture enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CAP2_EN</name>
              <description>When enable capture function, the 16-bit up-counter starts working and capture channel2 is permitted to capture external falling edge or rising edge. 
0: Capture disable 
1: Capture enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_disable</name>
                  <description>Capture disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_enable</name>
                  <description>Capture enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CAP1_EN</name>
              <description>When enable capture function, the 16-bit up-counter starts working and capture channel1 is permitted to capture external falling edge or rising edge. 
0: Capture disable 
1: Capture enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_disable</name>
                  <description>Capture disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_enable</name>
                  <description>Capture enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CIER</name>
          <description>Capture IRQ Enable Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FC</resetMask>
          <fields>
            <field>
              <name>CFIE4</name>
              <description>If the bit is set 1, when capturing channel 4 captures falling edge, it generates a capturing channel 4 pending. 
0: Capture channel 4 fall lock interrupt disable 
1: Capture channel 4 fall lock interrupt enable</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capture_channel_4_fall_lock_interrupt_disable</name>
                  <description>Capture channel 4 fall lock interrupt disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capture_channel_4_fall_lock_interrupt_enable</name>
                  <description>Capture channel 4 fall lock interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CRIE4</name>
              <description>If the bit is set 1, when capturing channel 4 captures rising edge, it generates a capturing channel 4 pending. 
0: Capturing channel 4 rise lock interrupt disable 
1: Capturing channel 4 rise lock interrupt enable</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capturing_channel_4_rise_lock_interrupt_disable</name>
                  <description>Capturing channel 4 rise lock interrupt disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capturing_channel_4_rise_lock_interrupt_enable</name>
                  <description>Capturing channel 4 rise lock interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CFIE3</name>
              <description>If the bit is set 1, when capturing channel 3 captures falling edge, it generates a capturing channel 3 pending. 
0: Capturing channel 3 fall lock interrupt disable 
1: Capturing channel 3 fall lock interrupt enable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capturing_channel_3_fall_lock_interrupt_disable</name>
                  <description>Capturing channel 3 fall lock interrupt disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capturing_channel_3_fall_lock_interrupt_enable</name>
                  <description>Capturing channel 3 fall lock interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CRIE3</name>
              <description>If the bit is set 1, when capturing channel 3 captures rising edge, it generates a capturing channel 3 pending. 
0: Capturing channel 3 rise lock interrupt disable 
1: Capturing channel 3 rise lock interrupt enable</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capturing_channel_3_rise_lock_interrupt_disable</name>
                  <description>Capturing channel 3 rise lock interrupt disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capturing_channel_3_rise_lock_interrupt_enable</name>
                  <description>Capturing channel 3 rise lock interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CFIE2</name>
              <description>If the bit is set 1, when capturing channel 2 captures falling edge, it generates a capturing channel 2 pending. 
0: Capturing channel 2 fall lock interrupt disable 
1: Capturing channel 2 fall lock interrupt enable</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capturing_channel_2_fall_lock_interrupt_disable</name>
                  <description>Capturing channel 2 fall lock interrupt disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capturing_channel_2_fall_lock_interrupt_enable</name>
                  <description>Capturing channel 2 fall lock interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CRIE2</name>
              <description>If the bit is set 1, when capturing channel 2 captures rising edge, it generates a capturing channel 2 pending. 
0: Capturing channel 2 rise lock interrupt disable 
1: Capturing channel 2 rise lock interrupt enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capturing_channel_2_rise_lock_interrupt_disable</name>
                  <description>Capturing channel 2 rise lock interrupt disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capturing_channel_2_rise_lock_interrupt_enable</name>
                  <description>Capturing channel 2 rise lock interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CFIE1</name>
              <description>If the bit is set 1, when capturing channel 1 captures falling edge, it generates a capturing channel 1 pending. 
0: Capturing channel 1 fall lock interrupt disable 
1: Capturing channel 1 fall lock interrupt enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capturing_channel_1_fall_lock_interrupt_disable</name>
                  <description>Capturing channel 1 fall lock interrupt disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capturing_channel_1_fall_lock_interrupt_enable</name>
                  <description>Capturing channel 1 fall lock interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CRIE1</name>
              <description>If the bit is set 1, when capturing channel 1 captures rising edge, it generates a capturing channel 1 pending. 
0: Capturing channel 1 rise lock interrupt disable 
1: Capturing channel 1 rise lock interrupt enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Capturing_channel_1_rise_lock_interrupt_disable</name>
                  <description>Capturing channel 1 rise lock interrupt disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Capturing_channel_1_rise_lock_interrupt_enable</name>
                  <description>Capturing channel 1 rise lock interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CISR</name>
          <description>Capture IRQ Status Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FC</resetMask>
          <fields>
            <field>
              <name>CFIS4</name>
              <description>Capturing channel 4 falling lock interrupt status.  When capturing channel 4 captures falling edge, if capturing channel 4 fall lock interrupt ( CFIE4 ) is enabled, this bit is set 1 by hardware.Writing 1 to clear this bit. Reads 0: Capturing channel 4 interrupt is not pending. Reads 1: Capturing channel 4 interrupt is pending. Writes 0: No effect. Writes 1: Clear capturing channel 4 interrupt status.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CRIS4</name>
              <description>Capturing channel 4 rising lock interrupt status.  When capturing channel 4 captures rising edge, if capturing channel 4 rise lock interrupt ( CRIE4 ) is enabled, this bit is set 1 by hardware. Writing 1 to clear this bit. Reads 0: Capturing channel 4 interrupt is not pending. Reads 1: Capturing channel 4 interrupt is pending. Writes 0: No effect. Writes 1: Clear capturing channel 4 interrupt status.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CFIS3</name>
              <description>Capture channel 3 falling lock interrupt status.  When capture channel 3 captures falling edge, if capture channel 3 fall lock interrupt ( CFIE3 ) is enabled, this bit is set 1 by hardware.Writing 1 to clear this bit. Reads 0: Capture channel 3 interrupt is not pending. Reads 1: Capture channel 3 interrupt is pending. Writes 0: no effect. Writes 1: Clear capture channel 3 interrupt status.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CRIS3</name>
              <description>Capture channel 3 rising lock interrupt status.  When capture channel 3 captures rising edge, if capture channel 3 rise lock interrupt ( CRIE3 ) is enabled, this bit is set 1 by hardware. Writing 1 to clear this bit. Reads 0: Capture channel 3 interrupt is not pending. Reads 1: Capture channel 3 interrupt is pending. Writes 0: no effect. Writes 1: Clear capture channel 3 interrupt status.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CFIS2</name>
              <description>Capture channel 2 falling lock interrupt status.  When capture channel 2 captures falling edge, if capture channel 2 fall lock interrupt ( CFIE2 ) is enabled, this bit is set 1 by hardware.Writing 1 to clear this bit. Reads 0: Capture channel 2 interrupt is not pending. Reads 1: Capture channel 2 interrupt is pending. Writes 0: no effect. Writes 1: Clear capture channel 2 interrupt status.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CRIS2</name>
              <description>Capture channel 2 rising lock interrupt status.  When capture channel 2 captures rising edge, if capture channel 2 rise lock interrupt ( CRIE2 ) is enabled, this bit is set 1 by hardware. Writing 1 to clear this bit. Reads 0: Capture channel 2 interrupt is not pending. Reads 1: Capture channel 2 interrupt is pending. Writes 0: no effect. Writes 1: Clear capture channel 2 interrupt status.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CFIS1</name>
              <description>Capture channel 1 falling lock interrupt status.  When capture channel 1 captures falling edge, if capture channel 1 fall lock interrupt ( CFIE1 ) is enabled, this bit is set 1 by hardware.Writing 1 to clear this bit. Reads 0: Capture channel 1 interrupt is not pending. Reads 1: Capture channel 1 interrupt is pending. Writes 0: no effect. Writes 1: Clear capture channel 1 interrupt status.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CRIS1</name>
              <description>Capture channel 1 rising lock interrupt status.  When capture channel 1 captures rising edge, if capture channel 1 rise lock interrupt ( CRIE1 ) is enabled, this bit is set 1 by hardware. Writing 1 to clear this bit. Reads 0: Capture channel 1 interrupt is not pending. Reads 1: Capture channel 1 interrupt is pending. Writes 0: no effect. Writes 1: Clear capture channel 1 interrupt status.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PCCR01</name>
          <description>PWM01 Clock Configuration Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1DF</resetMask>
          <fields>
            <field>
              <name>PWM01_CLK_SRC</name>
              <description>Select PWM01 clock source 
00: OSC24M 
01: APB1 Others: Reserved</description>
              <bitRange>[8:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OSC24M</name>
                  <description>OSC24M</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>APB1</name>
                  <description>APB1 Others: Reserved</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM01_CLK_SRC_BYPASS_TO_PWM1</name>
              <description>Bypass PWM01 clock source to PWM1 output 
0: not bypass 
1: bypass</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_bypass</name>
                  <description>not bypass</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>bypass</name>
                  <description>bypass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM01_CLK_GATING</name>
              <description>Gating clock for PWM01 
0: Mask 
1: Pass</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM01_CLK_DIV_M</name>
              <description>PWM01 clock divide M 
0000: /1 
0001: /2 
0010: /4 
0011: /8 
0100: /16 
0101: /32 
0110: /64 
0111: /128 
1000: /256 others: Reserved</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_slash_1</name>
                  <description>/1</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_2</name>
                  <description>/2</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_4</name>
                  <description>/4</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_8</name>
                  <description>/8</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_16</name>
                  <description>/16</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_32</name>
                  <description>/32</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_64</name>
                  <description>/64</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_128</name>
                  <description>/128</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_256</name>
                  <description>/256 others: Reserved</description>
                  <value>0b1000</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PCCR23</name>
          <description>PWM23 Clock Configuration Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>PWM23_CLK_SRC_SEL</name>
              <description>Select PWM23 clock source 
00: OSC24M 
01: APB1 Others: Reserved</description>
              <bitRange>[8:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OSC24M</name>
                  <description>OSC24M</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>APB1</name>
                  <description>APB1 Others: Reserved</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM23_CLK_SRC_BYPASS_TO_PWM3</name>
              <description>Bypass PWM23 clock source to PWM3 output 
0: not bypass 
1: bypass</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_bypass</name>
                  <description>not bypass</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>bypass</name>
                  <description>bypass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM23_CLK_SRC_BYPASS_TO_PWM2</name>
              <description>Bypass PWM23 clock source to PWM2 output 
0: not bypass 
1: bypass</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_bypass</name>
                  <description>not bypass</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>bypass</name>
                  <description>bypass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM23_CLK_GATING</name>
              <description>Gating clock for PWM23 
0: Mask 
1: Pass</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM23_CLK_DIV_M</name>
              <description>PWM23 clock divide M 
0000: /1 
0001: /2 
0010: /4 
0011: /8 
0100: /16 
0101: /32 
0110: /64 
0111: /128 
1000: /256 others: /</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_slash_1</name>
                  <description>/1</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_2</name>
                  <description>/2</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_4</name>
                  <description>/4</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_8</name>
                  <description>/8</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_16</name>
                  <description>/16</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_32</name>
                  <description>/32</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_64</name>
                  <description>/64</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_128</name>
                  <description>/128</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_256</name>
                  <description>/256 others: /</description>
                  <value>0b1000</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PCCR45</name>
          <description>PWM45 Clock Configuration Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1BF</resetMask>
          <fields>
            <field>
              <name>PWM45_CLK_SRC_SEL</name>
              <description>Select PWM45 clock source 
00: OSC24M 
01: APB1 Others: Reserved</description>
              <bitRange>[8:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OSC24M</name>
                  <description>OSC24M</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>APB1</name>
                  <description>APB1 Others: Reserved</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM45_CLK_SRC_BYPASS_TO_PWM4</name>
              <description>Bypass PWM45 clock source to PWM4 output 
0: not bypass 
1: bypass</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_bypass</name>
                  <description>not bypass</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>bypass</name>
                  <description>bypass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM45_CLK_GATING</name>
              <description>Gating clock for PWM45 
0: Mask 
1: Pass</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass</name>
                  <description>Pass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM45_CLK_DIV_M</name>
              <description>PWM45 clock divide M 
0000: /1 
0001: /2 
0010: /4 
0011: /8 
0100: /16 
0101: /32 
0110: /64 
0111: /128 
1000: /256 others: /</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_slash_1</name>
                  <description>/1</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_2</name>
                  <description>/2</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_4</name>
                  <description>/4</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_8</name>
                  <description>/8</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_16</name>
                  <description>/16</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_32</name>
                  <description>/32</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_64</name>
                  <description>/64</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_128</name>
                  <description>/128</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_256</name>
                  <description>/256 others: /</description>
                  <value>0b1000</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PDZCR01</name>
          <description>PWM01 Dead Zone Control Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF01</resetMask>
          <fields>
            <field>
              <name>PDZINTV01</name>
              <description>PWM01 Dead Zone interval value</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PWM01_DZ_EN</name>
              <description>PWM01 Dead Zone enable 
0: Dead Zone disable 
1: Dead Zone enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Dead_Zone_disable</name>
                  <description>Dead Zone disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Dead_Zone_enable</name>
                  <description>Dead Zone enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PDZCR23</name>
          <description>PWM23 Dead Zone Control Register</description>
          <addressOffset>0x34</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF01</resetMask>
          <fields>
            <field>
              <name>PWM23_DZ_INTV</name>
              <description>PWM23 Dead Zone interval value</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PWM23_DZ_EN</name>
              <description>PWM23 Dead Zone enable 
0: Dead Zone disable 
1: Dead Zone enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Dead_Zone_disable</name>
                  <description>Dead Zone disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Dead_Zone_enable</name>
                  <description>Dead Zone enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PDZCR45</name>
          <description>PWM45 Dead Zone Control Register</description>
          <addressOffset>0x38</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF01</resetMask>
          <fields>
            <field>
              <name>PWM45_DZ_INTV</name>
              <description>PWM45 Dead Zone interval value</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PWM45_DZ_EN</name>
              <description>PWM45 Dead Zone enable 
0: Dead Zone disable 
1: Dead Zone enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Dead_Zone_disable</name>
                  <description>Dead Zone disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Dead_Zone_enable</name>
                  <description>Dead Zone enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PER</name>
          <description>PWM Enable Register</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1E</resetMask>
          <fields>
            <field>
              <name>PWM4_EN</name>
              <description>When enable PWM, the 16-bit up-counter starts working and PWM channel4 is permitted to output PWM waveform. 
0: PWM disable 
1: PWM enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_disable</name>
                  <description>PWM disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_enable</name>
                  <description>PWM enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM3_EN</name>
              <description>When enable PWM, the 16-bit up-counter starts working and PWM channel3 is permitted to output PWM waveform. 
0: PWM disable 
1: PWM enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_disable</name>
                  <description>PWM disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_enable</name>
                  <description>PWM enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM2_EN</name>
              <description>When enable PWM, the 16-bit up-counter starts working and PWM channel2 is permitted to output PWM waveform. 
0: PWM disable 
1: PWM enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_disable</name>
                  <description>PWM disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_enable</name>
                  <description>PWM enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PWM1_EN</name>
              <description>When enable PWM, the 16-bit up-counter starts working and PWM channel1 is permitted to output PWM waveform. 
0: PWM disable 
1: PWM enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_disable</name>
                  <description>PWM disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_enable</name>
                  <description>PWM enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PIER</name>
          <description>PWM IRQ Enable Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1E</resetMask>
          <fields>
            <field>
              <name>PCIE4</name>
              <description>PWM Channel 4 Interrupt Enable 
0: PWM channel 4 interrupt disable 
1: PWM channel 4 interrupt enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_channel_4_interrupt_disable</name>
                  <description>PWM channel 4 interrupt disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_channel_4_interrupt_enable</name>
                  <description>PWM channel 4 interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PCIE3</name>
              <description>PWM Channel 3 Interrupt Enable 
0: PWM channel 3 interrupt disable 
1: PWM channel 3 interrupt enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_channel_3_interrupt_disable</name>
                  <description>PWM channel 3 interrupt disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_channel_3_interrupt_enable</name>
                  <description>PWM channel 3 interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PCIE2</name>
              <description>PWM Channel 2 Interrupt Enable 
0: PWM channel 2 interrupt disable 
1: PWM channel 2 interrupt enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_channel_2_interrupt_disable</name>
                  <description>PWM channel 2 interrupt disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_channel_2_interrupt_enable</name>
                  <description>PWM channel 2 interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PCIE1</name>
              <description>PWM Channel 1 Interrupt Enable 
0: PWM channel 1 interrupt disable 
1: PWM channel 1 interrupt enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PWM_channel_1_interrupt_disable</name>
                  <description>PWM channel 1 interrupt disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PWM_channel_1_interrupt_enable</name>
                  <description>PWM channel 1 interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PISR</name>
          <description>PWM IRQ Status Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1E</resetMask>
          <fields>
            <field>
              <name>PIS4</name>
              <description>PWM Channel 4 Interrupt Status When PWM channel 4 counter reaches Entire Cycle Value, this bit is set 1 by hardware. Writing 1 to clear this bit. Reads 0: PWM channel 4 interrupt is not pending. Reads 1: PWM channel 4 interrupt is pending. Writes 0: No effect. Writes 1: Clear PWM channel 4 interrupt status.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>PIS3</name>
              <description>PWM Channel 3 Interrupt Status When PWM channel 3 counter reaches Entire Cycle Value, this bit is set 1 by hardware. Writing 1 to clear this bit. Reads 0: PWM channel 3 interrupt is not pending. Reads 1: PWM channel 3 interrupt is pending. Writes 0: No effect. Writes 1: Clear PWM channel 3 interrupt status.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>PIS2</name>
              <description>PWM Channel 2 Interrupt Status When PWM channel 2 counter reaches Entire Cycle Value, this bit is set 1 by hardware. Writing 1 to clear this bit. Reads 0: PWM channel 2 interrupt is not pending. Reads 1: PWM channel 2 interrupt is pending. Writes 0: No effect. Writes 1: Clear PWM channel 2 interrupt status.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>PIS1</name>
              <description>PWM Channel 1 Interrupt Status When PWM channel 1 counter reaches Entire Cycle Value, this bit is set 1 by hardware. Writing 1 to clear this bit. Reads 0: PWM channel 1 interrupt is not pending. Reads 1: PWM channel 1 interrupt is pending. Writes 0: No effect. Writes 1: Clear PWM channel 1 interrupt status.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CE_NS</name>
      <description>CE_NS</description>
      <groupName>generic</groupName>
      <baseAddress>0x1904000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>CE_ACDA</name>
          <description>Asymmetric Algorithm DMA Current Destination Address</description>
          <addressOffset>0x48</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>ASYMMETRIC</name>
              <description>Asymmetric algorithm current destination address written by DMA.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CE_ACSA</name>
          <description>Asymmetric Algorithm DMA Current Source Address</description>
          <addressOffset>0x44</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>ASYMMETRIC</name>
              <description>Asymmetric algorithm current source address read by DMA.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CE_ESR</name>
          <description>Error Status Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TASK_CHANNEL_3</name>
              <description>Task channel 3 error type. (the same for other channels) Bit 24: algorithm not support Bit 25: data length error Bit 26: keysram access error. Write `1` to clear. Bit 29: address invalid other: reserved</description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>TASK_CHANNEL_2</name>
              <description>Task channel 2 error type. Bit 16: algorithm not support Bit 17: data length error Bit 18: keysram access error. Write `1` to clear. Bit 21: address invalid other: reserved</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>TASK_CHANNEL_1</name>
              <description>Task channel 1 error type. Bit 8: algorithm not support Bit 9: data length error Bit 10: keysram access error. Write `1` to clear. Bit 13: address invalid other: reserved</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>TASK_CHANNEL_0</name>
              <description>Task channel 0 error type. Bit 0: algorithm not support Bit 1: data length error Bit 2: keysram access error. Write `1` to clear. Bit 5: address invalid other: reserved</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CE_HCDA</name>
          <description>HASH Algorithm DMA Current Destination Address</description>
          <addressOffset>0x38</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>HASH</name>
              <description>algorithm current destination address written by DMA.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CE_HCSA</name>
          <description>HASH Algorithm DMA Current Source Address</description>
          <addressOffset>0x34</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>HASH</name>
              <description>algorithm current source address read by DMA.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CE_ICR</name>
          <description>Interrupt Control Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>TASK</name>
              <description>Task Channel3~0 Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CE_ISR</name>
          <description>Interrupt Status Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>TASK</name>
              <description>Task Channel3~0 End Pending 
0: Not finished 
1: Finished It indicates if task has been completed . Write `1` to clear it.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CE_SCDA</name>
          <description>Symmetric Algorithm DMA Current Destination Address</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SYMMETRIC</name>
              <description>Symmetric algorithm current destination address written by DMA.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CE_SCSA</name>
          <description>Symmetric Algorithm DMA Current Source Address</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SYMMETRIC</name>
              <description>Symmetric algorithm current source address read by DMA.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CE_TDA</name>
          <description>Task Descriptor Address</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TASK</name>
              <description>Task Descriptor Address Must be word address.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CE_TLR</name>
          <description>Task Load Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7F01</resetMask>
          <fields>
            <field>
              <name>ALGORITHM</name>
              <description>Algorithm type, the same with type field in description common control.</description>
              <bitRange>[14:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TASK</name>
              <description>Task Load When setting, CE can load the descriptor of task if task FIFO is not full.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CE_TSR</name>
          <description>Task Status Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>CHANNEL_IN_RUN_FOR_XTS</name>
              <description>indicate which channel in run for XTS 
00: task channel0 
01: task channel1 
10: task channel2 
11: task channel3</description>
              <bitRange>[7:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>task_channel0</name>
                  <description>task channel0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>task_channel1</name>
                  <description>task channel1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>task_channel2</name>
                  <description>task channel2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>task_channel3</name>
                  <description>task channel3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHANNEL_IN_RUN_FOR_ASYMMETRIC</name>
              <description>indicate which channel in run for asymmetric 
00: task channel0 
01: task channel1 
10: task channel2 
11: task channel3</description>
              <bitRange>[5:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>task_channel0</name>
                  <description>task channel0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>task_channel1</name>
                  <description>task channel1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>task_channel2</name>
                  <description>task channel2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>task_channel3</name>
                  <description>task channel3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHANNEL_IN_RUN_FOR_DIGEST</name>
              <description>indicate which channel in run for digest 
00: task channel0 
01: task channel1 
10: task channel2 
11: task channel3</description>
              <bitRange>[3:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>task_channel0</name>
                  <description>task channel0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>task_channel1</name>
                  <description>task channel1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>task_channel2</name>
                  <description>task channel2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>task_channel3</name>
                  <description>task channel3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHANNEL_IN_RUN_FOR_SYMMETRIC</name>
              <description>indicate which channel in run for symmetric 
00: task channel0 
01: task channel1 
10: task channel2 
11: task channel3</description>
              <bitRange>[1:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>task_channel0</name>
                  <description>task channel0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>task_channel1</name>
                  <description>task channel1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>task_channel2</name>
                  <description>task channel2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>task_channel3</name>
                  <description>task channel3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CE_XCDA</name>
          <description>XTS Algorithm DMA Current Destination Address</description>
          <addressOffset>0x58</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>XTS</name>
              <description>algorithm current destination address written by DMA.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CE_XCSA</name>
          <description>XTS Algorithm DMA Current Source Address</description>
          <addressOffset>0x54</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>XTS</name>
              <description>algorithm current source address read by DMA.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="CE_NS">
      <name>CE_S</name>
      <description>CE_S</description>
      <groupName>generic</groupName>
      <baseAddress>0x1904800</baseAddress>
      <access>read-write</access>
    </peripheral>
    <peripheral>
      <name>CIR_RX</name>
      <description>CIR_RX</description>
      <groupName>generic</groupName>
      <baseAddress>0x7040000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>CIR_CTL</name>
          <description>CIR Control Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF3</resetMask>
          <fields>
            <field>
              <name>ACTIVE</name>
              <description>Active Pulse Accept Mode 00, 01: Both positive and negative pulses are valid as a leading code 
10: Only negative pulse is valid as a leading code 
11: Only positive pulse is valid as a leading code</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Only_negative</name>
                  <description>Only negative pulse is valid as a leading code</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Only_positive</name>
                  <description>Only positive pulse is valid as a leading code</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CIR</name>
              <description>ENABLE 00~10: Reserved 
11: CIR mode enable</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>mode</name>
                  <description>CIR mode enable</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXEN</name>
              <description>Receiver Block Enable 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GEN</name>
              <description>Global Enable A disable on this bit overrides any other block or channel enables and flushes all FIFOs. 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CIR_RXCFG</name>
          <description>CIR Receiver Configure Register</description>
          <addressOffset>0x34</addressOffset>
          <resetValue>0x1828</resetValue>
          <resetMask>0x1FFFFFF</resetMask>
          <fields>
            <field>
              <name>SCS2</name>
              <description>Bit2 of Sample Clock Select for CIR This bit is defined by SCS bits below.</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ATHC</name>
              <description>Active Threshold Control for CIR 
0: ATHR in unit of (Sample Clock) 
1: ATHR in unit of (128*Sample Clocks)</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ATHR_in_unit_of__openingparen_Sample</name>
                  <description>ATHR in unit of (Sample Clock)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ATHR_in_unit_of__openingparen_128_times_Sample</name>
                  <description>ATHR in unit of (128*Sample Clocks)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ATHR</name>
              <description>Active Threshold for CIR These bits control the duration of CIR from idle to active state. The duration can be calculated by ((ATHR + 1)*(ATHC? Sample Clock: 128*Sample Clock)).</description>
              <bitRange>[22:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ITHR</name>
              <description>Idle Threshold for CIR The Receiver uses it to decide whether the CIR command has been received. If there is no CIR signal on the air, the receiver is staying in IDLE status. One active pulse will bring the receiver from IDLE status to Receiving status. After the CIR is end, the inputting signal will keep the specified level (high or low level) for a long time. The receiver can use this idle signal duration to decide that it has received the CIR command. The corresponding flag is asserted. If the corresponding interrupt is enabled, the interrupt line is asserted to CPU. When the duration of signal keeps one status (high or low level) for the specified duration ( (ITHR + 1)*128 sample_clk ), this means that the previous CIR command has been finished.</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NTHR</name>
              <description>Noise Threshold for CIR When the duration of signal pulse (high or low level) is less than NTHR, the pulse is taken as noise and should be discarded by hardware. 
0: All samples are recorded into RX FIFO 
1: If the signal is only one sample duration, it is taken as noise and discarded. 
2: If the signal is less than (&lt;=) two sample duration, it is taken as noise and discarded. ... 
61: If the signal is less than (&lt;=) sixty-one sample duration, it is taken as noise and discarded.</description>
              <bitRange>[7:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SCS</name>
              <description>Sample Clock Select for CIR SCS2 SCS[1] SCS[0] Sample Clock 0 0 0 CIR_CLK/64 0 0 1 CIR_CLK /128 0 1 0 CIR_CLK /256 0 1 1 CIR_CLK /512 1 0 0 CIR_CLK 1 0 1 Reserved 1 1 0 Reserved 1 1 1 Reserved</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CIR_RXFIFO</name>
          <description>CIR Receiver FIFO Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RECEIVER</name>
              <description>Receiver Byte FIFO</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CIR_RXINT</name>
          <description>CIR Receiver Interrupt Control Register</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3F33</resetMask>
          <fields>
            <field>
              <name>RAL</name>
              <description>RX FIFO available received byte level for interrupt and DMA request TRIGGER_LEVEL = RAL + 1</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DRQ_EN</name>
              <description>RX FIFO DMA Enable 
0: Disable 
1: Enable When set to `1`, the Receiver FIFO DRQ is asserted if reaching RAL. The DRQ is de-asserted when condition fails.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable When set to `1`, the Receiver FIFO DRQ is asserted if reaching RAL. The DRQ is de-asserted when condition fails.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RAI_EN</name>
              <description>RX FIFO Available Interrupt Enable 
0: Disable 
1: Enable When set to `1`, the Receiver FIFO IRQ is asserted if reaching RAL. The IRQ is de-asserted when condition fails.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable When set to `1`, the Receiver FIFO IRQ is asserted if reaching RAL. The IRQ is de-asserted when condition fails.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RPEI_EN</name>
              <description>Receiver Packet End Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ROI_EN</name>
              <description>Receiver FIFO Overrun Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CIR_RXPCFG</name>
          <description>CIR Receiver Pulse Configure Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x4</resetValue>
          <resetMask>0x4</resetMask>
          <fields>
            <field>
              <name>RPPI</name>
              <description>Receiver Pulse Polarity Invert 
0: Do not invert receiver signal 
1: Invert receiver signal</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Do_not_invert</name>
                  <description>Do not invert receiver signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert receiver signal</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CIR_RXSTA</name>
          <description>CIR Receiver Status Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3F93</resetMask>
          <fields>
            <field>
              <name>RAC</name>
              <description>RX FIFO Available Counter 
0: No available data in RX FIFO 
1: 1 byte available data in RX FIFO 
2: 2 bytes available data in RX FIFO ... 
64: 64 bytes available data in RX FIFO</description>
              <bitRange>[13:8]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2 bytes available data in RX FIFO ...</description>
                  <value>2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STAT</name>
              <description>Status of CIR 
0: Idle 
1: Busy</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RA</name>
              <description>RX FIFO Available 
0: RX FIFO not available according its level 
1: RX FIFO available according its level This bit is cleared by writing a `1`.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RX_FIFO</name>
                  <description>RX FIFO not available according its level</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RX_FIFO_available</name>
                  <description>RX FIFO available according its level This bit is cleared by writing a `1`.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RPE</name>
              <description>Receiver Packet End Flag 
0: STO was not detected. In CIR mode, one CIR symbol is receiving or not detected. 
1: STO field or packet abort symbol (7`b0000,000 and 8`b0000,0000 for MIR and FIR) is detected. In CIR mode, one CIR symbol is received. This bit is cleared by writing a `1`.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STO_was</name>
                  <description>STO was not detected. In CIR mode, one CIR symbol is receiving or not detected.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STO_field</name>
                  <description>STO field or packet abort symbol (7`b0000,000 and 8`b0000,0000 for MIR and FIR) is detected. In CIR mode, one CIR symbol is received. This bit is cleared by writing a `1`.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ROI</name>
              <description>Receiver FIFO Overrun 
0: Receiver FIFO not overrun 
1: Receiver FIFO overrun This bit is cleared by writing a `1`.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Receiver_FIFO_not_overrun</name>
                  <description>Receiver FIFO not overrun</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Receiver_FIFO_overrun</name>
                  <description>Receiver FIFO overrun This bit is cleared by writing a `1`.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>DMIC</name>
      <description>DMIC</description>
      <groupName>generic</groupName>
      <baseAddress>0x5095000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>DATA0_DATA1_VOL_CTR</name>
          <description>Data0 and Data1 Volume Control Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0xA0A0A0A0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DATA1L_VOL</name>
              <description>(-119.25 dB to 71.25 dB, 0.75 dB/Step) 
0x00: Mute 
0x01: -119.25 dB ........ 
0x9F: -0.75 dB 
0xA0: 0 dB 
0xA1: 0.75 dB ....... 
0xFF: 71.25 dB</description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mute</name>
                  <description>Mute</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_119_point_25_dB</name>
                  <description>-119.25 dB ........</description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_0_point_75_dB</name>
                  <description>-0.75 dB</description>
                  <value>0x9F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_dB</name>
                  <description>0 dB</description>
                  <value>0xA0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_75_dB</name>
                  <description>0.75 dB .......</description>
                  <value>0xA1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_71_point_25_dB</name>
                  <description>71.25 dB</description>
                  <value>0xFF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA1R_VOL</name>
              <description>(-119.25 dB to 71.25 dB, 0.75 dB/Step) 
0x00: Mute 
0x01: -119.25 dB ........ 
0x9F: -0.75 dB 
0xA0: 0 dB 
0xA1: 0.75 dB ....... 
0xFF: 71.25 dB</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mute</name>
                  <description>Mute</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_119_point_25_dB</name>
                  <description>-119.25 dB ........</description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_0_point_75_dB</name>
                  <description>-0.75 dB</description>
                  <value>0x9F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_dB</name>
                  <description>0 dB</description>
                  <value>0xA0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_75_dB</name>
                  <description>0.75 dB .......</description>
                  <value>0xA1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_71_point_25_dB</name>
                  <description>71.25 dB</description>
                  <value>0xFF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA0L_VOL</name>
              <description>(-119.25 dB to 71.25 dB, 0.75 dB/Step) 
0x00: Mute 
0x01: -119.25 dB ........ 
0x9F: -0.75 dB 
0xA0: 0 dB 
0xA1: 0.75 dB ....... 
0xFF: 71.25 dB</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mute</name>
                  <description>Mute</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_119_point_25_dB</name>
                  <description>-119.25 dB ........</description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_0_point_75_dB</name>
                  <description>-0.75 dB</description>
                  <value>0x9F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_dB</name>
                  <description>0 dB</description>
                  <value>0xA0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_75_dB</name>
                  <description>0.75 dB .......</description>
                  <value>0xA1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_71_point_25_dB</name>
                  <description>71.25 dB</description>
                  <value>0xFF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA0R_VOL</name>
              <description>(-119.25 dB to 71.25 dB, 0.75 dB/Step) 
0x00: Mute 
0x01: -119.25 dB ........ 
0x9F: -0.75 dB 
0xA0: 0 dB 
0xA1: 0.75 dB ....... 
0xFF: 71.25 dB</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mute</name>
                  <description>Mute</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_119_point_25_dB</name>
                  <description>-119.25 dB ........</description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_0_point_75_dB</name>
                  <description>-0.75 dB</description>
                  <value>0x9F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_dB</name>
                  <description>0 dB</description>
                  <value>0xA0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_75_dB</name>
                  <description>0.75 dB .......</description>
                  <value>0xA1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_71_point_25_dB</name>
                  <description>71.25 dB</description>
                  <value>0xFF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DATA2_DATA3_VOL_CTR</name>
          <description>Data2 And Data3 Volume Control Register</description>
          <addressOffset>0x34</addressOffset>
          <resetValue>0xA0A0A0A0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DATA3L_VOL</name>
              <description>(-119.25 dB to 71.25 dB, 0.75 dB/Step) 
0x00: Mute 
0x01: -119.25 dB ........ 
0x9F: -0.75 dB 
0xA0: 0 dB 
0xA1: 0.75 dB ....... 
0xFF: 71.25 dB</description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mute</name>
                  <description>Mute</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_119_point_25_dB</name>
                  <description>-119.25 dB ........</description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_0_point_75_dB</name>
                  <description>-0.75 dB</description>
                  <value>0x9F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_dB</name>
                  <description>0 dB</description>
                  <value>0xA0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_75_dB</name>
                  <description>0.75 dB .......</description>
                  <value>0xA1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_71_point_25_dB</name>
                  <description>71.25 dB</description>
                  <value>0xFF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA3R_VOL</name>
              <description>(-119.25 dB to 71.25 dB, 0.75 dB/Step) 
0x00: Mute 
0x01: -119.25 dB ........ 
0x9F: -0.75 dB 
0xA0: 0 dB 
0xA1: 0.75 dB ....... 
0xFF: 71.25 dB</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mute</name>
                  <description>Mute</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_119_point_25_dB</name>
                  <description>-119.25 dB ........</description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_0_point_75_dB</name>
                  <description>-0.75 dB</description>
                  <value>0x9F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_dB</name>
                  <description>0 dB</description>
                  <value>0xA0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_75_dB</name>
                  <description>0.75 dB .......</description>
                  <value>0xA1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_71_point_25_dB</name>
                  <description>71.25 dB</description>
                  <value>0xFF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA2L_VOL</name>
              <description>(-119.25 dB to 71.25 dB, 0.75 dB/Step) 
0x00: Mute 
0x01: -119.25 dB ........ 
0x9F: -0.75 dB 
0xA0: 0 dB 
0xA1: 0.75 dB ....... 
0xFF: 71.25 dB</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mute</name>
                  <description>Mute</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_119_point_25_dB</name>
                  <description>-119.25 dB ........</description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_0_point_75_dB</name>
                  <description>-0.75 dB</description>
                  <value>0x9F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_dB</name>
                  <description>0 dB</description>
                  <value>0xA0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_75_dB</name>
                  <description>0.75 dB .......</description>
                  <value>0xA1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_71_point_25_dB</name>
                  <description>71.25 dB</description>
                  <value>0xFF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA2R_VOL</name>
              <description>(-119.25 dB to 71.25 dB, 0.75 dB/Step) 
0x00: Mute 
0x01: -119.25 dB ........ 
0x9F: -0.75 dB 
0xA0: 0 dB 
0xA1: 0.75 dB ........ 
0xFF: 71.25 dB</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mute</name>
                  <description>Mute</description>
                  <value>0x00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_119_point_25_dB</name>
                  <description>-119.25 dB ........</description>
                  <value>0x01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_minus_0_point_75_dB</name>
                  <description>-0.75 dB</description>
                  <value>0x9F</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_dB</name>
                  <description>0 dB</description>
                  <value>0xA0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_75_dB</name>
                  <description>0.75 dB ........</description>
                  <value>0xA1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_71_point_25_dB</name>
                  <description>71.25 dB</description>
                  <value>0xFF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMIC_CH_MAP</name>
          <description>DMIC Channel Mapping Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x76543210</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DMIC_CH7_MAP</name>
              <description>DMIC Channel 7 Mapping 
0000: DATA0 Left Channel 
0001: DATA0 Right Channel 
0010: DATA1 Left Channel 
0011: DATA1 Right Channel 
0100: DATA2 Left Channel 
0101: DATA2 Right Channel 
0110: DATA3 Left Channel 
0111: DATA3 Right Channel</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DATA0_Left</name>
                  <description>DATA0 Left Channel</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA0_Right</name>
                  <description>DATA0 Right Channel</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Left</name>
                  <description>DATA1 Left Channel</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Right</name>
                  <description>DATA1 Right Channel</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Left</name>
                  <description>DATA2 Left Channel</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Right</name>
                  <description>DATA2 Right Channel</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Left</name>
                  <description>DATA3 Left Channel</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Right</name>
                  <description>DATA3 Right Channel</description>
                  <value>0b0111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMIC_CH6_MAP</name>
              <description>DMIC Channel 6 Mapping 
0000: DATA0 Left Channel 
0001: DATA0 Right Channel 
0010: DATA1 Left Channel 
0011: DATA1 Right Channel 
0100: DATA2 Left Channel 
0101: DATA2 Right Channel 
0110: DATA3 Left Channel 
0111: DATA3 Right Channel</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DATA0_Left</name>
                  <description>DATA0 Left Channel</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA0_Right</name>
                  <description>DATA0 Right Channel</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Left</name>
                  <description>DATA1 Left Channel</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Right</name>
                  <description>DATA1 Right Channel</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Left</name>
                  <description>DATA2 Left Channel</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Right</name>
                  <description>DATA2 Right Channel</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Left</name>
                  <description>DATA3 Left Channel</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Right</name>
                  <description>DATA3 Right Channel</description>
                  <value>0b0111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMIC_CH5_MAP</name>
              <description>DMIC Channel 5 Mapping 
0000: DATA0 Left Channel 
0001: DATA0 Right Channel 
0010: DATA1 Left Channel 
0011: DATA1 Right Channel 
0100: DATA2 Left Channel 
0101: DATA2 Right Channel 
0110: DATA3 Left Channel 
0111: DATA3 Right Channel</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DATA0_Left</name>
                  <description>DATA0 Left Channel</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA0_Right</name>
                  <description>DATA0 Right Channel</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Left</name>
                  <description>DATA1 Left Channel</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Right</name>
                  <description>DATA1 Right Channel</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Left</name>
                  <description>DATA2 Left Channel</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Right</name>
                  <description>DATA2 Right Channel</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Left</name>
                  <description>DATA3 Left Channel</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Right</name>
                  <description>DATA3 Right Channel</description>
                  <value>0b0111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMIC_CH4_MAP</name>
              <description>DMIC Channel 4 Mapping 
0000: DATA0 Left Channel 
0001: DATA0 Right Channel 
0010: DATA1 Left Channel 
0011: DATA1 Right Channel 
0100: DATA2 Left Channel 
0101: DATA2 Right Channel 
0110: DATA3 Left Channel 
0111: DATA3 Right Channel</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DATA0_Left</name>
                  <description>DATA0 Left Channel</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA0_Right</name>
                  <description>DATA0 Right Channel</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Left</name>
                  <description>DATA1 Left Channel</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Right</name>
                  <description>DATA1 Right Channel</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Left</name>
                  <description>DATA2 Left Channel</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Right</name>
                  <description>DATA2 Right Channel</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Left</name>
                  <description>DATA3 Left Channel</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Right</name>
                  <description>DATA3 Right Channel</description>
                  <value>0b0111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMIC_CH3_MAP</name>
              <description>DMIC Channel 3 Mapping 
0000: DATA0 Left Channel 
0001: DATA0 Right Channel 
0010: DATA1 Left Channel 
0011: DATA1 Right Channel 
0100: DATA2 Left Channel 
0101: DATA2 Right Channel 
0110: DATA3 Left Channel 
0111: DATA3 Right Channel</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DATA0_Left</name>
                  <description>DATA0 Left Channel</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA0_Right</name>
                  <description>DATA0 Right Channel</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Left</name>
                  <description>DATA1 Left Channel</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Right</name>
                  <description>DATA1 Right Channel</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Left</name>
                  <description>DATA2 Left Channel</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Right</name>
                  <description>DATA2 Right Channel</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Left</name>
                  <description>DATA3 Left Channel</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Right</name>
                  <description>DATA3 Right Channel</description>
                  <value>0b0111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMIC_CH2_MAP</name>
              <description>DMIC Channel 2 Mapping 
0000: DATA0 Left Channel 
0001: DATA0 Right Channel 
0010: DATA1 Left Channel 
0011: DATA1 Right Channel 
0100: DATA2 Left Channel 
0101: DATA2 Right Channel 
0110: DATA3 Left Channel 
0111: DATA3 Right Channel</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DATA0_Left</name>
                  <description>DATA0 Left Channel</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA0_Right</name>
                  <description>DATA0 Right Channel</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Left</name>
                  <description>DATA1 Left Channel</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Right</name>
                  <description>DATA1 Right Channel</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Left</name>
                  <description>DATA2 Left Channel</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Right</name>
                  <description>DATA2 Right Channel</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Left</name>
                  <description>DATA3 Left Channel</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Right</name>
                  <description>DATA3 Right Channel</description>
                  <value>0b0111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMIC_CH1_MAP</name>
              <description>DMIC Channel 1 Mapping 
0000: DATA0 Left Channel 
0001: DATA0 Right Channel 
0010: DATA1 Left Channel 
0011: DATA1 Right Channel 
0100: DATA2 Left Channel 
0101: DATA2 Right Channel 
0110: DATA3 Left Channel 
0111: DATA3 Right Channel</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DATA0_Left</name>
                  <description>DATA0 Left Channel</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA0_Right</name>
                  <description>DATA0 Right Channel</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Left</name>
                  <description>DATA1 Left Channel</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Right</name>
                  <description>DATA1 Right Channel</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Left</name>
                  <description>DATA2 Left Channel</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Right</name>
                  <description>DATA2 Right Channel</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Left</name>
                  <description>DATA3 Left Channel</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Right</name>
                  <description>DATA3 Right Channel</description>
                  <value>0b0111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMIC_CH0_MAP</name>
              <description>DMIC Channel0 Mapping 
0000: DATA0 Left Channel 
0001: DATA0 Right Channel 
0010: DATA1 Left Channel 
0011: DATA1 Right Channel 
0100: DATA2 Left Channel 
0101: DATA2 Right Channel 
0110: DATA3 Left Channel 
0111: DATA3 Right Channel</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DATA0_Left</name>
                  <description>DATA0 Left Channel</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA0_Right</name>
                  <description>DATA0 Right Channel</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Left</name>
                  <description>DATA1 Left Channel</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA1_Right</name>
                  <description>DATA1 Right Channel</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Left</name>
                  <description>DATA2 Left Channel</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA2_Right</name>
                  <description>DATA2 Right Channel</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Left</name>
                  <description>DATA3 Left Channel</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DATA3_Right</name>
                  <description>DATA3 Right Channel</description>
                  <value>0b0111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMIC_CH_NUM</name>
          <description>DMIC Channel Numbers Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>DMIC_CH_NUM</name>
              <description>DMIC enable channel numbers are (N+1).</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DMIC_CNT</name>
          <description>DMIC Counter Register</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DMIC_CNT</name>
              <description>RX Sample Counter The audio sample number of writing into RXFIFO. When one sample is written by Digital Audio Engine, the RX sample counter register increases by one. The RX sample counter register can be set to any initial valve at any time. After been updated by the initial value, the counter register should count on base of this initial value. Note: It is used for Audio/ Video Synchronization.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DMIC_CTR</name>
          <description>DMIC Control Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7F1</resetMask>
          <fields>
            <field>
              <name>DMICFDT</name>
              <description>DMIC RXFIFO Delay Time for Writing Data after GLOBE_EN 
00: 5ms 
01: 10ms 
10: 20ms 
11: 30ms</description>
              <bitRange>[10:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_5ms</name>
                  <description>5ms</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_10ms</name>
                  <description>10ms</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_20ms</name>
                  <description>20ms</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_30ms</name>
                  <description>30ms</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMICDFEN</name>
              <description>DMIC RXFIFO Delay Function for Writing Data after GLOBE_EN 
0: Disable 
1: Enable</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA3</name>
              <description>Left Data and Right Data Swap Enable 
0: Disable 
1: Enable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA2</name>
              <description>Left Data and Right Data Swap Enable 
0: Disable 
1: Enable</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA1</name>
              <description>Left Data and Right Data Swap Enable 
0: Disable 
1: Enable</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA0</name>
              <description>Left Data and Right Data Swap Enable 
0: Disable 
1: Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMIC</name>
              <description>Oversample Rate 
0: 128 (Support 8 kHz ~ 24 kHz) 
1: 64 (Support 16 kHz ~ 48 kHz)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_128</name>
                  <description>128 (Support 8 kHz ~ 24 kHz)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_64</name>
                  <description>64 (Support 16 kHz ~ 48 kHz)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMIC_DATA</name>
          <description>DMIC Data Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DMIC_DATA</name>
              <description></description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DMIC_EN</name>
          <description>DMIC Enable Control Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF</resetMask>
          <fields>
            <field>
              <name>GLOBE_EN</name>
              <description>DMIC Globe Enable 
0: Disable 
1: Enable</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA3_CHR_EN</name>
              <description>DATA3 Right Channel Enable 
0: Disable 
1: Enable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA3_CHL_EN</name>
              <description>DATA3 Left Channel Enable 
0: Disable 
1: Enable</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA2_CHR_EN</name>
              <description>DATA2 Right Channel Enable 
0: Disable 
1: Enable</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA2_CHL_EN</name>
              <description>DATA2 Left Channel Enable 
0: Disable 
1: Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA1_CHR_EN</name>
              <description>DATA1 Right Channel Enable 
0: Disable 
1: Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA1_CHL_EN</name>
              <description>DATA1 Left Channel Enable 
0: Disable 
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA0_CHR_EN</name>
              <description>DATA0 Right Channel Enable 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA0_CHL_EN</name>
              <description>DATA0 Left Channel Enable 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMIC_FIFO_CTR</name>
          <description>DMIC_FIFO_CTR</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x40</resetValue>
          <resetMask>0x800003FF</resetMask>
          <fields>
            <field>
              <name>DMIC_RXFIFO_FLUSH</name>
              <description>DMIC RXFIFO Flush Writing `1` to flush RXFIFO, self clear to `0`</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RXFIFO_MODE</name>
              <description>RXFIFO Output Mode (Mode 0, 1) 
0: Expanding `0` at LSB of RXFIFO register 
1: Expanding received sample sign bit at MSB of RXFIFO register For 24-bit received audio sample: Mode 0: RXDATA[31:0] = {RXFIFO_O[23:0], 8`h0} Mode 1: RXDATA[31:0] = {8{RXFIFO_O[23]}, RXFIFO_O[23:0]} For 16-bit received audio sample: Mode 0: RXDATA[31:0] = {RXFIFO_O[23:8], 16`h0} Mode 1: RXDATA[31:0] = {16{RXFIFO_O[23]}, RXFIFO_O[23:8]}</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Expanding_`0`</name>
                  <description>Expanding `0` at LSB of RXFIFO register</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Expanding_received_sample</name>
                  <description>Expanding received sample sign bit at MSB of RXFIFO register For 24-bit received audio sample: Mode 0: RXDATA[31:0] = {RXFIFO_O[23:0], 8`h0} Mode 1: RXDATA[31:0] = {8{RXFIFO_O[23]}, RXFIFO_O[23:0]} For 16-bit received audio sample: Mode 0: RXDATA[31:0] = {RXFIFO_O[23:8], 16`h0} Mode 1: RXDATA[31:0] = {16{RXFIFO_O[23]}, RXFIFO_O[23:8]}</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SAMPLE_RESOLUTION</name>
              <description>0: 16-bit 
1: 24- bit</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_16_bit</name>
                  <description>16-bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_24_minus__bit</name>
                  <description>24- bit</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_TRG_LEVEL</name>
              <description>RXFIFO Trigger Level (TRLV[7:0]) Interrupt and DMA request trigger level for DMIC RXFIFO normal condition IRQ/DRQ Generated when WLEVEL &gt; TRLV[7:0]) WLEVEL represents the number of valid samples in the DMIC RXFIFO</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DMIC_INTC</name>
          <description>MIC Interrupt Control Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>RXFIFO_DRQ_EN</name>
              <description>DMIC RXFIFO Data Available DRQ Enable 
0: Disable 
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_OVERRUN_IRQ_EN</name>
              <description>DMIC RXFIFO Overrun IRQ Enable 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA_IRQ_EN</name>
              <description>DMIC RXFIFO Data Available IRQ Enable 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMIC_INTS</name>
          <description>DMIC Interrupt Status Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>RXFIFO_OVERRUN_IRQ_PENDING</name>
              <description>DMIC RXFIFO Overrun Pending Interrupt 
0: No pending IRQ 
1: RXFIFO overrun pending IRQ Writing `1` to clear this interrupt or automatically clear if interrupt condition fails.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_pending</name>
                  <description>No pending IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RXFIFO</name>
                  <description>RXFIFO overrun pending IRQ Writing `1` to clear this interrupt or automatically clear if interrupt condition fails.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RXFIFO_DATA_IRQ_PENDING</name>
              <description>DMIC RXFIFO Data Available Pending Interrupt 
0: No pending IRQ 
1: Data available pending IRQ Writing `1` to clear this interrupt or automatically clear if interrupt condition fails.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_pending</name>
                  <description>No pending IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Data_available</name>
                  <description>Data available pending IRQ Writing `1` to clear this interrupt or automatically clear if interrupt condition fails.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMIC_RXFIFO_STA</name>
          <description>DMIC RXFIFO Status Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DMIC_DATA_CNT</name>
              <description>DMIC RXFIFO Available Sample Word Counter</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DMIC_SR</name>
          <description>DMIC Sample Rate Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>DMIC_SR</name>
              <description>Sample Rate of DMIC 
000: 48 kHz 
010: 24 kHz 
100: 12 kHz 
110: Reserved 
001: 32 kHz 
011: 16 kHz 
101: 8 kHz 
111: Reserved 44.1 kHz/22.05 kHz/11.025 kHz can be supported by Audio PLL Configure Bit.</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_48_kHz</name>
                  <description>48 kHz</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_24_kHz</name>
                  <description>24 kHz</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_12_kHz</name>
                  <description>12 kHz</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_kHz</name>
                  <description>32 kHz</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16_kHz</name>
                  <description>16 kHz</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_kHz</name>
                  <description>8 kHz</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reserved</name>
                  <description>Reserved 44.1 kHz/22.05 kHz/11.025 kHz can be supported by Audio PLL Configure Bit.</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HPF_COEF_REG</name>
          <description>High Pass Filter Coef Register</description>
          <addressOffset>0x3C</addressOffset>
          <resetValue>0xFFAA45</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>HIGH</name>
              <description>High Pass Filter Coefficient</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HPF_EN_CTR</name>
          <description>High Pass Filter Enable Control Register</description>
          <addressOffset>0x38</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>HPF_DATA3_CHR_EN</name>
              <description>High Pass Filter DATA3 Right Channel Enable 
0: Disable 
1: Enable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HPF_DATA3_CHL_EN</name>
              <description>High Pass Filter DATA3 Left Channel Enable 
0: Disable 
1: Enable</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HPF_DATA2_CHR_EN</name>
              <description>High Pass Filter DATA2 Right Channel Enable 
0: Disable 
1: Enable</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HPF_DATA2_CHL_EN</name>
              <description>High Pass Filter DATA2 Left Channel Enable 
0: Disable 
1: Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HPF_DATA1_CHR_EN</name>
              <description>High Pass Filter DATA1 Right Channel Enable 
0: Disable 
1: Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HPF_DATA1_CHL_EN</name>
              <description>High Pass Filter DATA1 Left Channel Enable 
0: Disable 
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HPF_DATA0_CHR_EN</name>
              <description>High Pass Filter DATA0 Right Channel Enable 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HPF_DATA0_CHL_EN</name>
              <description>High Pass Filter DATA0 Left Channel Enable 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HPF_GAIN_REG</name>
          <description>High Pass Filter Gain Register</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0xFFD522</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>HIGH</name>
              <description>High Pass Filter Gain</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>DMA</name>
      <description>DMA</description>
      <groupName>generic</groupName>
      <baseAddress>0x3002000</baseAddress>
      <access>read-write</access>
      <registers>
        <cluster>
          <dim>16</dim>
          <dimIncrement>64</dimIncrement>
          <name>_N[%s]</name>
          <addressOffset>0x100</addressOffset>
          <register>
            <name>DMA_BCNT_LEFT_REG</name>
            <description>DMA Channel Byte Counter Left Register(N=0~15)</description>
            <addressOffset>0x18</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x1FFFFFF</resetMask>
            <fields>
              <field>
                <name>DMA_BCNT_LEFT</name>
                <description>DMA Channel Byte Counter Left, read only.</description>
                <bitRange>[24:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>DMA_CFG_REG</name>
            <description>DMA Channel Configuration Register(N=0~15)</description>
            <addressOffset>0xC</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x7FF07FF</resetMask>
            <fields>
              <field>
                <name>DMA_DEST_DATA_WIDTH</name>
                <description>DMA Destination Data Width 
00: 8-bit 
01: 16-bit 
10: 32-bit 
11: 64-bit</description>
                <bitRange>[26:25]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_8_bit</name>
                    <description>8-bit</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_16_bit</name>
                    <description>16-bit</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_32_bit</name>
                    <description>32-bit</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_64_bit</name>
                    <description>64-bit</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DMA_ADDR_MODE</name>
                <description>DMA Destination Address Mode 
0: Linear Mode 
1: IO Mode</description>
                <bitRange>[24:24]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Linear</name>
                    <description>Linear Mode</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>IO</name>
                    <description>IO Mode</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DMA_DEST_BLOCK_SIZE</name>
                <description>DMA Destination Block Size 
00: 1 
01: 4 
10: 8 
11: 16</description>
                <bitRange>[23:22]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_1</name>
                    <description>1</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_4</name>
                    <description>4</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_8</name>
                    <description>8</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_16</name>
                    <description>16</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DMA_DEST_DRQ_TYPE</name>
                <description>DMA Destination DRQ Type The details in DRQ Type and Port Corresponding Relation.</description>
                <bitRange>[21:16]</bitRange>
                <access>read-only</access>
              </field>
              <field>
                <name>DMA_SRC_DATA_WIDTH</name>
                <description>DMA Source Data Width 
00: 8-bit 
01: 16-bit 
10: 32-bit 
11: 64-bit</description>
                <bitRange>[10:9]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_8_bit</name>
                    <description>8-bit</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_16_bit</name>
                    <description>16-bit</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_32_bit</name>
                    <description>32-bit</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_64_bit</name>
                    <description>64-bit</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DMA_SRC_ADDR_MODE</name>
                <description>DMA Source Address Mode 
0: Linear Mode 
1: IO Mode</description>
                <bitRange>[8:8]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Linear</name>
                    <description>Linear Mode</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>IO</name>
                    <description>IO Mode</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DMA_SRC_BLOCK_SIZE</name>
                <description>DMA Source Block Size 
00: 1 
01: 4 
10: 8 
11: 16</description>
                <bitRange>[7:6]</bitRange>
                <access>read-only</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_1</name>
                    <description>1</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_4</name>
                    <description>4</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_8</name>
                    <description>8</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_16</name>
                    <description>16</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DMA_SRC_DRQ_TYPE</name>
                <description>DMA Source DRQ Type The details in DRQ Type and Port Corresponding Relation.</description>
                <bitRange>[5:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>DMA_CUR_DEST_REG</name>
            <description>DMA Channel Current Destination Register(N=0~15)</description>
            <addressOffset>0x14</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>DMA_CUR_DEST</name>
                <description>DMA Channel Current Destination Address, read only.</description>
                <bitRange>[31:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>DMA_CUR_SRC_REG</name>
            <description>DMA Channel Current Source Register(N=0~15)</description>
            <addressOffset>0x10</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>DMA_CUR_SRC</name>
                <description>DMA Channel Current Source Address, read only.</description>
                <bitRange>[31:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>DMA_DESC_ADDR_REG</name>
            <description>DMA Channel Start Address Register(N=0~15)</description>
            <addressOffset>0x8</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>DMA_DESC_LOW_ADDR</name>
                <description>DMA Channel Descriptor Word Address, Low 30bits. The Descriptor Address must be word-aligned.</description>
                <bitRange>[31:2]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>DMA_DESC_HIGH_ADDR</name>
                <description>DMA Channel Descriptor High Address, High 2bits The real address is as below: DMA Channel Descriptor Address = {bit[1:0],bit[31:2],2`b00};</description>
                <bitRange>[1:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>DMA_EN_REG</name>
            <description>DMA Channel Enable Register (N=0~15)</description>
            <addressOffset>0x0</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x1</resetMask>
            <fields>
              <field>
                <name>DMA_EN</name>
                <description>DMA Channel Enable 
0: Disable 
1: Enable</description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>DMA_FDESC_ADDR_REG</name>
            <description>DMA Former Descriptor Address Register(N=0~15)</description>
            <addressOffset>0x2C</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>DMA_FDESC_ADDR</name>
                <description>This register is used to store the former value of DMA Channel Descriptor Address Register.</description>
                <bitRange>[31:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>DMA_MODE_REG</name>
            <description>DMA Mode Register(N=0~15)</description>
            <addressOffset>0x28</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xC</resetMask>
            <fields>
              <field>
                <name>DMA_DST_MODE</name>
                <description>0: Wait mode 
1: Handshake mode</description>
                <bitRange>[3:3]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Wait_mode</name>
                    <description>Wait mode</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Handshake_mode</name>
                    <description>Handshake mode</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DMA_SRC_MODE</name>
                <description>0: Wait mode 
1: Handshake mode</description>
                <bitRange>[2:2]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Wait_mode</name>
                    <description>Wait mode</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Handshake_mode</name>
                    <description>Handshake mode</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>DMA_PARA_REG</name>
            <description>DMA Channel Parameter Register(N=0~15)</description>
            <addressOffset>0x1C</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFF</resetMask>
            <fields>
              <field>
                <name>WAIT_CYC</name>
                <description>Wait Clock Cycles</description>
                <bitRange>[7:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>DMA_PAU_REG</name>
            <description>DMA Channel Pause Register(N=0~15)</description>
            <addressOffset>0x4</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x1</resetMask>
            <fields>
              <field>
                <name>DMA_PAUSE</name>
                <description>Pausing DMA Channel Transfer Data 
0: Resume Transferring 
1: Pause Transferring</description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Resume</name>
                    <description>Resume Transferring</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Pause</name>
                    <description>Pause Transferring</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>DMA_PKG_NUM_REG</name>
            <description>DMA Package Number Register(N=0~15)</description>
            <addressOffset>0x30</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>DMA_PKG_NUM</name>
                <description>This register will record the number of packages which has been completed in one transmission.</description>
                <bitRange>[31:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
        </cluster>
        <register>
          <name>DMA_AUTO_GATE_REG</name>
          <description>DMA Auto Gating Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>DMA_MCLK_CIRCUIT</name>
              <description>DMA MCLK interface circuit auto gating bit 
0: Auto gating enable 
1: Auto gating disable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Auto_gating_enable</name>
                  <description>Auto gating enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Auto_gating_disable</name>
                  <description>Auto gating disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_COMMON_CIRCUIT</name>
              <description>DMA common circuit auto gating bit 
0: Auto gating enable 
1: Auto gating disable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Auto_gating_enable</name>
                  <description>Auto gating enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Auto_gating_disable</name>
                  <description>Auto gating disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_CHAN_CIRCUIT</name>
              <description>DMA channel circuit auto gating bit 
0: Auto gating enable 
1: Auto gating disable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Auto_gating_enable</name>
                  <description>Auto gating enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Auto_gating_disable</name>
                  <description>Auto gating disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA_IRQ_EN_REG0</name>
          <description>DMA IRQ Enable Register 0</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x77777777</resetMask>
          <fields>
            <field>
              <name>DMA7_QUEUE_IRQ_EN</name>
              <description>DMA 7 Queue End Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA7_PKG_IRQ_EN</name>
              <description>DMA 7 Package End Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA7_HLAF_IRQ_EN</name>
              <description>DMA 7 Half Package Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA6_QUEUE_IRQ_EN</name>
              <description>DMA 6 Queue End Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA6_PKG_IRQ_EN</name>
              <description>DMA 6 Package End Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA6_HLAF_IRQ_EN</name>
              <description>DMA 6 Half Package Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA5_QUEUE_IRQ_EN</name>
              <description>DMA 5 Queue End Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA5_PKG_IRQ_EN</name>
              <description>DMA 5 Package End Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA5_HLAF_IRQ_EN</name>
              <description>DMA 5 Half package Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA4_QUEUE_IRQ_EN</name>
              <description>DMA 4 Queue End Transfer Interrupt Enable. 
0: Disable 
1: Enable</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA4_PKG_IRQ_EN</name>
              <description>DMA 4 Package End Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA4_HLAF_IRQ_EN</name>
              <description>DMA 4 Half Package Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA3_QUEUE_IRQ_EN</name>
              <description>DMA 3 Queue End Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA3_PKG_IRQ_EN</name>
              <description>DMA 3 Package End Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA3_HLAF_IRQ_EN</name>
              <description>DMA 3 Half Package Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA2_QUEUE_IRQ_EN</name>
              <description>DMA 2 Queue End Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA2_PKG_IRQ_EN</name>
              <description>DMA 2 Package End Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA2_HLAF_IRQ_EN</name>
              <description>DMA 2 Half Package Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA1_QUEUE_IRQ_EN</name>
              <description>DMA 1 Queue End Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA1_PKG_IRQ_EN</name>
              <description>DMA 1 Package End Transfer Interrupt Enable. 
0: Disable 
1: Enable</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA1_HLAF_IRQ_EN</name>
              <description>DMA 1 Half Package Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA0_QUEUE_IRQ_EN</name>
              <description>DMA 0 Queue End Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA0_PKG_IRQ_EN</name>
              <description>DMA 0 Package End Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA0_HLAF_IRQ_EN</name>
              <description>DMA 0 Half Package Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA_IRQ_EN_REG1</name>
          <description>DMA IRQ Enable Register 1</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x77777777</resetMask>
          <fields>
            <field>
              <name>DMA15_QUEUE_IRQ_EN</name>
              <description>DMA 15 Queue End Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA15_PKG_IRQ_EN</name>
              <description>DMA 15 Package End Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA15_HLAF_IRQ_EN</name>
              <description>DMA 15 Half Package Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA14_QUEUE_IRQ_EN</name>
              <description>DMA 14 Queue End Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA14_PKG_IRQ_EN</name>
              <description>DMA 14 Package End Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA14_HLAF_IRQ_EN</name>
              <description>DMA 14 Half Package Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA13_QUEUE_IRQ_EN</name>
              <description>DMA 13 Queue End Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA13_PKG_IRQ_EN</name>
              <description>DMA 13 Package End Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA13_HLAF_IRQ_EN</name>
              <description>DMA 13 Half package Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA12_QUEUE_IRQ_EN</name>
              <description>DMA 12 Queue End Transfer Interrupt Enable. 
0: Disable 
1: Enable</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA12_PKG_IRQ_EN</name>
              <description>DMA 12 Package End Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA12_HLAF_IRQ_EN</name>
              <description>DMA 12 Half Package Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA11_QUEUE_IRQ_EN</name>
              <description>DMA 11 Queue End Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA11_PKG_IRQ_EN</name>
              <description>DMA 11 Package End Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA11_HLAF_IRQ_EN</name>
              <description>DMA 11 Half Package Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA10_QUEUE_IRQ_EN</name>
              <description>DMA 10 Queue End Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA10_PKG_IRQ_EN</name>
              <description>DMA 10 Package End Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA10_HLAF_IRQ_EN</name>
              <description>DMA 10 Half Package Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA9_QUEUE_IRQ_EN</name>
              <description>DMA 9 Queue End Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA9_PKG_IRQ_EN</name>
              <description>DMA 9 Package End Transfer Interrupt Enable. 
0: Disable 
1: Enable</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA9_HLAF_IRQ_EN</name>
              <description>DMA 9 Half Package Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA8_QUEUE_IRQ_EN</name>
              <description>DMA 8 Queue End Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA8_PKG_IRQ_EN</name>
              <description>DMA 8 Package End Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA8_HLAF_IRQ_EN</name>
              <description>DMA 8 Half Package Transfer Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA_IRQ_PEND_REG0</name>
          <description>DMA IRQ Pending Register 0</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x77777777</resetMask>
          <fields>
            <field>
              <name>DMA7_QUEUE_IRQ_PEND</name>
              <description>DMA 7 Queue End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA7_PKG_IRQ_PEND</name>
              <description>DMA 7 Package End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA7_HLAF_IRQ_PEND</name>
              <description>DMA 7 Half Package Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA6_QUEUE_IRQ_PEND</name>
              <description>DMA 6 Queue End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA6_PKG_IRQ_PEND</name>
              <description>DMA 6 Package End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA6_HLAF_IRQ_PEND</name>
              <description>DMA 6 Half Package Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA5_QUEUE_IRQ_PEND</name>
              <description>DMA 5 Queue End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA5_PKG_IRQ_PEND</name>
              <description>DMA 5 Package End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA5_HLAF_IRQ_PEND</name>
              <description>DMA 5 Half Package Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA4_QUEUE_IRQ_PEND</name>
              <description>DMA 4 Queue End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA4_PKG_IRQ_PEND</name>
              <description>DMA 4 Package End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA4_HLAF_IRQ_PEND</name>
              <description>DMA 4 Half Package Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA3_QUEUE_IRQ_PEND</name>
              <description>DMA 3 Queue End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending.</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA3_PKG_IRQ_PEND</name>
              <description>DMA 3 Package End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA3_HLAF_IRQ_PEND</name>
              <description>DMA 3 Half Package Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA2_QUEUE_IRQ_PEND</name>
              <description>DMA 2 Queue End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA2_PKG_IRQ_PEND</name>
              <description>DMA 2 Package End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA2_HLAF_IRQ_PEND</name>
              <description>DMA 2 Half Package Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA1_QUEUE_IRQ_PEND</name>
              <description>DMA 1 Queue End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA1_PKG_IRQ_PEND</name>
              <description>DMA 1 Package End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA1_HLAF_IRQ_PEND</name>
              <description>DMA 1 Half Package Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA0_QUEUE_IRQ_PEND</name>
              <description>DMA 0 Queue End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA0_PKG_IRQ_PEND</name>
              <description>DMA 0 Package End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA0_HLAF_IRQ_PEND</name>
              <description>DMA 0 Half Package Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA_IRQ_PEND_REG1</name>
          <description>DMA IRQ Pending Register 1</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x77777777</resetMask>
          <fields>
            <field>
              <name>DMA15_QUEUE_IRQ_PEND</name>
              <description>DMA 15 Queue End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA15_PKG_IRQ_PEND</name>
              <description>DMA 15 Package End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA15_HLAF_IRQ_PEND</name>
              <description>DMA 15 Half Package Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA14_QUEUE_IRQ_PEND</name>
              <description>DMA 14 Queue End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA14_PKG_IRQ_PEND</name>
              <description>DMA 14 Package End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA14_HLAF_IRQ_PEND</name>
              <description>DMA 14 Half Package Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA13_QUEUE_IRQ_PEND</name>
              <description>DMA 13 Queue End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA13_PKG_IRQ_PEND</name>
              <description>DMA 13 Package End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA13_HLAF_IRQ_PEND</name>
              <description>DMA 13 Half Package Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA12_QUEUE_IRQ_PEND</name>
              <description>DMA 12 Queue End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA12_PKG_IRQ_PEND</name>
              <description>DMA 12 Package End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA12_HLAF_IRQ_PEND</name>
              <description>DMA 12 Half Package Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA11_QUEUE_IRQ_PEND</name>
              <description>DMA 11 Queue End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending.</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA11_PKG_IRQ_PEND</name>
              <description>DMA 11 Package End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA11_HLAF_IRQ_PEND</name>
              <description>DMA 11 Half Package Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA10_QUEUE_IRQ_PEND</name>
              <description>DMA 10 Queue End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA10_PKG_IRQ_PEND</name>
              <description>DMA 10 Package End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA10_HLAF_IRQ_PEND</name>
              <description>DMA 10 Half Package Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA9_QUEUE_IRQ_PEND</name>
              <description>DMA 9 Queue End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA9_PKG_IRQ_PEND</name>
              <description>DMA 9 Package End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA9_HLAF_IRQ_PEND</name>
              <description>DMA 9 Half Package Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA8_QUEUE_IRQ_PEND</name>
              <description>DMA 8 Queue End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA8_PKG_IRQ_PEND</name>
              <description>DMA 8 Package End Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA8_HLAF_IRQ_PEND</name>
              <description>DMA 8 Half Package Transfer Interrupt Pending. Setting 1 to the bit will clear it. 
0: No effect 
1: Pending</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA_SEC_REG</name>
          <description>DMA Security Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>DMA15_SEC</name>
              <description>DMA channel 15 security 
0: Secure 
1: Non-secure</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Secure</name>
                  <description>Secure</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>non_secure</name>
                  <description>Non-secure</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA14_SEC</name>
              <description>DMA channel 14 security 
0: Secure 
1: Non-secure</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Secure</name>
                  <description>Secure</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>non_secure</name>
                  <description>Non-secure</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA13_SEC</name>
              <description>DMA channel 13 security 
0: Secure 
1: Non-secure</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Secure</name>
                  <description>Secure</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>non_secure</name>
                  <description>Non-secure</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA12_SEC</name>
              <description>DMA channel 12 security 
0: Secure 
1: Non-secure</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Secure</name>
                  <description>Secure</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>non_secure</name>
                  <description>Non-secure</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA11_SEC</name>
              <description>DMA channel 11 security 
0: Secure 
1: Non-secure</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Secure</name>
                  <description>Secure</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>non_secure</name>
                  <description>Non-secure</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA10_SEC</name>
              <description>DMA channel 10 security 
0: Secure 
1: Non-secure</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Secure</name>
                  <description>Secure</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>non_secure</name>
                  <description>Non-secure</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA9_SEC</name>
              <description>DMA channel 9 security 
0: Secure 
1: Non-secure</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Secure</name>
                  <description>Secure</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>non_secure</name>
                  <description>Non-secure</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA8_SEC</name>
              <description>DMA channel 8 security 
0: Secure 
1: Non-secure</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Secure</name>
                  <description>Secure</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>non_secure</name>
                  <description>Non-secure</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA7_SEC</name>
              <description>DMA channel 7 security 
0: Secure 
1: Non-secure</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Secure</name>
                  <description>Secure</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>non_secure</name>
                  <description>Non-secure</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA6_SEC</name>
              <description>DMA channel 6 security 
0: Secure 
1: Non-secure</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Secure</name>
                  <description>Secure</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>non_secure</name>
                  <description>Non-secure</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA5_SEC</name>
              <description>DMA channel 5 security 
0: Secure 
1: Non-secure</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Secure</name>
                  <description>Secure</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>non_secure</name>
                  <description>Non-secure</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA4_SEC</name>
              <description>DMA channel 4 security 
0: Secure 
1: Non-secure</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Secure</name>
                  <description>Secure</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>non_secure</name>
                  <description>Non-secure</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA3_SEC</name>
              <description>DMA channel 3 security 
0: Secure 
1: Non-secure</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Secure</name>
                  <description>Secure</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>non_secure</name>
                  <description>Non-secure</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA2_SEC</name>
              <description>DMA channel 2 security 
0: Secure 
1: Non-secure</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Secure</name>
                  <description>Secure</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>non_secure</name>
                  <description>Non-secure</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA1_SEC</name>
              <description>DMA channel 1 security 
0: Secure 
1: Non-secure</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Secure</name>
                  <description>Secure</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>non_secure</name>
                  <description>Non-secure</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA0_SEC</name>
              <description>DMA channel 0 security 
0: Secure 
1: Non-secure</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Secure</name>
                  <description>Secure</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>non_secure</name>
                  <description>Non-secure</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA_STA_REG</name>
          <description>DMA Status Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x4000FFFF</resetMask>
          <fields>
            <field>
              <name>MBUS</name>
              <description>FIFO Status 
0: Empty 
1: Not Empty</description>
              <bitRange>[30:30]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Empty</name>
                  <description>Empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Not_Empty</name>
                  <description>Not Empty</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA15_STATUS</name>
              <description>DMA Channel 15 Status 
0: Idle 
1: Busy</description>
              <bitRange>[15:15]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA14_STATUS</name>
              <description>DMA Channel 14 Status 
0: Idle 
1: Busy</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA13_STATUS</name>
              <description>DMA Channel 13 Status 
0: Idle 
1: Busy</description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA12_STATUS</name>
              <description>DMA Channel 12 Status 
0: Idle 
1: Busy</description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA11_STATUS</name>
              <description>DMA Channel 11 Status 
0: Idle 
1: Busy</description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA10_STATUS</name>
              <description>DMA Channel 10 Status 
0: Idle 
1: Busy</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA9_STATUS</name>
              <description>DMA Channel 9 Status 
0: Idle 
1: Busy</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA8_STATUS</name>
              <description>DMA Channel 8 Status 
0: Idle 
1: Busy</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA7_STATUS</name>
              <description>DMA Channel 7 Status 
0: Idle 
1: Busy</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA6_STATUS</name>
              <description>DMA Channel 6 Status 
0: Idle 
1: Busy</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA5_STATUS</name>
              <description>DMA Channel 5 Status 
0: Idle 
1: Busy</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA4_STATUS</name>
              <description>DMA Channel 4 Status 
0: Idle 
1: Busy</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA3_STATUS</name>
              <description>DMA Channel 3 Status 
0: Idle 
1: Busy</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA2_STATUS</name>
              <description>DMA Channel 2 Status 
0: Idle 
1: Busy</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA1_STATUS</name>
              <description>DMA Channel 1 Status 
0: Idle 
1: Busy</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA0_STATUS</name>
              <description>DMA Channel 0 Status 
0: Idle 
1: Busy</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>EMAC0</name>
      <description>EMAC0</description>
      <groupName>generic</groupName>
      <baseAddress>0x5020000</baseAddress>
      <access>read-write</access>
      <registers>
        <cluster>
          <dim>7</dim>
          <dimIncrement>8</dimIncrement>
          <dimIndex>1,2,3,4,5,6,7</dimIndex>
          <name>_N_%s</name>
          <addressOffset>0x58</addressOffset>
          <register>
            <name>EMAC_ADDR_HIGHN</name>
            <description>EMAC_ADDR_HIGHN</description>
            <addressOffset>0x0</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFF00FFFF</resetMask>
            <fields>
              <field>
                <name>MAC_ADDR_CTL</name>
                <description>MAC Address Valid 
0: Not valid 
1: Valid</description>
                <bitRange>[31:31]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Not_valid</name>
                    <description>Not valid</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Valid</name>
                    <description>Valid</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>MAC_ADDR_TYPE</name>
                <description>MAC Address Type 
0: Used to compare with the destination address of the received frame 
1: Used to compare with the source address of the received frame</description>
                <bitRange>[30:30]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Used_to_compare_with_the_destination</name>
                    <description>Used to compare with the destination address of the received frame</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Used_to_compare_with_the_source</name>
                    <description>Used to compare with the source address of the received frame</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>MAC_ADDR_BYTE_CTL</name>
                <description>MAC Address Byte Control Mask The lower bit of mask controls the lower byte of MAC address. When the bit of mask is 1, do not compare the corresponding byte.</description>
                <bitRange>[29:24]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>MAC_ADDR_HIGH</name>
                <description>The upper 16bits of the MAC address.</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>EMAC_ADDR_LOWN</name>
            <description>EMAC_ADDR_LOWN</description>
            <addressOffset>0x4</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>MAC_ADDR_LOWN</name>
                <description>The lower 32bits of MAC address N (N: 1~7).</description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
        </cluster>
        <register>
          <name>EMAC_ADDR_HIGH0</name>
          <description>EMAC MAC Address High Register0</description>
          <addressOffset>0x50</addressOffset>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>MAC_ADDR_HIGH0</name>
              <description>The upper 16 bits of the 1st MAC address.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_ADDR_LOW0</name>
          <description>EMAC MAC Address Low Register0</description>
          <addressOffset>0x54</addressOffset>
          <resetValue>0xFFFFFFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>MAC_ADDR_LOW0</name>
              <description>The lower 32 bits of 1st MAC address.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_BASIC_CTL0</name>
          <description>EMAC Basic Control Register0</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>SPEED</name>
              <description>00: 1000 Mbit/s 
01: Reserved 
10: 10 Mbit/s 
11: 100 Mbit/s</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1000</name>
                  <description>1000 Mbit/s</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_10</name>
                  <description>10 Mbit/s</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_100</name>
                  <description>100 Mbit/s</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOOPBACK</name>
              <description>0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DUPLEX</name>
              <description>0: Half-duplex 
1: Full-duplex</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>half_duplex</name>
                  <description>Half-duplex</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>full_duplex</name>
                  <description>Full-duplex</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_BASIC_CTL1</name>
          <description>EMAC Basic Control Register1</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x8000000</resetValue>
          <resetMask>0x3F000003</resetMask>
          <fields>
            <field>
              <name>BURST_LEN</name>
              <description>The burst length of RX and TX DMA transfer.</description>
              <bitRange>[29:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RX_TX_PRI</name>
              <description>RX TX DMA priority 
0: Same priority 
1: RX priority over TX</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Same</name>
                  <description>Same priority</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RX</name>
                  <description>RX priority over TX</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SOFT_RST</name>
              <description>Soft Reset all Registers and Logic 
0: No valid 
1: Reset All clock inputs must be valid before soft rest. This bit is cleared internally when the reset operation is completed fully. Before write any register, this bit should read a 0.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_valid</name>
                  <description>No valid</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reset</name>
                  <description>Reset All clock inputs must be valid before soft rest. This bit is cleared internally when the reset operation is completed fully. Before write any register, this bit should read a 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_INT_EN</name>
          <description>EMAC Interrupt Enable Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3F3F</resetMask>
          <fields>
            <field>
              <name>RX_EARLY_INT_EN</name>
              <description>Early Receive Interrupt 
0: Disable 
1: Enable</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_OVERFLOW_INT_EN</name>
              <description>Receive Overflow Interrupt 
0: Disable 
1: Enable</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_TIMEOUT_INT_EN</name>
              <description>Receive Timeout Interrupt 
0: Disable 
1: Enable</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_DMA_STOPPED_INT_EN</name>
              <description>Receive DMA FSM Stopped Interrupt 
0: Disable 
1: Enable</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_BUF_UA_INT_EN</name>
              <description>Receive Buffer Unavailable Interrupt 
0: Disable 
1: Enable</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_INT_EN</name>
              <description>Receive Interrupt 
0: Disable 
1: Enable</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_EARLY_INT_EN</name>
              <description>Early Transmit Interrupt 
0: Disable 
1: Enable</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_UNDERFLOW_INT_EN</name>
              <description>Transmit Underflow Interrupt 
0: Disable 
1: Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_TIMEOUT_INT_EN</name>
              <description>Transmit Timeout Interrupt 
0: Disable 
1: Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_BUF_UA_INT_EN</name>
              <description>Transmit Buffer Available Interrupt 
0: Disable 
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_DMA_STOPPED_INT_EN</name>
              <description>Transmit DMA FSM Stopped Interrupt 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_INT_EN</name>
              <description>Transmit Interrupt 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_INT_STA</name>
          <description>EMAC Interrupt Status Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x13F3F</resetMask>
          <fields>
            <field>
              <name>RGMII_LINK_STA_P</name>
              <description>RMII Link Status Changed Interrupt Pending 
0: No Pending 
1: Pending Write `1` to clear it.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending Write `1` to clear it.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_EARLY_P</name>
              <description>RX DMA Filled First data Buffer of the Receive Frame Interrupt Pending 
0: No Pending 
1: Pending Write `1` to clear it.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending Write `1` to clear it.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_OVERFLOW_P</name>
              <description>RX FIFO Overflow Error Interrupt Pending 
0: No Pending 
1: Pending Write `1` to clear it.</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending Write `1` to clear it.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_TIMEOUT_P</name>
              <description>RX Timeout Interrupt Pending 
0: No Pending 
1: Pending Write `1` to clear it. When this bit asserted, the length of receive frame is greater than 2048 bytes(10240 when JUMBO_FRM_EN is set)</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending Write `1` to clear it. When this bit asserted, the length of receive frame is greater than 2048 bytes(10240 when JUMBO_FRM_EN is set)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_DMA_STOPPED_P</name>
              <description>When this bit asserted, the RX DMA FSM is stopped.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RX_BUF_UA</name>
              <description>_P RX Buffer UA Interrupt Pending 
0: No Pending 
1: Pending Write `1` to clear it. When this asserted, the RX DMA cannot acquire next RX descriptor and RX DMA FSM is suspended. The ownership of next RX descriptor should be changed to RX DMA. The RX DMA FSM will resume when writing to RX_DMA_START bit or next receive frame is coming.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending Write `1` to clear it. When this asserted, the RX DMA cannot acquire next RX descriptor and RX DMA FSM is suspended. The ownership of next RX descriptor should be changed to RX DMA. The RX DMA FSM will resume when writing to RX_DMA_START bit or next receive frame is coming.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_P</name>
              <description>Frame RX Completed Interrupt Pending 
0: No Pending 
1: Pending Write `1` to clear it. When this bit is asserted, a frame reception is completed. The RX DMA FSM remains in the running state.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending Write `1` to clear it. When this bit is asserted, a frame reception is completed. The RX DMA FSM remains in the running state.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_EARLY_P</name>
              <description>Frame is transmitted to FIFO totally Interrupt Pending 
0: No Pending 
1: Pending Write `1` to clear it.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending Write `1` to clear it.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_UNDERFLOW_P</name>
              <description>TX FIFO Underflow Interrupt Pending 
0: No Pending 
1: Pending Write `1` to clear it.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending Write `1` to clear it.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_TIMEOUT_P</name>
              <description>Transmitter Timeout Interrupt Pending 
0: No Pending 
1: Pending Write `1` to clear it.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending Write `1` to clear it.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_BUF_UA_P</name>
              <description>TX Buffer UA Interrupt Pending 
0: No Pending 
1: Pending When this asserted, the TX DMA can not acquire next TX descriptor and TX DMA FSM is suspended. The ownership of next TX descriptor should be changed to TX DMA. The TX DMA FSM will resume when writing to TX_DMA_START bit.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending When this asserted, the TX DMA can not acquire next TX descriptor and TX DMA FSM is suspended. The ownership of next TX descriptor should be changed to TX DMA. The TX DMA FSM will resume when writing to TX_DMA_START bit.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_DMA_STOPPED_P</name>
              <description>Transmission DMA Stopped Interrupt Pending 
0: No Pending 
1: Pending Write `1` to clear it.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending Write `1` to clear it.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_P</name>
              <description>Frame Transmission Interrupt Pending 
0: No Pending 
1: Pending Write `1` to clear it.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending Write `1` to clear it.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_MII_CMD</name>
          <description>EMAC Management Interface Command Register</description>
          <addressOffset>0x48</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x71F1F3</resetMask>
          <fields>
            <field>
              <name>MDC_DIV_RATIO_M</name>
              <description>MDC Clock Divide Ratio 
000: 16 
001: 32 
010: 64 
011: 128 Others: Reserved Note: MDC Clock is divided from AHB clock.</description>
              <bitRange>[22:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32</name>
                  <description>32</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_64</name>
                  <description>64</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_128</name>
                  <description>128 Others: Reserved Note: MDC Clock is divided from AHB clock.</description>
                  <value>0b011</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PHY_ADDR</name>
              <description>PHY Address</description>
              <bitRange>[16:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PHY_REG_ADDR</name>
              <description>PHY Register Address</description>
              <bitRange>[8:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MII_WR</name>
              <description>MII Write and Read 
0: Read 
1: Write</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Read</name>
                  <description>Read</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Write</name>
                  <description>Write</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MII_BUSY</name>
              <description>0: Write no valid, read 0 indicates finish in read or write operation 
1: Write start read or write operation, read 1 indicates busy.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Write_no_valid</name>
                  <description>Write no valid, read 0 indicates finish in read or write operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Write_start</name>
                  <description>Write start read or write operation, read 1 indicates busy.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_MII_DATA</name>
          <description>EMAC Management Interface Data Register</description>
          <addressOffset>0x4C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>MII_DATA</name>
              <description>Write to or read from the register in the selected PHY.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_RGMII_STA</name>
          <description>EMAC RGMII Status Register</description>
          <addressOffset>0xD0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>RGMII_LINK</name>
              <description>The link status of RGMII interface 
0: down 
1: up</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>down</name>
                  <description>down</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>up</name>
                  <description>up</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RGMII_LINK_SPD</name>
              <description>The link speed of RGMII interface 
00: 2.5 MHz 
01: 25 MHz 
10: 125 MHz 
11: Reserved</description>
              <bitRange>[2:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_2_point_5</name>
                  <description>2.5 MHz</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_25</name>
                  <description>25 MHz</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_125</name>
                  <description>125 MHz</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RGMII_LINK_MD</name>
              <description>The link mode of RGMII interface 
0: Half-Duplex 
1: Full-Duplex</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>half_Duplex</name>
                  <description>Half-Duplex</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>full_Duplex</name>
                  <description>Full-Duplex</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_RX_CTL0</name>
          <description>EMAC Receive Control Register0</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF8030000</resetMask>
          <fields>
            <field>
              <name>RX_EN</name>
              <description>Enable Receiver 
0: Disable receiver after current reception 
1: Enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable receiver after current reception</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_FRM_LEN_CTL</name>
              <description>Frame Receive Length Control 
0: Up to 2,048 bytes (JUMBO_FRM_EN==0) Up to 10,240 bytes (JUMBO_FRM_EN==1) 
1: Up to 16,384 bytes Any bytes after that is cut off</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Up_to_2_comma_048</name>
                  <description>Up to 2,048 bytes (JUMBO_FRM_EN==0) Up to 10,240 bytes (JUMBO_FRM_EN==1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Up_to_16_comma_384</name>
                  <description>Up to 16,384 bytes Any bytes after that is cut off</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>JUMBO_FRM_EN</name>
              <description>Jumbo Frame Enable 
0: Disable 
1: Enable Jumbo frames of 9,018 bytes without reporting a giant</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable Jumbo frames of 9,018 bytes without reporting a giant</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STRIP_FCS</name>
              <description>When set, strip the Pad/FCS field on received frames only when the length`s field value is less than or equal to 1,500 bytes.</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CHECK_CRC</name>
              <description>Check CRC Enable 
0: Disable 
1: Calculate CRC and check the IPv4 Header Checksum.</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Calculate</name>
                  <description>Calculate CRC and check the IPv4 Header Checksum.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_PAUSE_FRM_MD</name>
              <description>0: Only detect multicast pause frame specified in the 802.3x standard. 
1: In addition to detect multicast pause frame specified in the 802.3x standard, also detect unicast pause frame with address specified in MAC Address 0 High Register and MAC address 0 Low Register.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Only_detect</name>
                  <description>Only detect multicast pause frame specified in the 802.3x standard.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>In</name>
                  <description>In addition to detect multicast pause frame specified in the 802.3x standard, also detect unicast pause frame with address specified in MAC Address 0 High Register and MAC address 0 Low Register.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_FLOW_CTL_EN</name>
              <description>When set, enable the functionality that decode the received pause frame and disable its transmitter for a specified time by pause frame.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_RX_CTL1</name>
          <description>EMAC Receive Control Register1</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xC1F0003F</resetMask>
          <fields>
            <field>
              <name>RX_DMA_START</name>
              <description>When set, the RX DMA will not work. It is cleared internally and always read a 0.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RX_DMA_EN</name>
              <description>Receive DMA Enable 
0: Stop RX DMA after finish receiving current frame 
1: Start and run RX DMA</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Stop</name>
                  <description>Stop RX DMA after finish receiving current frame</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Start_and</name>
                  <description>Start and run RX DMA</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_FIFO_FLOW_CTL</name>
              <description>Receive FIFO Flow Control Enable 
0: Disable 
1: Enable,base on RX_FLOW_CTL_TH_DEACT and RX_FLOW_CTL_TH_ACT</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable_comma_base</name>
                  <description>Enable,base on RX_FLOW_CTL_TH_DEACT and RX_FLOW_CTL_TH_ACT</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_FLOW_CTL_TH_DEACT</name>
              <description>Threshold for Deactivating Flow Control 
00: Full minus 1 KB 
01: Full minus 2 KB 
10: Full minus 3 KB 
11: Full minus 4 KB Valid in both half-duplex mode and full-duplex mode.</description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Full_minus_1</name>
                  <description>Full minus 1 KB</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Full_minus_2</name>
                  <description>Full minus 2 KB</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Full_minus_3</name>
                  <description>Full minus 3 KB</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Full_minus_4</name>
                  <description>Full minus 4 KB Valid in both half-duplex mode and full-duplex mode.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_FLOW_CTL_TH_ACT</name>
              <description>Threshold for Activating Flow Control 
00: Full minus 1 KB 
01: Full minus 2 KB 
10: Full minus 3 KB 
11: Full minus 4 KB Valid in both half-duplex mode and full-duplex mode.</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Full_minus_1</name>
                  <description>Full minus 1 KB</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Full_minus_2</name>
                  <description>Full minus 2 KB</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Full_minus_3</name>
                  <description>Full minus 3 KB</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Full_minus_4</name>
                  <description>Full minus 4 KB Valid in both half-duplex mode and full-duplex mode.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_TH</name>
              <description>Threshold for RX DMA FIFO Start 
00: 64 
01: 32 
10: 96 
11: 128 Note: Only valid when RX_MD == 0, full frames with a length less than the threshold are transferred automatically.</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_64</name>
                  <description>64</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32</name>
                  <description>32</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_96</name>
                  <description>96</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_128</name>
                  <description>128 Note: Only valid when RX_MD == 0, full frames with a length less than the threshold are transferred automatically.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_ERR_FRM</name>
              <description>0: RX DMA drops frames with error 
1: RX DMA forwards frames with error</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RX_DMA_drops</name>
                  <description>RX DMA drops frames with error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RX_DMA_forwards</name>
                  <description>RX DMA forwards frames with error</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_RUNT_FRM</name>
              <description>When setting, forward undersized frames with no error and length less than 64 bytes</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RX_MD</name>
              <description>Receive Mode 
0: RX start read after RX DMA FIFO bytes is greater than RX_TH 
1: RX start read after RX DMA FIFO located a full frame</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RX_start_read_after_RX_DMA_FIFO_bytes</name>
                  <description>RX start read after RX DMA FIFO bytes is greater than RX_TH</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RX_start_read_after_RX_DMA_FIFO_located</name>
                  <description>RX start read after RX DMA FIFO located a full frame</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FLUSH_RX_FRM</name>
              <description>Flush Receive Frames 
0: Enable when receive descriptors/buffers is unavailable 
1: Disable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable when receive descriptors/buffers is unavailable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_RX_DMA_CUR_BUF</name>
          <description>EMAC_RX_DMA_CUR_BUF</description>
          <addressOffset>0xC8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CURRENT_RECEIVE</name>
              <description>The address of current receive DMA buffer</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_RX_DMA_CUR_DESC</name>
          <description>EMAC_RX_DMA_CUR_DESC</description>
          <addressOffset>0xC4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CURRENT_RECEIVE</name>
              <description>The address of current receive descriptor</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_RX_DMA_LIST</name>
          <description>EMAC_RX_DMA_LIST</description>
          <addressOffset>0x34</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RX_DESC_LIST</name>
              <description>The base address of receive descriptor list. It must be 32-bit aligned.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_RX_DMA_STA</name>
          <description>EMAC Receive DMA Status Register</description>
          <addressOffset>0xC0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>RX_DMA_STA</name>
              <description>The State of RX DMA FSM 
000: STOP, when reset or disable RX DMA 
001: RUN_FETCH_DESC, fetching RX DMA descriptor 
010: Reserved 
011: RUN_WAIT_FRM, waiting for frame 
100: SUSPEND, RX descriptor unavailable  
101: RUN_CLOSE_DESC, closing RX descriptor 
110: Reserved 
111: RUN_TRANS_DATA, passing frame from host memory to RX DMA FIFO;</description>
              <bitRange>[2:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STOP</name>
                  <description>STOP, when reset or disable RX DMA</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN_FETCH_DESC</name>
                  <description>RUN_FETCH_DESC, fetching RX DMA descriptor</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN_WAIT_FRM</name>
                  <description>RUN_WAIT_FRM, waiting for frame</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUSPEND</name>
                  <description>SUSPEND, RX descriptor unavailable</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN_CLOSE_DESC</name>
                  <description>RUN_CLOSE_DESC, closing RX descriptor</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN_TRANS_DATA</name>
                  <description>RUN_TRANS_DATA, passing frame from host memory to RX DMA FIFO;</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_RX_FRM_FLT</name>
          <description>EMAC Receive Frame Filter Register</description>
          <addressOffset>0x38</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80033373</resetMask>
          <fields>
            <field>
              <name>DIS_ADDR_FILTER</name>
              <description>Disable Address Filter 
0: Enable 
1: Disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DIS_BROADCAST</name>
              <description>Disable Receive Broadcast Frames 
0: Receive 
1: Drop</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Receive</name>
                  <description>Receive</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Drop</name>
                  <description>Drop</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_ALL_MULTICAST</name>
              <description>Receive All Multicast Frames Filter 
0: Filter according to HASH_MULTICAST 
1: Receive All</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Filter</name>
                  <description>Filter according to HASH_MULTICAST</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Receive</name>
                  <description>Receive All</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CTL_FRM_FILTER</name>
              <description>Receive Control Frames Filter 
00: Drop all control frames 
01: Drop all control frames 
10: Receive all control frames 
11: Receive all control frames when pass the address filter</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HASH_MULTICAST</name>
              <description>Filter Multicast Frames Set 
0: by comparing the DA field in DA MAC address registers 
1: according to the hash table</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>by</name>
                  <description>by comparing the DA field in DA MAC address registers</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>according</name>
                  <description>according to the hash table</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HASH_UNICAST</name>
              <description>Filter Unicast Frames Set 
0: by comparing the DA field in DA MAC address registers 
1: according to the hash table</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>by</name>
                  <description>by comparing the DA field in DA MAC address registers</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>according</name>
                  <description>according to the hash table</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SA_FILTER_EN</name>
              <description>Receive SA Filter Enable 
0: Receive frames and update the result of SA filter 
1: Update the result of SA filter. In addition, if the SA field of received frame does not match the values in SA MAC address registers, drop this frame.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Receive</name>
                  <description>Receive frames and update the result of SA filter</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Update</name>
                  <description>Update the result of SA filter. In addition, if the SA field of received frame does not match the values in SA MAC address registers, drop this frame.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SA_INV_FILTER</name>
              <description>Receive SA Invert Filter Set 
0: Pass Frames whose SA field matches SA MAC address registers 
1: Pass Frames whose SA field not matches SA MAC address registers</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pass_Frames_whose_SA_field_matches</name>
                  <description>Pass Frames whose SA field matches SA MAC address registers</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pass_Frames_whose_SA_field_not_matches</name>
                  <description>Pass Frames whose SA field not matches SA MAC address registers</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DA_INV_FILTER</name>
              <description>0: Normal filtering of frames is performed 
1: Filter both unicast and multicast frames by comparing DA field in inverse filtering mode</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal filtering of frames is performed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Filter_both</name>
                  <description>Filter both unicast and multicast frames by comparing DA field in inverse filtering mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FLT_MD</name>
              <description>0: If the HASH_MULTICAST or HASH_UNICAST is set, the frame is passed only when it matches the Hash filter 
1: Receive the frame when it passes the address register filter or the hash filter(set by HASH_MULTICAST or HASH_UNICAST)</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>If</name>
                  <description>If the HASH_MULTICAST or HASH_UNICAST is set, the frame is passed only when it matches the Hash filter</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Receive</name>
                  <description>Receive the frame when it passes the address register filter or the hash filter(set by HASH_MULTICAST or HASH_UNICAST)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_ALL</name>
              <description>Receive All Frame Enable 
0: Receive the frames that pass the SA/DA address filter 
1: Receive all frames and update the result of address filter(pass or fail) in the receive status word</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Receive_the_frames</name>
                  <description>Receive the frames that pass the SA/DA address filter</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Receive_all</name>
                  <description>Receive all frames and update the result of address filter(pass or fail) in the receive status word</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_RX_HASH0</name>
          <description>EMAC Hash Table Register0</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>HASH_TAB0</name>
              <description>The upper 32 bits of Hash table for receive frame filter.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_RX_HASH1</name>
          <description>EMAC Hash Table Register1</description>
          <addressOffset>0x44</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>HASH_TAB1</name>
              <description>The lower 32 bits of Hash table for receive frame filter.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_TX_CTL0</name>
          <description>EMAC Transmit Control Register0</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xC0000000</resetMask>
          <fields>
            <field>
              <name>TX_EN</name>
              <description>Enable Transmitter 
0: Disable 
1: Enable When disable, transmit will continue until current transmit finishes.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable When disable, transmit will continue until current transmit finishes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_FRM_LEN_CTL</name>
              <description>Frame Transmit Length Control 
0: Up to 2,048 bytes (JUMBO_FRM_EN==0) Up to 10,240 bytes (JUMBO_FRM_EN==1) 
1: Up to 16,384 bytes Any bytes after that is cut off.</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Up_to_2_comma_048</name>
                  <description>Up to 2,048 bytes (JUMBO_FRM_EN==0) Up to 10,240 bytes (JUMBO_FRM_EN==1)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Up_to_16_comma_384</name>
                  <description>Up to 16,384 bytes Any bytes after that is cut off.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_TX_CTL1</name>
          <description>EMAC Transmit Control Register1</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xC0000703</resetMask>
          <fields>
            <field>
              <name>TX_DMA_START</name>
              <description>Transmit DMA FSM Start 
0: No valid 
1: Start It is cleared internally and always read a 0</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_valid</name>
                  <description>No valid</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Start</name>
                  <description>Start It is cleared internally and always read a 0</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_DMA_EN</name>
              <description>0: Stop TX DMA after the completion of current frame transmission. 
1: Start and run TX DMA.</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Stop</name>
                  <description>Stop TX DMA after the completion of current frame transmission.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Start_and</name>
                  <description>Start and run TX DMA.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_TH</name>
              <description>Threshold value of TX DMA FIFO When TX_MD is 0, transmission starts when the size of frame in TX DMA FIFO is greater than the threshold. In addition, full frames with a length less than the threshold are transferred automatically. 
000: 64 
001: 128 
010: 192 
011: 256 Others: Reserved</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_64</name>
                  <description>64</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_128</name>
                  <description>128</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_192</name>
                  <description>192</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_256</name>
                  <description>256</description>
                  <value>0b011</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_MD</name>
              <description>Transmission Mode 
0: TX start after TX DMA FIFO bytes is greater than TX_TH 
1: TX start after TX DMA FIFO located a full frame</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TX_start_after_TX_DMA_FIFO_bytes</name>
                  <description>TX start after TX DMA FIFO bytes is greater than TX_TH</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TX_start_after_TX_DMA_FIFO_located</name>
                  <description>TX start after TX DMA FIFO located a full frame</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FLUSH_TX_FIFO</name>
              <description>Flush the data in the TX FIFO 
0: Enable 
1: Disable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_TX_DMA_CUR_BUF</name>
          <description>EMAC_TX_DMA_CUR_BUF</description>
          <addressOffset>0xB8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CURRENT_TRANSMIT</name>
              <description>The address of current transmit DMA buffer.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_TX_DMA_CUR_DESC</name>
          <description>EMAC_TX_DMA_CUR_DESC</description>
          <addressOffset>0xB4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CURRENT_TRANSMIT</name>
              <description>The address of current transmit descriptor.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_TX_DMA_LIST</name>
          <description>EMAC_TX_DMA_LIST</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TX_DESC_LIST</name>
              <description>The base address of transmit descriptor list. It must be 32-bit aligned.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_TX_DMA_STA</name>
          <description>EMAC Transmit DMA Status Register</description>
          <addressOffset>0xB0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>TX_DMA_STA</name>
              <description>The State of Transmit DMA FSM 
000: STOP, when reset or disable TX DMA 
001: RUN_FETCH_DESC, fetching TX DMA descriptor 
010: RUN_WAIT_STA, waiting for the status of TX frame 
011: RUN_TRANS_DATA, passing frame from host memory to TX DMA FIFO 
100: Reserved 
101: Reserved 
111: RUN_CLOSE_DESC, closing TX descriptor 
110: SUSPEND, TX descriptor unavailable or TX DMA FIFO underflow</description>
              <bitRange>[2:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STOP</name>
                  <description>STOP, when reset or disable TX DMA</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN_FETCH_DESC</name>
                  <description>RUN_FETCH_DESC, fetching TX DMA descriptor</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN_WAIT_STA</name>
                  <description>RUN_WAIT_STA, waiting for the status of TX frame</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN_TRANS_DATA</name>
                  <description>RUN_TRANS_DATA, passing frame from host memory to TX DMA FIFO</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN_CLOSE_DESC</name>
                  <description>RUN_CLOSE_DESC, closing TX descriptor</description>
                  <value>0b111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SUSPEND</name>
                  <description>SUSPEND, TX descriptor unavailable or TX DMA FIFO underflow</description>
                  <value>0b110</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>EMAC_TX_FLOW_CTL</name>
          <description>EMAC Transmit Flow Control Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x803FFFF3</resetMask>
          <fields>
            <field>
              <name>TX_FLOW_CTL_STA</name>
              <description>This bit indicates a pause frame transmission is in progress. When the configuration of flow control is ready, set this bit to transmit a pause frame in full-duplex mode or activate the backpressure function. After completion of transmission, this bit will be cleared automatically. Before write register TX_FLOW_CTRL, this bit must be read as 0.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TX_PAUSE_FRM_SLOT</name>
              <description>The threshold of the pause timer at which the input flow control signal is checked for automatic retransmission of pause frame. The threshold values should be always less than the PAUSE_TIME</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PAUSE_TIME</name>
              <description>The pause time field in the transmitted control frame.</description>
              <bitRange>[19:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ZQP_FRM_EN</name>
              <description>0: Disable 
1: Enable When set, enable the functionality to generate Zero-Quanta Pause control frame.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable When set, enable the functionality to generate Zero-Quanta Pause control frame.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_FLOW_CTL_EN</name>
              <description>TX Flow Control Enable 
0: Disable 
1: Enable When set, enable flow control operation to transmit pause frames in full-duplex mode, or enable the back-pressure operation in half-duplex mode.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable When set, enable flow control operation to transmit pause frames in full-duplex mode, or enable the back-pressure operation in half-duplex mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="EMAC0">
      <name>EMAC1</name>
      <description>EMAC1</description>
      <groupName>generic</groupName>
      <baseAddress>0x5030000</baseAddress>
      <access>read-write</access>
    </peripheral>
    <peripheral>
      <name>SYS_CFG</name>
      <description>SYS_CFG</description>
      <groupName>generic</groupName>
      <baseAddress>0x3000000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>EMAC_EPHY_CLK_REG0</name>
          <description>EMAC-EPHY Clock Register 0</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x58000</resetValue>
          <resetMask>0xFFF7BFFF</resetMask>
          <fields>
            <field>
              <name>EMAC0_BPS_EFFUSE</name>
              <description>EMAC0 BPS_EFFUSE</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EMAC0_XMII_SEL</name>
              <description>EMAC0 XMII_SEL 
0: Internal SMI and MII 
1: External SMI and MII</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Internal</name>
                  <description>Internal SMI and MII</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>External</name>
                  <description>External SMI and MII</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMAC0_EPHY_MODE_OPERATION_MODE_SELECTION</name>
              <description>EMAC0 EPHY_MODE Operation Mode Selection 00 : Normal Mode 01 : Sim Mode 10 : AFE Test Mode 11 : /</description>
              <bitRange>[26:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EMAC0_PHY_ADDR_PHY_ADDRESS</name>
              <description>EMAC0 PHY_ADDR PHY Address</description>
              <bitRange>[24:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EMAC0_CLK_SEL</name>
              <description>EMAC0 CLK_SEL 0 : 25 MHz 1 : 24 MHz</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EMAC0_LED_POL</name>
              <description>EMAC0 LED_POL 0 : High active 1 : Low active</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EMAC0_SHUTDOWN</name>
              <description>EMAC0 SHUTDOWN 0 : Power up 1 : Shutdown</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EMAC0_PHY_SELECT</name>
              <description>EMAC0 PHY_SELECT 0 : External PHY 1 : Internal PHY</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EMAC0_RMII_EN</name>
              <description>EMAC0 RMII_EN 0 : Disable RMII Module 1 : Enable RMII Module When this bit is asserted, MII or RGMII interface is disabled( This means bit13 is prior to bit2)</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EMAC0_ETXDC_CONFIGURE_EMAC_TRANSMIT</name>
              <description>EMAC0 ETXDC Configure EMAC Transmit Clock Delay Chain</description>
              <bitRange>[12:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EMAC0_ERXDC_CONFIGURE_EMAC_RECEIVE</name>
              <description>EMAC0 ERXDC Configure EMAC Receive Clock Delay Chain</description>
              <bitRange>[9:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EMAC0_ERXIE_ENABLE_EMAC_RECEIVE</name>
              <description>EMAC0 ERXIE Enable EMAC Receive Clock Invertor 
0: Disable 
1: Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMAC0_ETXIE_ENABLE_EMAC_TRANSMIT</name>
              <description>EMAC0 ETXIE Enable EMAC Transmit Clock Invertor 
0: Disable 
1: Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMAC0_EPIT_EMAC_PHY_INTERFACE</name>
              <description>EMAC0 EPIT EMAC PHY Interface Type 
0: MII 
1: RGMII</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MII</name>
                  <description>MII</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RGMII</name>
                  <description>RGMII</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMAC0_ETCS_EMAC_TRANSMIT_CLOCK</name>
              <description>EMAC0 ETCS EMAC Transmit Clock Source 
00: Transmit clock source for MII 
01: External transmit clock source for GMII and RGMII 
10: Internal transmit clock source for GMII and RGMII 
11: Reserved</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Transmit</name>
                  <description>Transmit clock source for MII</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>External</name>
                  <description>External transmit clock source for GMII and RGMII</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Internal</name>
                  <description>Internal transmit clock source for GMII and RGMII</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>VER_REG</name>
          <description>Version Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x0</resetMask>
          <fields>
            <field>
              <name>BOOT_SEL_PAD_STA</name>
              <description>Bit[9] Bit[10] Bit[11] Bit[12] Bit[13] Media 1 1 1 1 1 MLC NAND 0 1 1 1 1 SLC NAND 1 0 1 1 1 eMMC USER 1 1 0 1 1 eMMC_BOOT 1 1 1 0 1 SPI_NOR 1 1 1 1 0 SPI_NAND Bit[9] --&gt; BOOT SELECT0 ( For H616 package, Bit[9] is fixed at 1 ) Bit[10] --&gt; PC3 Bit[11] --&gt; PC4 Bit[12] --&gt; PC5 Bit[13] --&gt; PC6</description>
              <bitRange>[13:9]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FEL_SEL_PAD_STA</name>
              <description>Fel_Select_Pin_Status 
0: Run_FEL  1:Try Media Boot</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Run_FEL</name>
                  <description>Run_FEL</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Try</name>
                  <description>Try Media Boot</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SMHC0</name>
      <description>SMHC0</description>
      <groupName>generic</groupName>
      <baseAddress>0x4020000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>EMMC_DDR_SBIT_DET</name>
          <description>eMMC4.5 DDR Start Bit Detection Control Register</description>
          <addressOffset>0x10C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80000001</resetMask>
          <fields>
            <field>
              <name>HS400_MD_EN</name>
              <description>HS400_MD_EN(for SMHC2 only) HS400 Mode Enable 
0: Disable 
1: Enable It is required to set this bit to '1' before initiating any data transfer CMD in HS400 mode.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable It is required to set this bit to '1' before initiating any data transfer CMD in HS400 mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HALF_START_BIT</name>
              <description>Control for start bit detection mechanism inside mstorage based on duration of start bit. For eMMC 4.5, start bit can be: 
0: Full cycle  
1: Less than one full cycle Set HALF_START_BIT=1 for eMMC 4.5 and above; set to 0 for SD applications.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Full_cycle</name>
                  <description>Full cycle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Less</name>
                  <description>Less than one full cycle Set HALF_START_BIT=1 for eMMC 4.5 and above; set to 0 for SD applications.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_A12A</name>
          <description>Auto Command 12 Argument Register</description>
          <addressOffset>0x58</addressOffset>
          <resetValue>0xFFFF</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>SD_A12A</name>
              <description>Auto CMD12 Argument SD_A12A set the argument of command 12 automatically send by controller.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_A23A</name>
          <description>Auto Command 23 Argument Register (Only for SMHC2)</description>
          <addressOffset>0x108</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>A23A</name>
              <description>Auto CMD23 Argument The argument of command 23 is automatically sent by controller with this field.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_BLKSIZ</name>
          <description>Block Size Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x200</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>BLK_SZ</name>
              <description>Block Size</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_BYTCNT</name>
          <description>Byte Count Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x200</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>BYTE_CNT</name>
              <description>Byte counter Number of bytes to be transferred. It must be integer multiple of Block Size(BLK_SZ) for block transfers.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_CLKDIV</name>
          <description>Clock Control Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x800300FF</resetMask>
          <fields>
            <field>
              <name>MASK_DATA0</name>
              <description>0: Do not mask data0 when update clock 
1: Mask data0 when update clock</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Do_not_mask</name>
                  <description>Do not mask data0 when update clock</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask data0 when update clock</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CCLK_CTRL</name>
              <description>Card Clock Output Control 
0: Card clock always on 
1: Turn off card clock when FSM is in IDLE state</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Card</name>
                  <description>Card clock always on</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Turn</name>
                  <description>Turn off card clock when FSM is in IDLE state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CCLK_ENB</name>
              <description>Card Clock Enable 
0: Card Clock off 
1: Card Clock on</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Card_Clock_off</name>
                  <description>Card Clock off</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Card_Clock_on</name>
                  <description>Card Clock on</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CCLK_DIV</name>
              <description>Card Clock Divider n: Source clock is divided by 2*n.(n=0~255) when HS400_MD_EN is set, this field must be cleared.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_CMD</name>
          <description>Command Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x9F20FFFF</resetMask>
          <fields>
            <field>
              <name>CMD_LOAD</name>
              <description>Start Command This bit is auto cleared when current command is sent. If there is no any response error happened, a command complete interrupt bit (CMD_OVER) will be set in interrupt register. You should not write any other command before this bit is cleared.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VOL_SW</name>
              <description>Voltage Switch 
0: normal command 
1: Voltage switch command, set for CMD11 only</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <description>normal command</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Voltage</name>
                  <description>Voltage switch command, set for CMD11 only</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BOOT_ABT</name>
              <description>Boot Abort Setting this bit will terminate the boot operation.</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EXP_BOOT_ACK</name>
              <description>Expect Boot Acknowledge When software sets this bit along in mandatory boot operation, the controller expects a boot acknowledge start pattern of 0-1-0 from the selected card.</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BOOT_MOD</name>
              <description>Boot Mode 
00: Normal command 
01: Mandatory Boot operation 
10: Alternate Boot operation 
11: Reserved</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal command</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Mandatory</name>
                  <description>Mandatory Boot operation</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Alternate</name>
                  <description>Alternate Boot operation</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PRG_CLK</name>
              <description>Change Clock 
0: Normal command 
1: Change Card Clock When this bit is set, controller will change clock domain and clock output. No command will be sent.</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal command</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Change</name>
                  <description>Change Card Clock When this bit is set, controller will change clock domain and clock output. No command will be sent.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SEND_INIT_SEQ</name>
              <description>Send Initialization 
0: Normal command sending 
1: Send initialization sequence before sending this command.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal command sending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Send</name>
                  <description>Send initialization sequence before sending this command.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STOP_ABT_CMD</name>
              <description>Stop Abort Command 
0: Normal command sending 
1: Send or command to stop current data transfer in progress.(CMD12, CMD52 for writing `I/O Abort` in SDIO CCCR)</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal command sending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Send</name>
                  <description>Send or command to stop current data transfer in progress.(CMD12, CMD52 for writing `I/O Abort` in SDIO CCCR)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WAIT_PRE_OVER</name>
              <description>Wait Data Transfer Over 
0: Send command at once, do not care of data transferring 
1: Wait for data transfer completion before sending current command</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Send</name>
                  <description>Send command at once, do not care of data transferring</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Wait</name>
                  <description>Wait for data transfer completion before sending current command</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STOP_CMD_FLAG</name>
              <description>Send Stop CMD Automatically (CMD12) 
0: Do not send stop command at end of data transfer 
1: Send stop command automatically at end of data transfer If set, the SMHC_RESP1 will record the response of auto CMD12.</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Do_not_send</name>
                  <description>Do not send stop command at end of data transfer</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Send</name>
                  <description>Send stop command automatically at end of data transfer If set, the SMHC_RESP1 will record the response of auto CMD12.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TRANS_MODE</name>
              <description>Transfer Mode 
0: Block data transfer command 
1: Stream data transfer command</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Block_data</name>
                  <description>Block data transfer command</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Stream_data</name>
                  <description>Stream data transfer command</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TRANS_DIR</name>
              <description>Transfer Direction 
0: Read operation 
1: Write operation</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Read</name>
                  <description>Read operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Write</name>
                  <description>Write operation</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DATA_TRANS</name>
              <description>Data Transfer 
0: Without data transfer 
1: With data transfer</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Without_data</name>
                  <description>Without data transfer</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>With_data</name>
                  <description>With data transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHK_RESP_CRC</name>
              <description>Check Response CRC 
0: Do not check response CRC 
1: Check response CRC</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Do_not_check</name>
                  <description>Do not check response CRC</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Check</name>
                  <description>Check response CRC</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LONG_RESP</name>
              <description>Response Type 0:Short Response (48 bits) 1:Long Response (136 bits)</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RESP_RCV</name>
              <description>Response Receive 
0: Command without response 
1: Command with response</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Command_without_response</name>
                  <description>Command without response</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Command_with_response</name>
                  <description>Command with response</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CMD_IDX</name>
              <description>CMD Index Command index value</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_CMDARG</name>
          <description>Command Argument Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CMD_ARG</name>
              <description>Command argument</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_CRC_STA</name>
          <description>Write CRC Status Register (Only for SMHC0, SMHC1)</description>
          <addressOffset>0x134</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>CRC_STA</name>
              <description>CRC Status CRC status from device in write operation Positive CRC status token: 3`b010 Negative CRC status token: 3`b101</description>
              <bitRange>[2:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_CSDC</name>
          <description>CRC Status Detect Control Register (Only for SMHC2)</description>
          <addressOffset>0x54</addressOffset>
          <resetValue>0x3</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>CRC_DET_PARA</name>
              <description>110: HS400 speed mode 
011: Other speed mode</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_CTRL</name>
          <description>Control Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x100</resetValue>
          <resetMask>0x80001D37</resetMask>
          <fields>
            <field>
              <name>FIFO_AC_MOD</name>
              <description>FIFO Access Mode 
0: DMA bus 
1: AHB bus</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DMA</name>
                  <description>DMA bus</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>AHB</name>
                  <description>AHB bus</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIME_UNIT_CMD</name>
              <description>Time unit for command line Time unit is used to calculate command line time out value defined in RTO_LMT. 
0: 1 card clock period 
1: 256 card clock period</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 card clock period</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_256</name>
                  <description>256 card clock period</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TIME_UNIT_DAT</name>
              <description>Time unit for data line Time unit is used to calculate data line time out value defined in DTO_LMT. 
0: 1 card clock period 
1: 256 card clock period</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 card clock period</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_256</name>
                  <description>256 card clock period</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDR_MOD_SEL</name>
              <description>DDR Mode Select Although eMMC`s HS400 speed mode is 8-bit DDR, this filed should be cleared when HS400_MD_EN is set. 
0: SDR mode 
1: DDR mode</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SDR_mode</name>
                  <description>SDR mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DDR_mode</name>
                  <description>DDR mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CD_DBC_ENB</name>
              <description>Card Detect (Data[3] status) De-bounce Enable 
0: Disable de-bounce 
1: Enable de-bounce</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable de-bounce</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable de-bounce</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_ENB</name>
              <description>DMA Global Enable 
0: Disable DMA to transfer data, using AHB bus 
1: Enable DMA to transfer data</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable DMA to transfer data, using AHB bus</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable DMA to transfer data</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_ENB</name>
              <description>Global Interrupt Enable 
0: Disable interrupts 
1: Enable interrupts</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable interrupts</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable interrupts</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_RST</name>
              <description>DMA Reset</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIFO_RST</name>
              <description>FIFO Reset 
0: No change 
1: Reset FIFO This bit is auto-cleared after completion of reset operation.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_change</name>
                  <description>No change</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reset</name>
                  <description>Reset FIFO This bit is auto-cleared after completion of reset operation.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SOFT_RST</name>
              <description>Software Reset 
0: No change 
1: Reset SD/MMC controller This bit is auto-cleared after completion of reset operation.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_change</name>
                  <description>No change</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reset</name>
                  <description>Reset SD/MMC controller This bit is auto-cleared after completion of reset operation.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_CTYPE</name>
          <description>Bus Width Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>CARD_WID</name>
              <description>Card Width 
00: 1-bit width 
01: 4-bit width 
1x: 8-bit width</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_bit</name>
                  <description>1-bit width</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4_bit</name>
                  <description>4-bit width</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_bit</name>
                  <description>8-bit width</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_DAT0_CRC</name>
          <description>SMHC_DAT0_CRC</description>
          <addressOffset>0x130</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DAT0_CRC</name>
              <description>Data[0] CRC CRC in data[0] from device. In 8 bits DDR mode, the higher 16 bits indicate the CRC of even data, and the lower 16 bits indicate the CRC of odd data. In 4 bits DDR mode, the higher 16 bits indicate the CRC of odd data, and the lower 16 bits indicate the CRC of even data. In SDR mode, the higher 16 bits indicate the CRC of all data.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_DAT1_CRC</name>
          <description>SMHC_DAT1_CRC</description>
          <addressOffset>0x12C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DAT1_CRC</name>
              <description>Data[1] CRC CRC in data[1] from device. In 8 bits DDR mode, the higher 16 bits indicate the CRC of even data, and the lower 16 bits indicate the CRC of odd data. In 4 bits DDR mode, the higher 16 bits indicate the CRC of odd data, and the lower 16 bits indicate the CRC of even data. In SDR mode, the higher 16 bits indicate the CRC of all data.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_DAT2_CRC</name>
          <description>SMHC_DAT2_CRC</description>
          <addressOffset>0x128</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DAT2_CRC</name>
              <description>Data[2] CRC CRC in data[2] from device. In 8 bits DDR mode, the higher 16 bits indicate the CRC of even data, and the lower 16 bits indicate the CRC of odd data. In 4 bits DDR mode, the higher 16 bits indicate the CRC of odd data, and the lower 16 bits indicate the CRC of even data. In SDR mode, the higher 16 bits indicate the CRC of all data.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_DAT3_CRC</name>
          <description>SMHC_DAT3_CRC</description>
          <addressOffset>0x124</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DAT3_CRC</name>
              <description>Data[3] CRC CRC in data[3] from device. In 8 bits DDR mode, the higher 16 bits indicate the CRC of even data, and the lower 16 bits indicate the CRC of odd data. In 4 bits DDR mode, the higher 16 bits indicate the CRC of odd data, and the lower 16 bits indicate the CRC of even data. In SDR mode, the higher 16 bits indicate the CRC of all data.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_DAT4_CRC</name>
          <description>SMHC_DAT4_CRC</description>
          <addressOffset>0x120</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DAT4_CRC</name>
              <description>Data[4] CRC CRC in data[4] from device. In 8 bits DDR mode, the higher 16 bits indicate the CRC of even data, and the lower 16 bits indicate the CRC of odd data. In 4 bits DDR mode, the higher 16 bits indicate the CRC of odd data, and the lower 16 bits indicate the CRC of even data. In SDR mode, the higher 16 bits indicate the CRC of all data.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_DAT5_CRC</name>
          <description>SMHC_DAT5_CRC</description>
          <addressOffset>0x11C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DAT5_CRC</name>
              <description>Data[5] CRC CRC in data[5] from device. In 8 bits DDR mode, the higher 16 bits indicate the CRC of even data, and the lower 16 bits indicate the CRC of odd data. In 4 bits DDR mode, it is not used. In SDR mode, the higher 16 bits indicate the CRC of all data.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_DAT6_CRC</name>
          <description>SMHC_DAT6_CRC</description>
          <addressOffset>0x118</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DAT6_CRC</name>
              <description>Data[6] CRC CRC in data[6] from device. In 8 bits DDR mode, the higher 16 bits indicate the CRC of even data, and the lower 16 bits indicate the CRC of odd data. In 4 bits DDR mode, it is not used. In SDR mode, the higher 16 bits indicate the CRC of all data.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_DAT7_CRC</name>
          <description>SMHC_DAT7_CRC</description>
          <addressOffset>0x114</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DAT7_CRC</name>
              <description>Data[7] CRC CRC in data[7] from device. In 8 bits DDR mode, the higher 16 bits indicate the CRC of even data, and the lower 16 bits indicate the CRC of odd data. In 4 bits DDR mode, it is not used. In SDR mode, the higher 16 bits indicate the CRC of all data.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_DLBA_REG</name>
          <description>SMHC_DLBA_REG</description>
          <addressOffset>0x84</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DES_BASE_ADDR</name>
              <description>Start of Descriptor List Contains the base address of the First Descriptor. For SMHC0, SMHC1, it is a word address. For SMHC2, it is a byte address.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_DRV_DL</name>
          <description>Drive Delay Control Register</description>
          <addressOffset>0x140</addressOffset>
          <resetValue>0x10000</resetValue>
          <resetMask>0x30000</resetMask>
          <fields>
            <field>
              <name>DAT_DRV_PH_SEL</name>
              <description>Data Drive Phase Select For SMHC0,SMHC1: 
0: Data drive phase offset is 90 at SDR mode, 45 at DDR mode 
1: Data drive phase offset is 180 at SDR mode, 90 at DDR mode For SMHC2: 
0: Data drive phase offset is 90 at SDR mode, 45 at DDR8 mode, 90 at DDR4/HS400 mode 
1: Data drive phase offset is 180 at SDR mode, 90 at DDR8 mode, 0 at DDR4/HS400 mode</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>90_at_SDR_mode_comma__45_at_DDR_mode</name>
                  <description>Data drive phase offset is 90 at SDR mode, 45 at DDR mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>180_at_SDR_mode_comma__90_at_DDR_mode</name>
                  <description>Data drive phase offset is 180 at SDR mode, 90 at DDR mode For SMHC2:</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>90_at_SDR_mode_comma__45_at_DDR8</name>
                  <description>Data drive phase offset is 90 at SDR mode, 45 at DDR8 mode, 90 at DDR4/HS400 mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>180_at_SDR_mode_comma__90_at_DDR8</name>
                  <description>Data drive phase offset is 180 at SDR mode, 90 at DDR8 mode, 0 at DDR4/HS400 mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CMD_DRV_PH_SEL</name>
              <description>Command Drive Phase Select For SMHC0,SMHC1: 
0: Command drive phase offset is 90 at SDR mode, 45 at DDR mode 
1: Command drive phase offset is 180 at SDR mode, 90 at DDR mode For SMHC2: 
0: Command drive phase offset is 90 at SDR mode, 45 at DDR8 mode, 90 at DDR4/HS400 mode 
1: Command drive phase offset is 180 at SDR mode, 90 at DDR8 mode, 180 at DDR4/HS400 mode</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>90_at_SDR_mode_comma__45_at_DDR_mode</name>
                  <description>Command drive phase offset is 90 at SDR mode, 45 at DDR mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>180_at_SDR_mode_comma__90_at_DDR_mode</name>
                  <description>Command drive phase offset is 180 at SDR mode, 90 at DDR mode For SMHC2:</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>90_at_SDR_mode_comma__45_at_DDR8</name>
                  <description>Command drive phase offset is 90 at SDR mode, 45 at DDR8 mode, 90 at DDR4/HS400 mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>180_at_SDR_mode_comma__90_at_DDR8</name>
                  <description>Command drive phase offset is 180 at SDR mode, 90 at DDR8 mode, 180 at DDR4/HS400 mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_DS_DL</name>
          <description>Data Strobe Delay Control Register (Only for SMHC2)</description>
          <addressOffset>0x148</addressOffset>
          <resetValue>0x2000</resetValue>
          <resetMask>0xFFBF</resetMask>
          <fields>
            <field>
              <name>DS_DL_CAL_START</name>
              <description>Data Strobe Delay Calibration Start When set, start sample delay chain calibration.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DS_DL_CAL_DONE</name>
              <description>Data Strobe Delay Calibration Done When set, it means that sample delay chain calibration is done and the result of calibration is shown in DS_DL.</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>DS_DL</name>
              <description>Data Strobe Delay It indicates the number of delay cells corresponding to current card clock. The delay time generated by these delay cells is equal to the cycle of SMHC`s clock nearly. This bit is valid only when SAMP_DL_CAL_DONE is set.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>DS_DL_SW_EN</name>
              <description>Sample Delay Software Enable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DS_DL_SW</name>
              <description>Data Strobe Delay Software</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_EXT_CMD</name>
          <description>Extended Command Register (Only for SMHC2)</description>
          <addressOffset>0x138</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>AUTO_CMD23_EN</name>
              <description>Send CMD23 Automatically When setting this bit, send CMD23 automatically before send command specified in SMHC_CMD register. When SOFT_RST is set, this field will be cleared.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_EXT_RESP</name>
          <description>Extended Response Register (Only for SMHC2)</description>
          <addressOffset>0x13C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SMHC_EXT_RESP</name>
              <description>When AUTO_CMD23_EN is set, this register stores the response of CMD23.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_FIFO</name>
          <description>Read/Write FIFO</description>
          <addressOffset>0x200</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TX/RX_FIFO</name>
              <description>Data FIFO</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_FIFOTH</name>
          <description>FIFO Water Level Register</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0xF0000</resetValue>
          <resetMask>0x70FF00FF</resetMask>
          <fields>
            <field>
              <name>BSIZE_OF_TRANS</name>
              <description>Burst Size of Multiple Transaction 
000: 1 transfers 
001: 4 
010: 8 
011: 16 Others: Reserved It should be programmed same as DMA controller multiple transaction size. The units for transfers are the DWORD. A single transfer would be signaled based on this value. Value should be sub-multiple of (RX_TL + 1) and (FIFO_DEPTH - TX_TL) FIFO_DEPTH = 256, FIFO_SIZE = 256 * 32 = 1K Recommended: MSize = 16, TX_TL = 240, RX_TL = 15 (for SMHC2) MSize = 8, TX_TL = 248, RX_TL = 7 (for SMHC0,SMHC1)</description>
              <bitRange>[30:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1</name>
                  <description>1 transfers</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16 Others: Reserved It should be programmed same as DMA controller multiple transaction size. The units for transfers are the DWORD. A single transfer would be signaled based on this value. Value should be sub-multiple of (RX_TL + 1) and (FIFO_DEPTH - TX_TL) FIFO_DEPTH = 256, FIFO_SIZE = 256 * 32 = 1K Recommended: MSize = 16, TX_TL = 240, RX_TL = 15 (for SMHC2) MSize = 8, TX_TL = 248, RX_TL = 7 (for SMHC0,SMHC1)</description>
                  <value>0b011</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_TL</name>
              <description>RX Trigger Level 0x0~0xFE: RX Trigger Level is 0~254 
0xFF: Reserved FIFO threshold when FIFO request host to receive data from FIFO. When FIFO data level is greater than this value, DMA is request is raised if DMA enabled, or RX interrupt bit is set if interrupt enabled. At the end of packet, if the last transfer is less than this level, the value is ignored and relative request will be raised as usual. Recommended: 15 (means greater than 15, for SMHC2) 7 (means greater than 7, for SMHC0,SMHC1)</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Reserved</name>
                  <description>Reserved FIFO threshold when FIFO request host to receive data from FIFO. When FIFO data level is greater than this value, DMA is request is raised if DMA enabled, or RX interrupt bit is set if interrupt enabled. At the end of packet, if the last transfer is less than this level, the value is ignored and relative request will be raised as usual. Recommended: 15 (means greater than 15, for SMHC2) 7 (means greater than 7, for SMHC0,SMHC1)</description>
                  <value>0xFF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_TL</name>
              <description>TX Trigger Level 0x1~0xFF: TX Trigger Level is 1~255 
0x0: No trigger FIFO threshold when FIFO requests host to transmit data to FIFO. When FIFO data level is less than or equal to this value, DMA TX request is raised if DMA enabled, or TX request interrupt bit is set if interrupt enabled. At the end of packet, if the last transfer is less than this level, the value is ignored and relative request will be raised as usual. Recommended: 240(means less than or equal to 240, for SMHC2) 248(means less than or equal to 248, for SMHC0,SMHC1)</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_trigger</name>
                  <description>No trigger FIFO threshold when FIFO requests host to transmit data to FIFO. When FIFO data level is less than or equal to this value, DMA TX request is raised if DMA enabled, or TX request interrupt bit is set if interrupt enabled. At the end of packet, if the last transfer is less than this level, the value is ignored and relative request will be raised as usual. Recommended: 240(means less than or equal to 240, for SMHC2) 248(means less than or equal to 248, for SMHC0,SMHC1)</description>
                  <value>0x0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_FUNS</name>
          <description>FIFO Function Select Register</description>
          <addressOffset>0x44</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>ABT_RDATA</name>
              <description>Abort Read Data 
0: Ignored 
1: After suspend command is issued during read-transfer, software polls card to find when suspend happened. Once suspend occurs, software sets bit to reset data state-machine, which is waiting for next block of data. Used in SDIO card suspends sequence. This bit is auto-cleared once controller reset to idle state.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Ignored</name>
                  <description>Ignored</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>After</name>
                  <description>After suspend command is issued during read-transfer, software polls card to find when suspend happened. Once suspend occurs, software sets bit to reset data state-machine, which is waiting for next block of data. Used in SDIO card suspends sequence. This bit is auto-cleared once controller reset to idle state.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>READ_WAIT</name>
              <description>Read Wait 
0: Clear SDIO read wait 
1: Assert SDIO read wait</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Clear</name>
                  <description>Clear SDIO read wait</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Assert</name>
                  <description>Assert SDIO read wait</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HOST_SEND_MMC_IRQRESQ</name>
              <description>Host Send MMC IRQ Response 
0: Ignored 
1: Send auto IRQ response When host is waiting MMC card interrupt response, setting this bit will make controller cancel wait state and return to idle state, at which time, controller will receive IRQ response sent by itself. This bit is auto-cleared after response is sent.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Ignored</name>
                  <description>Ignored</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Send</name>
                  <description>Send auto IRQ response When host is waiting MMC card interrupt response, setting this bit will make controller cancel wait state and return to idle state, at which time, controller will receive IRQ response sent by itself. This bit is auto-cleared after response is sent.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_HWRST</name>
          <description>Hardware Reset Register</description>
          <addressOffset>0x78</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>HW_RST</name>
              <description>1: Active mode 
0: Reset These bits cause the cards to enter pre-idle state, which requires them to be re-initialized.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Active_mode</name>
                  <description>Active mode</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reset</name>
                  <description>Reset These bits cause the cards to enter pre-idle state, which requires them to be re-initialized.</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_IDIE_REG</name>
          <description>SMHC_IDIE_REG</description>
          <addressOffset>0x8C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x337</resetMask>
          <fields>
            <field>
              <name>ERR_SUM_INT_ENB</name>
              <description>Card Error Summary Interrupt Enable. When setting, it enables the Card Interrupt Summary.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DES_UNAVL_INT_ENB</name>
              <description>Descriptor Unavailable Interrupt. When setting along with Abnormal Interrupt Summary Enable, the Descriptor Unavailable interrupt is enabled.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FERR_INT_ENB</name>
              <description>Fatal Bus Error Enable When setting with Abnormal Interrupt Summary Enable, the Fatal Bus Error Interrupt is enabled. When reset, Fatal Bus Error Enable Interrupt is disabled.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RX_INT_ENB</name>
              <description>Receive Interrupt Enable. When setting with Normal Interrupt Summary Enable, Receive Interrupt is enabled. When reset, Receive Interrupt is disabled.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TX_INT_ENB</name>
              <description>Transmit Interrupt Enable. When setting with Normal Interrupt Summary Enable, Transmit Interrupt is enabled. When reset, Transmit Interrupt is disabled.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_IDMAC</name>
          <description>IDMAC Control Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x800007FF</resetMask>
          <fields>
            <field>
              <name>DES_LOAD_CTRL</name>
              <description>When IDMAC fetches a descriptor, if the valid bit of a descriptor is not set, IDMAC FSM will go to the suspend state. Setting this bit will make IDMAC refetch descriptor again and do the transfer normally.</description>
              <bitRange>[31:31]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>IDMAC_ENB</name>
              <description>IDMAC Enable When set, the IDMAC is enabled.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIX_BUST_CTRL</name>
              <description>Fixed Burst Controls whether the AHB Master interface performs fixed burst transfers or not. When set, the AHB will use only SINGLE, INCR4, INCR8 during start of normal burst transfers. When reset, the AHB will use SINGLE and INCR burst transfer operations.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IDMAC_RST</name>
              <description>DMA Reset When set, the DMA Controller resets all its internal registers. SWR is read/write. It is automatically cleared after 1 clock cycle.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_IDST_REG</name>
          <description>SMHC_IDST_REG</description>
          <addressOffset>0x88</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF37</resetMask>
          <fields>
            <field>
              <name>IDMAC_ERR_STA</name>
              <description>Error Bits Indicates the type of error that caused a Bus Error. Valid only with Fatal Bus Error bit (IDSTS[2]) set. This field does not generate an interrupt. 
001: Host Abort received during transmission 
010: Host Abort received during reception Others: Reserved The bit is read-only.</description>
              <bitRange>[12:10]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Host_Abort_received_during_transmission</name>
                  <description>Host Abort received during transmission</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Host_Abort_received_during</name>
                  <description>Host Abort received during reception</description>
                  <value>0b010</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ABN_INT_SUM_AIS</name>
              <description>ABN_INT_SUM(AIS) Abnormal Interrupt Summary Logical OR of the following: IDSTS[2]: Fatal Bus Interrupt IDSTS[4]: Descriptor Unavailable bit Interrupt IDSTS[5]: Card Error Summary Interrupt Only unmasked bits affect this bit. This is a sticky bit and must be cleared each time a corresponding bit that causes AIS to be set is cleared. Writing a 1 clears this bit.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>NOR_INT_SUM_NIS</name>
              <description>NOR_INT_SUM(NIS) Normal Interrupt Summary Logical OR of the following: IDSTS[0]: Transmit Interrupt IDSTS[1]: Receive Interrupt Only unmasked bits affect this bit. This is a sticky bit and must be cleared each time a corresponding bit that causes NIS to be set is cleared. Writing a 1 clears this bit.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>ERR_FLAG_SUM</name>
              <description>Card Error Summary Indicates the status of the transaction to/from the card; also present in RINTSTS. Indicates the logical OR of the following bits: 
EBE: End Bit Error RTO: Response Timeout/Boot ACK Timeout RCRC: Response CRC SBE: Start Bit Error DRTO: Data Read Timeout/BDS timeout DCRC: Data CRC for Receive RE: Response Error Writing a 1 clears this bit.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>DES_UNAVL_INT</name>
              <description>Descriptor Unavailable Interrupt This bit is set when the descriptor is unavailable due to OWN bit = 0 (DES0[31] =0). Writing a 1 clears this bit.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>FATAL_BERR_INT</name>
              <description>Fatal Bus Error Interrupt Indicates that a Bus Error occurred (IDSTS[12:10]). When this bit is set, the DMA disables all its bus accesses. Writing a 1 clears this bit.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RX_INT</name>
              <description>Receive Interrupt Indicates the completion of data reception for a descriptor. Writing a 1 clears this bit.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>TX_INT</name>
              <description>Transmit Interrupt Indicates that data transmission is finished for a descriptor. Writing a `1` clears this bit.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_INTMASK</name>
          <description>Interrupt Mask Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xC001FFFE</resetMask>
          <fields>
            <field>
              <name>CARD_REMOVAL_INT_EN</name>
              <description>Card Removed Interrupt Enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CARD_INSERT_INT_EN</name>
              <description>Card Inserted Interrupt Enable</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDIO_INT_EN</name>
              <description>SDIO Interrupt Enable</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DEE_INT_EN</name>
              <description>Data End-bit Error Interrupt Enable</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ACD_INT_EN</name>
              <description>Auto Command Done Interrupt Enable</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DSE_BC_INT_EN</name>
              <description>Data Start Error Interrupt Enable</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CB_IW_INT_EN</name>
              <description>Command Busy and Illegal Write Interrupt Enable</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FU_FO_INT_EN</name>
              <description>FIFO Underrun/Overflow Interrupt Enable</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DSTO_VSD_INT_EN</name>
              <description>Data Starvation Timeout/V1.8 Switch Done Interrupt Enable</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DTO_BDS_INT_EN</name>
              <description>Data Timeout/Boot Data Start Interrupt Enable</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RTO_BACK_INT_EN</name>
              <description>Response Timeout/Boot ACK Received Interrupt Enable</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DCE_INT_EN</name>
              <description>Data CRC Error Interrupt Enable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RCE_INT_EN</name>
              <description>Response CRC Error Interrupt Enable</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DRR_INT_EN</name>
              <description>Data Receive Request Interrupt Enable</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DTR_INT_EN</name>
              <description>Data Transmit Request Interrupt Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DTC_INT_EN</name>
              <description>Data Transfer Complete Interrupt Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CC_INT_EN</name>
              <description>Command Complete Interrupt Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RE_INT_EN</name>
              <description>Response Error Interrupt Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_MINTSTS</name>
          <description>Masked Interrupt Status Register</description>
          <addressOffset>0x34</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xC001FFFE</resetMask>
          <fields>
            <field>
              <name>M_CARD_REMOVAL_INT</name>
              <description>Card Removed</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>M_CARD_INSERT</name>
              <description>Card Inserted</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>M_SDIO_INT</name>
              <description>SDIO Interrupt</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>M_DEE_INT</name>
              <description>Data End-bit Error When set during receiving data, it means that host controller does not receive valid data end bit. When set during transmitting data, it means that host controller does not receive CRC status taken or received CRC status taken is negative.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>M_ACD_INT</name>
              <description>Auto Command Done When set, it means auto stop command(CMD12) completed.</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>M_DSE_BC_INT</name>
              <description>Data Start Error When set during receiving data, it means that host controller found an error start bit. When set during transmitting data, it means that busy signal is cleared.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>M_CB_IW_INT</name>
              <description>Command Busy and Illegal Write</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>M_FU_FO_INT</name>
              <description>FIFO Underrun/Overflow</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>M_DSTO_VSD_INT</name>
              <description>Data Starvation Timeout/V1.8 Switch Done</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>M_DTO_BDS_INT</name>
              <description>Data Timeout/Boot Data Start</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>M_RTO_BACK_INT</name>
              <description>Response Timeout/Boot ACK Received</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>M_DCE_INT</name>
              <description>Data CRC Error When set during receiving data, it means that the received data have data CRC error. When set during transmitting data, it means that the received CRC status taken is negative.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>M_RCE_INT</name>
              <description>Response CRC Error</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>M_DRR_INT</name>
              <description>Data Receive Request When set, it means that there are enough data in FIFO during receiving data.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>M_DTR_INT</name>
              <description>Data Transmit Request When set, it means that there are enough space in FIFO during transmitting data.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>M_DTC_INT</name>
              <description>Data Transfer Complete</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>M_CC_INT</name>
              <description>Command Complete</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>M_RE_INT</name>
              <description>Response Error When set, Transmit Bit error or End Bit error or CMD Index error may occurs.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_NTSR</name>
          <description>SD New Timing Set Register (Only for SMHC0, SMHC1)</description>
          <addressOffset>0x5C</addressOffset>
          <resetValue>0x81710000</resetValue>
          <resetMask>0x89710330</resetMask>
          <fields>
            <field>
              <name>MODE_SELEC</name>
              <description>0: Old mode of Sample/Output Timing 
1: New mode of Sample/Output Timing</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Old_mode</name>
                  <description>Old mode of Sample/Output Timing</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>New_mode</name>
                  <description>New mode of Sample/Output Timing</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAT0_BYPASS</name>
              <description>Select data0 input asyn or bypass sample logic, it is used to check card busy or not. 
0: Enable data0 bypass 
1: Disable data0 bypass</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable data0 bypass</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable data0 bypass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CMD_DAT_RX_PHASE_CLR</name>
              <description>Clear command line`s and data lines` input phase during update clock operation. 
0: Disable 
1: Enable</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAT_CRC_STATUS_RX_PHASE_CLR</name>
              <description>Clear data lines` input phase before receive CRC status. 
0: Disable 
1: Enable</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAT_TRANS_RX_PHASE_CLR</name>
              <description>Clear data lines` input phase before transfer data. 
0: Disable 
1: Enable</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAT_RECV_RX_PHASE_CLR</name>
              <description>Clear data lines` input phase before receive data. 
0: Disable 
1: Enable</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CMD_SEND_RX_PHASE_CLR</name>
              <description>Clear command rx phase before send command. 
0: Disable 
1: Enable</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAT_SAMPLE_TIMING_PHASE</name>
              <description>00: Sample timing phase offset 90 
01: Sample timing phase offset 180 
10: Sample timing phase offset 270 
11: Ignore</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CMD_SAMPLE_TIMING_PHASE</name>
              <description>00: Sample timing phase offset 90 
01: Sample timing phase offset 180 
10: Sample timing phase offset 270 
11: Ignore</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_RESP0</name>
          <description>Response 0 Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CMD_RESP0</name>
              <description>Response 0 Bit[31:0] of response</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_RESP1</name>
          <description>Response 1 Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CMD_RESP1</name>
              <description>Response 1 Bit[63:31] of response</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_RESP2</name>
          <description>Response 2 Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CMD_RESP2</name>
              <description>Response 2 Bit[95:64] of response</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_RESP3</name>
          <description>Response 3 Register</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CMD_RESP3</name>
              <description>Response 3 Bit[127:96] of response</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_RESP_CRC</name>
          <description>SMHC_RESP_CRC</description>
          <addressOffset>0x110</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7F</resetMask>
          <fields>
            <field>
              <name>RESP_CRC</name>
              <description>Response CRC Response CRC from device.</description>
              <bitRange>[6:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_RINTSTS</name>
          <description>Raw Interrupt Status Register</description>
          <addressOffset>0x38</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xC001FFFE</resetMask>
          <fields>
            <field>
              <name>CARD_REMOVAL</name>
              <description>Card Removed This is write-1-to-clear bits.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CARD_INSERT</name>
              <description>Card Inserted This is write-1-to-clear bits.</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>SDIOI_INT</name>
              <description>SDIO Interrupt This is write-1-to-clear bits.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>DEE</name>
              <description>Data End-bit Error When set during receiving data, it means that host controller does not receive valid data end bit. When set during transmitting data, it means that host controller does not receive CRC status taken. This is write-1-to-clear bits.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>ACD</name>
              <description>Auto Command Done When set, it means auto stop command(CMD12) completed. This is write-1-to-clear bits.</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>DSE_BC</name>
              <description>Data Start Error When set during receiving data, it means that host controller found a error start bit. It is valid at 4-bit or 8-bit bus mode. When it set, host finds start bit at data0, but does not find start bit at some or all of the other data lines. When set during transmitting data, it means that busy signal is cleared. This is write-1-to-clear bits.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CB_IW</name>
              <description>Command Busy and Illegal Write This is write-1-to-clear bits.</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>FU_FO</name>
              <description>FIFO Underrun/Overflow This is write-1-to-clear bits.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>DSTO_VSD</name>
              <description>Data Starvation Timeout/V1.8 Switch Done This is write-1-to-clear bits.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>DTO_BDS</name>
              <description>Data Timeout/Boot Data Start When set during receiving data, it means host does not find start bit on data0. This is write-1-to-clear bits.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RTO_BACK</name>
              <description>Response Timeout/Boot ACK Received This is write-1-to-clear bits.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>DCE</name>
              <description>Data CRC Error When set during receiving data, it means that the received data have data CRC error. When set during transmitting data, it means that the received CRC status taken is negative. This is write-1-to-clear bits.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RCE</name>
              <description>Response CRC Error This is write-1-to-clear bits.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>DRR</name>
              <description>Data Receive Request When set, it means that there are enough data in FIFO during receiving data. This is write-1-to-clear bits.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>DTR</name>
              <description>Data Transmit Request When set, it means that there are enough space in FIFO during transmitting data. This is write-1-to-clear bits.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>DTC</name>
              <description>Data Transfer Complete When set, it means that current command completes even through error occurs. This is write-1-to-clear bits.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>CC</name>
              <description>Command Complete When set, it means that current command completes even through error occurs. This is write-1-to-clear bits.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RE</name>
              <description>Response Error When set, Transmit Bit error or End Bit error or CMD Index error may occur. This is write-1-to-clear bits.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_SAMP_DL</name>
          <description>SMHC_SAMP_DL</description>
          <addressOffset>0x144</addressOffset>
          <resetValue>0x2000</resetValue>
          <resetMask>0xFFBF</resetMask>
          <fields>
            <field>
              <name>SAMP_DL_CAL_START</name>
              <description>Sample Delay Calibration Start When set, start sample delay chain calibration.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SAMP_DL_CAL_DONE</name>
              <description>Sample Delay Calibration Done When set, it means that sample delay chain calibration is done and the result of calibration is shown in SAMP_DL.</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SAMP_DL</name>
              <description>Sample Delay It indicates the number of delay cells corresponding to current card clock. The delay time generated by these delay cells is equal to the cycle of card clock nearly. Generally, it is necessary to do drive delay calibration when card clock is changed. This bit is valid only when SAMP_DL_CAL_DONE is set.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SAMP_DL_SW_EN</name>
              <description>Sample Delay Software Enable When set, enable sample delay specified at SAMP_DL_SW</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SAMP_DL_SW</name>
              <description>Sample Delay Software The relative delay between clock line and command line, data lines. It can be determined according to the value of SAMP_DL, the cycle of card clock and device`s input timing requirement.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_SFC</name>
          <description>Sample FIFO Control Register (Only for SMHC2)</description>
          <addressOffset>0x104</addressOffset>
          <resetValue>0x6</resetValue>
          <resetMask>0x1F</resetMask>
          <fields>
            <field>
              <name>STOP_CLK_CTRL</name>
              <description>Stop Clock Control When receiving data, if CARD_RD_THLD_ENB is set and CARD_RD_THLD is set same with BLK_SZ, the device clock may stop at block gap during data receiving. This field is used to control the position of stopping clock. The value can be changed between 0x0 and 0xF, but actually the available value and the position of stopping clock must be decided by the actual situation. The value increases one in this field is linked to one cycle(two cycles in DDR mode) that the position of stopping clock moved up.</description>
              <bitRange>[4:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BYPASS_EN</name>
              <description>Bypass enable When set, sample FIFO will be bypassed.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_STATUS</name>
          <description>Status Register</description>
          <addressOffset>0x3C</addressOffset>
          <resetValue>0x6</resetValue>
          <resetMask>0x83FFFFFF</resetMask>
          <fields>
            <field>
              <name>DMA_REQ</name>
              <description>DMA Request DMA request signal state</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FIFO_LEVEL</name>
              <description>FIFO Level Number of filled locations in FIFO</description>
              <bitRange>[25:17]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RESP_IDX</name>
              <description>Response Index Index of previous response, including any auto-stop sent by controller</description>
              <bitRange>[16:11]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FSM_BUSY</name>
              <description>Data FSM Busy Data transmit or receive state-machine is busy</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>CARD_BUSY</name>
              <description>Card Data Busy Inverted version of DATA[0] 
0: card data not busy 
1: card data busy</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>card_data_not_busy</name>
                  <description>card data not busy</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>card_data_busy</name>
                  <description>card data busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CARD_PRESENT</name>
              <description>Data[3] Status Level of DATA[3], checks whether card is present 
0: card not present 
1: card present</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>card_not_present</name>
                  <description>card not present</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>card_present</name>
                  <description>card present</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FSM_STA</name>
              <description>Command FSM States 
0000: Idle 
0001: Send init sequence 
0010: TX CMD start bit 
0011: TX CMD TX bit 
0100: TX CMD index + argument 
0101: TX CMD CRC7 
0110: TX CMD end bit 
0111: RX response start bit 
1000: RX response IRQ response 
1001: RX response TX bit 
1010: RX response CMD index 
1011: RX response data 
1100: RX response CRC7 
1101: RX response end bit 
1110: CMD path wait NCC 
1111: Wait; CMD-to-response turnaround</description>
              <bitRange>[7:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FIFO_FULL</name>
              <description>FIFO Full 
1: FIFO full 
0: FIFO not full</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_full</name>
                  <description>FIFO full</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO</name>
                  <description>FIFO not full</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_EMPTY</name>
              <description>FIFO Empty 
1: FIFO Empty 
0: FIFO not Empty</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_Empty</name>
                  <description>FIFO Empty</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_not_Empty</name>
                  <description>FIFO not Empty</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_TX_LEVEL</name>
              <description>FIFO TX Water Level Flag 
0: FIFO didn`t reach transmit trigger level 
1: FIFO reached transmit trigger level</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_didn`t</name>
                  <description>FIFO didn`t reach transmit trigger level</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_reached</name>
                  <description>FIFO reached transmit trigger level</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_RX_LEVEL</name>
              <description>FIFO RX Water Level Flag 
0: FIFO didn`t reach receive trigger level 
1: FIFO reached receive trigger level</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_didn`t</name>
                  <description>FIFO didn`t reach receive trigger level</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_reached</name>
                  <description>FIFO reached receive trigger level</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_TBC0</name>
          <description>SMHC_TBC0</description>
          <addressOffset>0x48</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TBC0</name>
              <description>Transferred Count 0 Number of bytes transferred between card and internal FIFO. The register should be accessed in full to avoid read-coherency problems and read only after data transfer completes.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_TBC1</name>
          <description>SMHC_TBC1</description>
          <addressOffset>0x4C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TBC1</name>
              <description>Transferred Count 1 Number of bytes transferred between Host/DMA memory and internal FIFO. The register should be accessed in full to avoid read-coherency problems and read only after data transfer completes.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_THLD</name>
          <description>Card Threshold Control Register</description>
          <addressOffset>0x100</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF0007</resetMask>
          <fields>
            <field>
              <name>CARD_RD_THLD</name>
              <description>Card Read Threshold Size</description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CARD_WR_THLD_ENB</name>
              <description>(only for SMHC2) Card Write Threshold Enable(HS400) 
0: Card write threshold disabled 
1: Card write threshold enabled Host controller initiates write transfer only if card threshold amount of data is available in transmit FIFO</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Card_write_threshold_disabled</name>
                  <description>Card write threshold disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Card_write_threshold_enabled</name>
                  <description>Card write threshold enabled Host controller initiates write transfer only if card threshold amount of data is available in transmit FIFO</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BCIG</name>
              <description>(only for SMHC2) Busy Clear Interrupt Generation 
0: Busy clear interrupt disabled 
1: Busy clear interrupt enabled The application can disable this feature if it does not want to wait for a Busy Clear Interrupt.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Busy_clear_interrupt_disabled</name>
                  <description>Busy clear interrupt disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy_clear_interrupt_enabled</name>
                  <description>Busy clear interrupt enabled The application can disable this feature if it does not want to wait for a Busy Clear Interrupt.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CARD_RD_THLD_ENB</name>
              <description>Card Read Threshold Enable 
0: Card read threshold disabled 
1: Card read threshold enabled Host controller initiates Read Transfer only if CARD_RD_THLD amount of space is available in receive FIFO.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Card_read_threshold_disabled</name>
                  <description>Card read threshold disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Card_read_threshold_enabled</name>
                  <description>Card read threshold enabled Host controller initiates Read Transfer only if CARD_RD_THLD amount of space is available in receive FIFO.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SMHC_TMOUT</name>
          <description>Time Out Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0xFFFFFF40</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DTO_LMT</name>
              <description>Data Timeout Limit This field can set time of the Host wait for the data from the Device. Ensure to communicate with the Device, this field must be set to maximum that greater than the time . About the , the explanation is as follows: When Host read data,data transmission from the Device starts after the access time delay beginning from the end bit of the read command(ACMD51,CMD8,CMD17,CMD18). When Host read multiple block(CMD18), a next block`s data transmission from the Device starts after the access time delay beginning from the end bit of the previous block. When Host write data, the value is no effect.</description>
              <bitRange>[31:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RTO_LMT</name>
              <description>Response Timeout Limit</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="SMHC0">
      <name>SMHC1</name>
      <description>SMHC1</description>
      <groupName>generic</groupName>
      <baseAddress>0x4021000</baseAddress>
      <access>read-write</access>
    </peripheral>
    <peripheral derivedFrom="SMHC0">
      <name>SMHC2</name>
      <description>SMHC2</description>
      <groupName>generic</groupName>
      <baseAddress>0x4022000</baseAddress>
      <access>read-write</access>
    </peripheral>
    <peripheral>
      <name>High Speed Timer</name>
      <description>High Speed Timer</description>
      <groupName>generic</groupName>
      <baseAddress>0x3005000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>HS_TMR0_CTRL_REG</name>
          <description>HS Timer 0 Control Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x800000F3</resetMask>
          <fields>
            <field>
              <name>HS_TMR0_TEST</name>
              <description>High Speed Timer 0 Test Mode In test mode, the low register should be set to 0x1, the high register will down counter. The counter needs to be reloaded. 
0: Normal mode 
1: Test mode</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal_mode</name>
                  <description>Normal mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Test_mode</name>
                  <description>Test mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HS_TMR0_MODE</name>
              <description>High Speed Timer 0 Mode 
0: Continuous mode. When interval value reached, the timer will not disable automatically. 
1: Single mode. When interval value reached, the timer will disable automatically.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Continuous</name>
                  <description>Continuous mode. When interval value reached, the timer will not disable automatically.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Single</name>
                  <description>Single mode. When interval value reached, the timer will disable automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HS_TMR0_CLK</name>
              <description>Select the pre-scale of the high speed timer 0 clock sources. 
000: /1 
001: /2 
010: /4 
011: /8 
100: /16 
101: / 
110: / 
111: /</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_slash_1</name>
                  <description>/1</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_2</name>
                  <description>/2</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_4</name>
                  <description>/4</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_8</name>
                  <description>/8</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_16</name>
                  <description>/16</description>
                  <value>0b100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HS_TMR0_RELOAD</name>
              <description>High Speed Timer 0 Reload 
0: No effect 
1: Reload High Speed Timer 0 Interval Value</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToSet</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reload</name>
                  <description>Reload High Speed Timer 0 Interval Value</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HS_TMR0_EN</name>
              <description>High Speed Timer 0 Enable 
0: Stop/Pause 
1: Start If the timer starts, it will reload the interval value to internal register, and the current counter will count from interval value to 0. If the current counter does not reach the zero, the timer enable bit is set to `0`, the current value counter will pause. At least wait for 2 cycles, the start bit can be set to 1. In timer pause state, the interval value register can be modified. If the timer starts again, and the software hopes the current value register to down-count from the new interval value, the reload bit and the enable bit should be set to 1 at the same time.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Stop_slash_Pause</name>
                  <description>Stop/Pause</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Start</name>
                  <description>Start If the timer starts, it will reload the interval value to internal register, and the current counter will count from interval value to 0. If the current counter does not reach the zero, the timer enable bit is set to `0`, the current value counter will pause. At least wait for 2 cycles, the start bit can be set to 1. In timer pause state, the interval value register can be modified. If the timer starts again, and the software hopes the current value register to down-count from the new interval value, the reload bit and the enable bit should be set to 1 at the same time.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HS_TMR0_CURNT_HI_REG</name>
          <description>HS Timer 0 Current Value High Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFF</resetMask>
          <fields>
            <field>
              <name>HS_TMR0_CUR_VALUE_HI</name>
              <description>High Speed Timer 0 Current Value [55:32]</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HS_TMR0_CURNT_LO_REG</name>
          <description>HS Timer 0 Current Value Low Register</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>HS_TMR0_CUR_VALUE_LO</name>
              <description>High Speed Timer 0 Current Value [31:0]</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HS_TMR0_INTV_HI_REG</name>
          <description>HS Timer 0 Interval Value High Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFF</resetMask>
          <fields>
            <field>
              <name>HS_TMR0_INTV_VALUE_HI</name>
              <description>High Speed Timer 0 Interval Value [55:32]</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HS_TMR0_INTV_LO_REG</name>
          <description>HS Timer 0 Interval Value Low Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>HS_TMR0_INTV_VALUE_LO</name>
              <description>High Speed Timer 0 Interval Value [31:0]</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HS_TMR1_CTRL_REG</name>
          <description>HS Timer 1 Control Register</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x800000F3</resetMask>
          <fields>
            <field>
              <name>HS_TMR1_TEST</name>
              <description>High Speed Timer 1 Test Mode In test mode, the low register should be set to 0x1, the high register will down counter. The counter needs to be reloaded. 
0: Normal mode 
1: Test mode</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal_mode</name>
                  <description>Normal mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Test_mode</name>
                  <description>Test mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HS_TMR1_MODE</name>
              <description>High Speed Timer 1 Mode 
0: Continuous mode. When interval value reached, the timer will not disable automatically. 
1: Single mode. When interval value reached, the timer will disable automatically.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Continuous</name>
                  <description>Continuous mode. When interval value reached, the timer will not disable automatically.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Single</name>
                  <description>Single mode. When interval value reached, the timer will disable automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HS_TMR1_CLK</name>
              <description>Select the pre-scale of the high speed timer 1 clock sources. 
000: /1 
001: /2 
010: /4 
011: /8 
100: /16 
101: / 
110: / 
111: /</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_slash_1</name>
                  <description>/1</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_2</name>
                  <description>/2</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_4</name>
                  <description>/4</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_8</name>
                  <description>/8</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_slash_16</name>
                  <description>/16</description>
                  <value>0b100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HS_TMR1_RELOAD</name>
              <description>High Speed Timer 1 Reload 
0: No effect 
1: Reload High Speed Timer 1 Interval Value</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToSet</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reload</name>
                  <description>Reload High Speed Timer 1 Interval Value</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HS_TMR1_EN</name>
              <description>High Speed Timer 1 Enable 
0: Stop/Pause 
1: Start If the timer starts, it will reload the interval value to internal register, and the current counter will count from interval value to 0. If the current counter does not reach the zero, the timer enable bit is set to `0`, the current value counter will pause. At least wait for 2 cycles, the start bit can be set to 1. In timer pause state, the interval value register can be modified. If the timer starts again, and the software hopes the current value register to down-count from the new interval value, the reload bit and the enable bit should be set to 1 at the same time.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Stop_slash_Pause</name>
                  <description>Stop/Pause</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Start</name>
                  <description>Start If the timer starts, it will reload the interval value to internal register, and the current counter will count from interval value to 0. If the current counter does not reach the zero, the timer enable bit is set to `0`, the current value counter will pause. At least wait for 2 cycles, the start bit can be set to 1. In timer pause state, the interval value register can be modified. If the timer starts again, and the software hopes the current value register to down-count from the new interval value, the reload bit and the enable bit should be set to 1 at the same time.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HS_TMR1_CURNT_HI_REG</name>
          <description>HS Timer 1 Current Value High Register</description>
          <addressOffset>0x50</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFF</resetMask>
          <fields>
            <field>
              <name>HS_TMR1_CUR_VALUE_HI</name>
              <description>High Speed Timer 1 Current Value [55:32]</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HS_TMR1_CURNT_LO_REG</name>
          <description>HS Timer 1 Current Value Low Register</description>
          <addressOffset>0x4C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>HS_TMR1_CUR_VALUE_LO</name>
              <description>High Speed Timer 1 Current Value [31:0]</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HS_TMR1_INTV_HI_REG</name>
          <description>HS Timer 1 Interval Value High Register</description>
          <addressOffset>0x48</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFF</resetMask>
          <fields>
            <field>
              <name>HS_TMR1_INTV_VALUE_HI</name>
              <description>High Speed Timer 1 Interval Value [55:32]</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HS_TMR1_INTV_LO_REG</name>
          <description>HS Timer 1 Interval Value Low Register</description>
          <addressOffset>0x44</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>HS_TMR1_INTV_VALUE_LO</name>
              <description>High Speed Timer 1 Interval Value [31:0]</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HS_TMR_IRQ_EN_REG</name>
          <description>HS Timer IRQ Enable Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>HS_TMR1_INT_EN</name>
              <description>High Speed Timer 1 Interrupt Enable 
0: No effect 
1: High Speed Timer1 interval value reached interrupt enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToSet</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High</name>
                  <description>High Speed Timer1 interval value reached interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HS_TMR0_INT_EN</name>
              <description>High Speed Timer 0 Interrupt Enable 
0: No effect 
1: High Speed Timer0 interval value reached interrupt enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToSet</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High</name>
                  <description>High Speed Timer0 interval value reached interrupt enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HS_TMR_IRQ_STAS_REG</name>
          <description>HS Timer Status Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>HS_TMR1_IRQ_PEND</name>
              <description>High Speed Timer 1 IRQ Pending Setting 1 to the bit will clear it. 
0: No effect 
1: Pending, High speed timer 1 interval value is reached.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending, High speed timer 1 interval value is reached.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HS_TMR0_IRQ_PEND</name>
              <description>High Speed Timer 0 IRQ Pending Setting 1 to the bit will clear it. 
0: No effect 
1: Pending, High speed timer 0 interval value is reached.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_effect</name>
                  <description>No effect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pending</name>
                  <description>Pending, High speed timer 0 interval value is reached.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>IOMMU</name>
      <description>IOMMU</description>
      <groupName>generic</groupName>
      <baseAddress>0x30F0000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>IOMMU_4KB_BDY_PRT_CTRL_REG</name>
          <description>IOMMU 4KB Boundary Protect Control Register</description>
          <addressOffset>0x4C</addressOffset>
          <resetValue>0x7F</resetValue>
          <resetMask>0x7F</resetMask>
          <fields>
            <field>
              <name>MASTER6_4KB_BDY_PRT_CTRL</name>
              <description>Master6 4KB boundary protect control bit 
0: Disable 4KB boundary protect 
1: Enable 4KB boundary protect</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable 4KB boundary protect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 4KB boundary protect</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MASTER5_4KB_BDY_PRT_CTRL</name>
              <description>Master4 4KB boundary protect control bit 
0: Disable 4KB boundary protect 
1: Enable 4KB boundary protect</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable 4KB boundary protect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 4KB boundary protect</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MASTER4_4KB_BDY_PRT_CTRL</name>
              <description>Master4 4KB boundary protect control bit 
0: Disable 4KB boundary protect 
1: Enable 4KB boundary protect</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable 4KB boundary protect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 4KB boundary protect</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MASTER3_4KB_BDY_PRT_CTRL</name>
              <description>Master3 4KB boundary protect control bit 
0: Disable 4KB boundary protect 
1: Enable 4KB boundary protect</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable 4KB boundary protect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 4KB boundary protect</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MASTER2_4KB_BDY_PRT_CTRL</name>
              <description>Master2 4KB boundary protect control bit 
0: Disable 4KB boundary protect 
1: Enable 4KB boundary protect</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable 4KB boundary protect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 4KB boundary protect</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MASTER1_4KB_BDY_PRT_CTRL</name>
              <description>Master1 4KB boundary protect control bit 
0: Disable 4KB boundary protect 
1: Enable 4KB boundary protect</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable 4KB boundary protect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 4KB boundary protect</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MASTER0_4KB_BDY_PRT_CTRL</name>
              <description>Master0 4KB boundary protect control bit 
0: Disable 4KB boundary protect 
1: Enable 4KB boundary protect</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable 4KB boundary protect</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 4KB boundary protect</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_AUTO_GATING_REG</name>
          <description>IOMMU Auto GatingRegister</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>IOMMU_AUTO_GATING</name>
              <description>IOMMU circuit auto gating control. The purpose is decreasing power consumption of the module. 
0: Disable auto gating function 
1: Enable auto gating function</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable auto gating function</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable auto gating function</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_BYPASS_REG</name>
          <description>IOMMU BypassRegister</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x7F</resetValue>
          <resetMask>0x7F</resetMask>
          <fields>
            <field>
              <name>MASTER6_BYPASS</name>
              <description>Master6 bypass switch After bypass function is opened, IOMMU can not map the address of Master6 sending, and directly output the virtual address to MBUS as physical address. 
0: Disable bypass function 
1: Enable bypass function</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable bypass function</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable bypass function</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MASTER5_BYPASS</name>
              <description>Master5 bypass switch After bypass function is opened, IOMMU can not map the address of Master5 sending, and directly output the virtual address to MBUS as physical address. 
0: Disable bypass function 
1: Enable bypass function</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable bypass function</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable bypass function</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MASTER4_BYPASS</name>
              <description>Master4 bypass switch After bypass function is opened, IOMMU can not map the address of Master4 sending, and directly output the virtual address to MBUS as physical address. 
0: Disable bypass function 
1: Enable bypass function</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable bypass function</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable bypass function</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MASTER3_BYPASS</name>
              <description>Master3 bypass switch After bypass function is opened, IOMMU can not map the address of Master3 sending, and directly output the virtual address to MBUS as physical address. 
0: Disable bypass function 
1: Enable bypass function</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable bypass function</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable bypass function</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MASTER2_BYPASS</name>
              <description>Master2 bypass switch After bypass function is opened, IOMMU can not map the address of Master2 sending, and directly output the virtual address to MBUS as physical address. 
0: Disable bypass function 
1: Enable bypass function</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable bypass function</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable bypass function</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MASTER1_BYPASS</name>
              <description>Master1 bypass switch After bypass function is opened, IOMMU can not map the address of Master1 sending, and directly output the virtual address to MBUS as physical address. 
0: Disable bypass function 
1: Enable bypass function</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable bypass function</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable bypass function</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MASTER0_BYPASS</name>
              <description>Master0 bypass switch After bypass function is opened, IOMMU can not map the address of Master0 sending, and directly output the virtual address to MBUS as physical address. 
0: Disable bypass function 
1: Enable bypass function</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable bypass function</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable bypass function</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_DM_AUT_CTRL_REG0</name>
          <description>IOMMU Domain Authority Control Register 0</description>
          <addressOffset>0xB0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFF3FFF</resetMask>
          <fields>
            <field>
              <name>DM1_M6_WT_AUT_CTRL</name>
              <description>Domain1 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM1_M6_RD_AUT_CTRL</name>
              <description>Domain1 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM1_M5_WT_AUT_CTRL</name>
              <description>Domain1 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM1_M5_RD_AUT_CTRL</name>
              <description>Domain1 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM1_M4_WT_AUT_CTRL</name>
              <description>Domain1 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM1_M4_RD_AUT_CTRL</name>
              <description>Domain1 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM1_M3_WT_AUT_CTRL</name>
              <description>Domain1 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM1_M3_RD_AUT_CTRL</name>
              <description>Domain1 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM1_M2_WT_AUT_CTRL</name>
              <description>Domain1 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM1_M2_RD_AUT_CTRL</name>
              <description>Domain1 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM1_M1_WT_AUT_CTRL</name>
              <description>Domain1 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM1_M1_RD_AUT_CTRL</name>
              <description>Domain1 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM1_M0_WT_AUT_CTRL</name>
              <description>Domain1 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM1_M0_RD_AUT_CTRL</name>
              <description>Domain1 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM0_M6_WT_AUT_CTRL</name>
              <description>Domain0 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM0_M6_RD_AUT_CTRL</name>
              <description>Domain0 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM0_M5_WT_AUT_CTRL</name>
              <description>Domain0 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM0_M5_RD_AUT_CTRL</name>
              <description>Domain0 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM0_M4_WT_AUT_CTRL</name>
              <description>Domain0 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM0_M4_RD_AUT_CTRL</name>
              <description>Domain0 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM0_M3_WT_AUT_CTRL</name>
              <description>Domain0 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM0_M3_RD_AUT_CTRL</name>
              <description>Domain0 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM0_M2_WT_AUT_CTRL</name>
              <description>Domain0 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM0_M2_RD_AUT_CTRL</name>
              <description>Domain0 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM0_M1_WT_AUT_CTRL</name>
              <description>Domain0 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM0_M1_RD_AUT_CTRL</name>
              <description>Domain0 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM0_M0_WT_AUT_CTRL</name>
              <description>Domain0 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM0_M0_RD_AUT_CTRL</name>
              <description>Domain0 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_DM_AUT_CTRL_REG1</name>
          <description>IOMMU Domain Authority Control Register 1</description>
          <addressOffset>0xB4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFF3FFF</resetMask>
          <fields>
            <field>
              <name>DM3_M6_WT_AUT_CTRL</name>
              <description>Domain3 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM3_M6_RD_AUT_CTRL</name>
              <description>Domain3 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM3_M5_WT_AUT_CTRL</name>
              <description>Domain3 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM3_M5_RD_AUT_CTRL</name>
              <description>Domain3 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM3_M4_WT_AUT_CTRL</name>
              <description>Domain3 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM3_M4_RD_AUT_CTRL</name>
              <description>Domain3 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM3_M3_WT_AUT_CTRL</name>
              <description>Domain3 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM3_M3_RD_AUT_CTRL</name>
              <description>Domain3 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM3_M2_WT_AUT_CTRL</name>
              <description>Domain3 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM3_M2_RD_AUT_CTRL</name>
              <description>Domain3 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM3_M1_WT_AUT_CTRL</name>
              <description>Domain3 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM3_M1_RD_AUT_CTRL</name>
              <description>Domain3 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM3_M0_WT_AUT_CTRL</name>
              <description>Domain3 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM3_M0_RD_AUT_CTRL</name>
              <description>Domain3 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM2_M6_WT_AUT_CTRL</name>
              <description>Domain2 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM2_M6_RD_AUT_CTRL</name>
              <description>Domain2 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM2_M5_WT_AUT_CTRL</name>
              <description>Domain2 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM2_M5_RD_AUT_CTRL</name>
              <description>Domain2 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM2_M4_WT_AUT_CTRL</name>
              <description>Domain2 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM2_M4_RD_AUT_CTRL</name>
              <description>Domain2 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM2_M3_WT_AUT_CTRL</name>
              <description>Domain2 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM2_M3_RD_AUT_CTRL</name>
              <description>Domain2 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM2_M2_WT_AUT_CTRL</name>
              <description>Domain2 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM2_M2_RD_AUT_CTRL</name>
              <description>Domain2 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM2_M1_WT_AUT_CTRL</name>
              <description>Domain2 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM2_M1_RD_AUT_CTRL</name>
              <description>Domain2 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM2_M0_WT_AUT_CTRL</name>
              <description>Domain2 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM2_M0_RD_AUT_CTRL</name>
              <description>Domain2 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_DM_AUT_CTRL_REG2</name>
          <description>IOMMU Domain Authority Control Register 2</description>
          <addressOffset>0xB8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFF3FFF</resetMask>
          <fields>
            <field>
              <name>DM5_M6_WT_AUT_CTRL</name>
              <description>Domain5 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM5_M6_RD_AUT_CTRL</name>
              <description>Domain5 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM5_M5_WT_AUT_CTRL</name>
              <description>Domain5 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM5_M5_RD_AUT_CTRL</name>
              <description>Domain5 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM5_M4_WT_AUT_CTRL</name>
              <description>Domain5 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM5_M4_RD_AUT_CTRL</name>
              <description>Domain5 read permission control for master4
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM5_M3_WT_AUT_CTRL</name>
              <description>Domain5 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM5_M3_RD_AUT_CTRL</name>
              <description>Domain5 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM5_M2_WT_AUT_CTRL</name>
              <description>Domain5 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM5_M2_RD_AUT_CTRL</name>
              <description>Domain5 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM5_M1_WT_AUT_CTRL</name>
              <description>Domain5 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM5_M1_RD_AUT_CTRL</name>
              <description>Domain5 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM5_M0_WT_AUT_CTRL</name>
              <description>Domain5 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM5_M0_RD_AUT_CTRL</name>
              <description>Domain5 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM4_M6_WT_AUT_CTRL</name>
              <description>Domain4 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM4_M6_RD_AUT_CTRL</name>
              <description>Domain4 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM4_M5_WT_AUT_CTRL</name>
              <description>Domain4 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM4_M5_RD_AUT_CTRL</name>
              <description>Domain4 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM4_M4_WT_AUT_CTRL</name>
              <description>Domain4 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM4_M4_RD_AUT_CTRL</name>
              <description>Domain4 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM4_M3_WT_AUT_CTRL</name>
              <description>Domain4 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM4_M3_RD_AUT_CTRL</name>
              <description>Domain4 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM4_M2_WT_AUT_CTRL</name>
              <description>Domain4 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM4_M2_RD_AUT_CTRL</name>
              <description>Domain4 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM4_M1_WT_AUT_CTRL</name>
              <description>Domain4 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM4_M1_RD_AUT_CTRL</name>
              <description>Domain4 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM4_M0_WT_AUT_CTRL</name>
              <description>Domain4 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM4_M0_RD_AUT_CTRL</name>
              <description>Domain4 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_DM_AUT_CTRL_REG3</name>
          <description>IOMMU Domain Authority Control Register 3</description>
          <addressOffset>0xBC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFF3FFF</resetMask>
          <fields>
            <field>
              <name>DM7_M6_WT_AUT_CTRL</name>
              <description>Domain7 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM7_M6_RD_AUT_CTRL</name>
              <description>Domain7 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM7_M5_WT_AUT_CTRL</name>
              <description>Domain7 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM7_M5_RD_AUT_CTRL</name>
              <description>Domain7 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM7_M4_WT_AUT_CTRL</name>
              <description>Domain7 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM7_M4_RD_AUT_CTRL</name>
              <description>Domain7 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM7_M3_WT_AUT_CTRL</name>
              <description>Domain7 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM7_M3_RD_AUT_CTRL</name>
              <description>Domain7 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM7_M2_WT_AUT_CTRL</name>
              <description>Domain7 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM7_M2_RD_AUT_CTRL</name>
              <description>Domain7 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM7_M1_WT_AUT_CTRL</name>
              <description>Domain7 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM7_M1_RD_AUT_CTRL</name>
              <description>Domain7 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM7_M0_WT_AUT_CTRL</name>
              <description>Domain7 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM7_M0_RD_AUT_CTRL</name>
              <description>Domain7 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM6_M6_WT_AUT_CTRL</name>
              <description>Domain6 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM6_M6_RD_AUT_CTRL</name>
              <description>Domain6 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM6_M5_WT_AUT_CTRL</name>
              <description>Domain6 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM6_M5_RD_AUT_CTRL</name>
              <description>Domain6 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM6_M4_WT_AUT_CTRL</name>
              <description>Domain6 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM6_M4_RD_AUT_CTRL</name>
              <description>Domain6 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM6_M3_WT_AUT_CTRL</name>
              <description>Domain6 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM6_M3_RD_AUT_CTRL</name>
              <description>Domain6 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM6_M2_WT_AUT_CTRL</name>
              <description>Domain6 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM6_M2_RD_AUT_CTRL</name>
              <description>Domain6 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM6_M1_WT_AUT_CTRL</name>
              <description>Domain6 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM6_M1_RD_AUT_CTRL</name>
              <description>Domain6 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM6_M0_WT_AUT_CTRL</name>
              <description>Domain6 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM6_M0_RD_AUT_CTRL</name>
              <description>Domain6 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_DM_AUT_CTRL_REG4</name>
          <description>IOMMU Domain Authority Control Register 4</description>
          <addressOffset>0xC0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFF3FFF</resetMask>
          <fields>
            <field>
              <name>DM9_M6_WT_AUT_CTRL</name>
              <description>Domain9 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM9_M6_RD_AUT_CTRL</name>
              <description>Domain9 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM9_M5_WT_AUT_CTRL</name>
              <description>Domain9 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM9_M5_RD_AUT_CTRL</name>
              <description>Domain9 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM9_M4_WT_AUT_CTRL</name>
              <description>Domain9 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM9_M4_RD_AUT_CTRL</name>
              <description>Domain9 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM9_M3_WT_AUT_CTRL</name>
              <description>Domain9 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM9_M3_RD_AUT_CTRL</name>
              <description>Domain9 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM9_M2_WT_AUT_CTRL</name>
              <description>Domain9 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM9_M2_RD_AUT_CTRL</name>
              <description>Domain9 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM9_M1_WT_AUT_CTRL</name>
              <description>Domain9 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM9_M1_RD_AUT_CTRL</name>
              <description>Domain9 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM9_M0_WT_AUT_CTRL</name>
              <description>Domain9 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM9_M0_RD_AUT_CTRL</name>
              <description>Domain9 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM8_M6_WT_AUT_CTRL</name>
              <description>Domain8 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM8_M6_RD_AUT_CTRL</name>
              <description>Domain8 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM8_M5_WT_AUT_CTRL</name>
              <description>Domain8 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM8_M5_RD_AUT_CTRL</name>
              <description>Domain8 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM8_M4_WT_AUT_CTRL</name>
              <description>Domain8 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM8_M4_RD_AUT_CTRL</name>
              <description>Domain8 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM8_M3_WT_AUT_CTRL</name>
              <description>Domain8 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM8_M3_RD_AUT_CTRL</name>
              <description>Domain8 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM8_M2_WT_AUT_CTRL</name>
              <description>Domain8 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM8_M2_RD_AUT_CTRL</name>
              <description>Domain8 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM8_M1_WT_AUT_CTRL</name>
              <description>Domain8 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM8_M1_RD_AUT_CTRL</name>
              <description>Domain8 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM8_M0_WT_AUT_CTRL</name>
              <description>Domain8 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM8_M0_RD_AUT_CTRL</name>
              <description>Domain8 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_DM_AUT_CTRL_REG5</name>
          <description>IOMMU Domain Authority Control Register 5</description>
          <addressOffset>0xC4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFF3FFF</resetMask>
          <fields>
            <field>
              <name>DM11_M6_WT_AUT_CTRL</name>
              <description>Domain11 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM11_M6_RD_AUT_CTRL</name>
              <description>Domain11 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM11_M5_WT_AUT_CTRL</name>
              <description>Domain11 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM11_M5_RD_AUT_CTRL</name>
              <description>Domain11 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM11_M4_WT_AUT_CTRL</name>
              <description>Domain11 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM11_M4_RD_AUT_CTRL</name>
              <description>Domain11 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM11_M3_WT_AUT_CTRL</name>
              <description>Domain11 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM11_M3_RD_AUT_CTRL</name>
              <description>Domain11 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM11_M2_WT_AUT_CTRL</name>
              <description>Domain11 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM11_M2_RD_AUT_CTRL</name>
              <description>Domain11 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM11_M1_WT_AUT_CTRL</name>
              <description>Domain11 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM11_M1_RD_AUT_CTRL</name>
              <description>Domain11 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM11_M0_WT_AUT_CTRL</name>
              <description>Domain11 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM11_M0_RD_AUT_CTRL</name>
              <description>Domain11 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM10_M6_WT_AUT_CTRL</name>
              <description>Domain10 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM10_M6_RD_AUT_CTRL</name>
              <description>Domain10 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM10_M5_WT_AUT_CTRL</name>
              <description>Domain10 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM10_M5_RD_AUT_CTRL</name>
              <description>Domain10 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM10_M4_WT_AUT_CTRL</name>
              <description>Domain10 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM10_M4_RD_AUT_CTRL</name>
              <description>Domain10 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM10_M3_WT_AUT_CTRL</name>
              <description>Domain10 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM10_M3_RD_AUT_CTRL</name>
              <description>Domain10 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM10_M2_WT_AUT_CTRL</name>
              <description>Domain10 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM10_M2_RD_AUT_CTRL</name>
              <description>Domain10 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM10_M1_WT_AUT_CTRL</name>
              <description>Domain10 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM10_M1_RD_AUT_CTRL</name>
              <description>Domain10 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM10_M0_WT_AUT_CTRL</name>
              <description>Domain10 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM10_M0_RD_AUT_CTRL</name>
              <description>Domain10 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_DM_AUT_CTRL_REG6</name>
          <description>IOMMU Domain Authority Control Register 6</description>
          <addressOffset>0xC8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFF3FFF</resetMask>
          <fields>
            <field>
              <name>DM13_M6_WT_AUT_CTRL</name>
              <description>Domain13 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM13_M6_RD_AUT_CTRL</name>
              <description>Domain13 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM13_M5_WT_AUT_CTRL</name>
              <description>Domain13 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM13_M5_RD_AUT_CTRL</name>
              <description>Domain13 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM13_M4_WT_AUT_CTRL</name>
              <description>Domain13 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM13_M4_RD_AUT_CTRL</name>
              <description>Domain13 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM13_M3_WT_AUT_CTRL</name>
              <description>Domain13 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM13_M3_RD_AUT_CTRL</name>
              <description>Domain13 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM13_M2_WT_AUT_CTRL</name>
              <description>Domain13 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM13_M2_RD_AUT_CTRL</name>
              <description>Domain13 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM13_M1_WT_AUT_CTRL</name>
              <description>Domain13 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM13_M1_RD_AUT_CTRL</name>
              <description>Domain13 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM13_M0_WT_AUT_CTRL</name>
              <description>Domain13 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM13_M0_RD_AUT_CTRL</name>
              <description>Domain13 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM12_M6_WT_AUT_CTRL</name>
              <description>Domain12 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM12_M6_RD_AUT_CTRL</name>
              <description>Domain12 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM12_M5_WT_AUT_CTRL</name>
              <description>Domain12 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM12_M5_RD_AUT_CTRL</name>
              <description>Domain12 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM12_M4_WT_AUT_CTRL</name>
              <description>Domain12 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM12_M4_RD_AUT_CTRL</name>
              <description>Domain12 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM12_M3_WT_AUT_CTRL</name>
              <description>Domain12 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM12_M3_RD_AUT_CTRL</name>
              <description>Domain12 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM12_M2_WT_AUT_CTRL</name>
              <description>Domain12 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM12_M2_RD_AUT_CTRL</name>
              <description>Domain12 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM12_M1_WT_AUT_CTRL</name>
              <description>Domain12 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM12_M1_RD_AUT_CTRL</name>
              <description>Domain12 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM12_M0_WT_AUT_CTRL</name>
              <description>Domain12 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM12_M0_RD_AUT_CTRL</name>
              <description>Domain12 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_DM_AUT_CTRL_REG7</name>
          <description>IOMMU Domain Authority Control Register 7</description>
          <addressOffset>0xCC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFF3FFF</resetMask>
          <fields>
            <field>
              <name>DM15_M6_WT_AUT_CTRL</name>
              <description>Domain15 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM15_M6_RD_AUT_CTRL</name>
              <description>Domain15 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM15_M5_WT_AUT_CTRL</name>
              <description>Domain15 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM15_M5_RD_AUT_CTRL</name>
              <description>Domain15 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM15_M4_WT_AUT_CTRL</name>
              <description>Domain15 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM15_M4_RD_AUT_CTRL</name>
              <description>Domain15 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM15_M3_WT_AUT_CTRL</name>
              <description>Domain15 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM15_M3_RD_AUT_CTRL</name>
              <description>Domain15 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM15_M2_WT_AUT_CTRL</name>
              <description>Domain15 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM15_M2_RD_AUT_CTRL</name>
              <description>Domain15 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM15_M1_WT_AUT_CTRL</name>
              <description>Domain15 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM15_M1_RD_AUT_CTRL</name>
              <description>Domain15 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM15_M0_WT_AUT_CTRL</name>
              <description>Domain15 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM15_M0_RD_AUT_CTRL</name>
              <description>Domain15 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM14_M6_WT_AUT_CTRL</name>
              <description>Domain14 write permission control for master6 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM14_M6_RD_AUT_CTRL</name>
              <description>Domain14 read permission control for master6 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM14_M5_WT_AUT_CTRL</name>
              <description>Domain14 write permission control for master5 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM14_M5_RD_AUT_CTRL</name>
              <description>Domain14 read permission control for master5 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM14_M4_WT_AUT_CTRL</name>
              <description>Domain14 write permission control for master4 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM14_M4_RD_AUT_CTRL</name>
              <description>Domain14 read permission control for master4 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM14_M3_WT_AUT_CTRL</name>
              <description>Domain14 write permission control for master3 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM14_M3_RD_AUT_CTRL</name>
              <description>Domain14 read permission control for master3 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM14_M2_WT_AUT_CTRL</name>
              <description>Domain14 write permission control for master2 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM14_M2_RD_AUT_CTRL</name>
              <description>Domain14 read permission control for master2 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM14_M1_WT_AUT_CTRL</name>
              <description>Domain14 write permission control for master1 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM14_M1_RD_AUT_CTRL</name>
              <description>Domain14 read permission control for master1 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM14_M0_WT_AUT_CTRL</name>
              <description>Domain14 write permission control for master0 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DM14_M0_RD_AUT_CTRL</name>
              <description>Domain14 read permission control for master0 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_DM_AUT_OVWT_REG</name>
          <description>IOMMU Domain Authority Overwrite Register</description>
          <addressOffset>0xD0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80003FFF</resetMask>
          <fields>
            <field>
              <name>DM_AUT_OVWT_ENABLE</name>
              <description>Domain write/read permission overwrite enable 
0: Disable 
1: Enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M6_WT_AUT_OVWT_CTRL</name>
              <description>Master6 write permission overwrite control 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M6_RD_AUT_OVWT_CTRL</name>
              <description>Master6 read permission overwrite control 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M5_WT_AUT_OVWT_CTRL</name>
              <description>Master5 write permission overwrite control 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M5_RD_AUT_OVWT_CTRL</name>
              <description>Master5 read permission overwrite control 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M4_WT_AUT_OVWT_CTRL</name>
              <description>Master5 write permission overwrite control 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M4_RD_AUT_OVWT_CTRL</name>
              <description>Master5 read permission overwrite control 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M3_WT_AUT_OVWT_CTRL</name>
              <description>Master3 write permission overwrite control 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M3_RD_AUT_OVWT_CTRL</name>
              <description>Master3 read permission overwrite control 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M2_WT_AUT_OVWT_CTRL</name>
              <description>Master2 write permission overwrite control 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M2_RD_AUT_OVWT_CTRL</name>
              <description>Master2 read permission overwrite control 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M1_WT_AUT_OVWT_CTRL</name>
              <description>Master1 write permission overwrite control 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M1_RD_AUT_OVWT_CTRL</name>
              <description>Master1 read permission overwrite control 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M0_WT_AUT_OVWT_CTRL</name>
              <description>Master0 write permission overwrite control 
0: The write-operation is permitted 
1: The write-operation is prohibited</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The write-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The write-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M0_RD_AUT_OVWT_CTRL</name>
              <description>Master0 read permission overwrite control 
0: The read-operation is permitted 
1: The read-operation is prohibited</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>permitted</name>
                  <description>The read-operation is permitted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>prohibited</name>
                  <description>The read-operation is prohibited</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_ENABLE_REG</name>
          <description>IOMMU EnableRegister</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>ENABLE</name>
              <description>IOMMU module enable switch 
0: Disable IOMMU 
1: Enable IOMMU Before IOMMU address mapping function opens, configure the Translation Table Base register; or ensure all masters are in bypass status or no the status of sending bus demand(such as reset)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable IOMMU</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable IOMMU Before IOMMU address mapping function opens, configure the Translation Table Base register; or ensure all masters are in bypass status or no the status of sending bus demand(such as reset)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_CLR_REG</name>
          <description>IOMMU Interrupt Clear Register</description>
          <addressOffset>0x104</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3007F</resetMask>
          <fields>
            <field>
              <name>L2_PAGE_TABLE_INVALID_CLR</name>
              <description>Level2 page table invalid interrupt clear bit 
0: Invalid operation 
1: Clear interrupt</description>
              <bitRange>[17:17]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Invalid</name>
                  <description>Invalid operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clear</name>
                  <description>Clear interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>L1_PAGE_TABLE_INVALID_CLR</name>
              <description>Level1 page table invalid interrupt clear bit 
0: Invalid operation 
1: Clear interrupt</description>
              <bitRange>[16:16]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Invalid</name>
                  <description>Invalid operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clear</name>
                  <description>Clear interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB6_INVALID_CLR</name>
              <description>Micro TLB6 permission invalid interrupt clear bit 
0: Invalid operation 
1: Clear interrupt</description>
              <bitRange>[6:6]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Invalid</name>
                  <description>Invalid operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clear</name>
                  <description>Clear interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB5_INVALID_CLR</name>
              <description>Micro TLB5 permission invalid interrupt clear bit 
0: Invalid operation 
1: Clear interrupt</description>
              <bitRange>[5:5]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Invalid</name>
                  <description>Invalid operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clear</name>
                  <description>Clear interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB4_INVALID_CLR</name>
              <description>Micro TLB4 permission invalid interrupt clear bit 
0: Invalid operation 
1: Clear interrupt</description>
              <bitRange>[4:4]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Invalid</name>
                  <description>Invalid operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clear</name>
                  <description>Clear interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB3_INVALID_CLR</name>
              <description>Micro TLB3 permission invalid interrupt clear bit 
0: Invalid operation 
1: Clear interrupt</description>
              <bitRange>[3:3]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Invalid</name>
                  <description>Invalid operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clear</name>
                  <description>Clear interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB2_INVALID_CLR</name>
              <description>Micro TLB2 permission invalid interrupt clear bit 
0: Invalid operation 
1: Clear interrupt</description>
              <bitRange>[2:2]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Invalid</name>
                  <description>Invalid operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clear</name>
                  <description>Clear interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB1_INVALID_CLR</name>
              <description>Micro TLB1 permission invalid interrupt clear bit 
0: Invalid operation 
1: Clear interrupt</description>
              <bitRange>[1:1]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Invalid</name>
                  <description>Invalid operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clear</name>
                  <description>Clear interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB0_INVALID_CLR</name>
              <description>Micro TLB0 permission invalid interrupt clear bit 
0: Invalid operation 
1: Clear interrupt</description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Invalid</name>
                  <description>Invalid operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clear</name>
                  <description>Clear interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ENABLE_REG</name>
          <description>IOMMU_INT_ENABLE_REG</description>
          <addressOffset>0x100</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3007F</resetMask>
          <fields>
            <field>
              <name>L2_PAGE_TABLE_INVALID_EN</name>
              <description>Level2 page table invalid interrupt enable 
0: Mask interrupt 
1: Enable interrupt</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>L1_PAGE_TABLE_INVALID_EN</name>
              <description>Level1 page table invalid interrupt enable 
0: Mask interrupt 
1: Enable interrupt</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB6_INVALID_EN</name>
              <description>Micro TLB6 permission invalid interrupt enable 
0: Mask interrupt 
1: Enable interrupt</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB5_INVALID_EN</name>
              <description>Micro TLB5 permission invalid interrupt enable 
0: Mask interrupt 
1: Enable interrupt</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB4_INVALID_EN</name>
              <description>Micro TLB4 permission invalid interrupt enable 
0: Mask interrupt 
1: Enable interrupt</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB3_INVALID_EN</name>
              <description>Micro TLB3 permission invalid interrupt enable 
0: Mask interrupt 
1: Enable interrupt</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB2_INVALID_EN</name>
              <description>Micro TLB2 permission invalid interrupt enable 
0: Mask interrupt 
1: Enable interrupt</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB1_INVALID_EN</name>
              <description>Micro TLB1 permission invalid interrupt enable 
0: Mask interrupt 
1: Enable interrupt</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB0_INVALID_EN</name>
              <description>Micro TLB0 permission invalid interrupt enable 
0: Mask interrupt 
1: Enable interrupt</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Mask</name>
                  <description>Mask interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_ADDR_REG0</name>
          <description>IOMMU Interrupt Error Address Register 0</description>
          <addressOffset>0x110</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_ADDR0</name>
              <description>Virtual address that caused Micro TLB0 to interrupt</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_ADDR_REG1</name>
          <description>IOMMU Interrupt Error Address Register 1</description>
          <addressOffset>0x114</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_ADDR1</name>
              <description>Virtual address that caused Micro TLB1 to interrupt</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_ADDR_REG2</name>
          <description>IOMMU Interrupt Error Address Register 2</description>
          <addressOffset>0x118</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_ADDR2</name>
              <description>Virtual address that caused Micro TLB2 to interrupt</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_ADDR_REG3</name>
          <description>IOMMU Interrupt Error Address Register 3</description>
          <addressOffset>0x11C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_ADDR3</name>
              <description>Virtual address that caused Micro TLB3 to interrupt</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_ADDR_REG4</name>
          <description>IOMMU Interrupt Error Address Register 4</description>
          <addressOffset>0x120</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_ADDR4</name>
              <description>Virtual address that caused Micro TLB4 to interrupt</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_ADDR_REG5</name>
          <description>IOMMU Interrupt Error Address Register 5</description>
          <addressOffset>0x124</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_ADDR5</name>
              <description>Virtual address that caused Micro TLB5 to interrupt</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_ADDR_REG6</name>
          <description>IOMMU Interrupt Error Address Register 6</description>
          <addressOffset>0x128</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_ADDR6</name>
              <description>Virtual address that caused Micro TLB6 to interrupt</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_ADDR_REG7</name>
          <description>IOMMU Interrupt Error Address Register 7</description>
          <addressOffset>0x130</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_ADDR7</name>
              <description>Virtual address that caused L1 page table to interrupt</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_ADDR_REG8</name>
          <description>IOMMU Interrupt Error Address Register 8</description>
          <addressOffset>0x134</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_ADDR8</name>
              <description>Virtual address that caused L2 page table to interrupt</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_DATA_REG0</name>
          <description>IOMMU Interrupt Error Data Register 0</description>
          <addressOffset>0x150</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_DATA0</name>
              <description>Corresponding page table of virtual address that caused Micro TLB0 to interrupt</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_DATA_REG1</name>
          <description>IOMMU Interrupt Error Data Register 1</description>
          <addressOffset>0x154</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_DATA1</name>
              <description>Corresponding page table of virtual address that caused Micro TLB1 to interrupt</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_DATA_REG2</name>
          <description>IOMMU Interrupt Error Data Register 2</description>
          <addressOffset>0x158</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_DATA2</name>
              <description>Corresponding page table of virtual address that caused Micro TLB2 to interrupt</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_DATA_REG3</name>
          <description>IOMMU Interrupt Error Data Register 3</description>
          <addressOffset>0x15C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_DATA3</name>
              <description>Corresponding page table of virtual address that caused Micro TLB3 to interrupt</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_DATA_REG4</name>
          <description>IOMMU Interrupt Error Data Register 4</description>
          <addressOffset>0x160</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_DATA4</name>
              <description>Corresponding page table of virtual address that caused Micro TLB4 to interrupt</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_DATA_REG5</name>
          <description>IOMMU Interrupt Error Data Register 5</description>
          <addressOffset>0x164</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_DATA5</name>
              <description>Corresponding page table of virtual address that caused Micro TLB5 to interrupt</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_DATA_REG6</name>
          <description>IOMMU Interrupt Error Data Register 6</description>
          <addressOffset>0x168</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_DATA6</name>
              <description>Corresponding page table of virtual address that caused Micro TLB6 to interrupt</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_DATA_REG7</name>
          <description>IOMMU Interrupt Error Data Register 7</description>
          <addressOffset>0x170</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_DATA7</name>
              <description>Corresponding page table of virtual address that caused L1 page table to interrupt</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_ERR_DATA_REG8</name>
          <description>IOMMU Interrupt Error Data Register 8</description>
          <addressOffset>0x174</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_ERR_DATA8</name>
              <description>Corresponding page table of virtual address that caused L2 page table to interrupt</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_INT_STA_REG</name>
          <description>IOMMU Interrupt Status Register</description>
          <addressOffset>0x108</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3007F</resetMask>
          <fields>
            <field>
              <name>L2_PAGE_TABLE_INVALID_STA</name>
              <description>Level2 page table invalid interrupt status bit 
0: Interrupt does not happen or interrupt is cleared 
1: Interrupt happens</description>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Interrupt_does</name>
                  <description>Interrupt does not happen or interrupt is cleared</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Interrupt_happens</name>
                  <description>Interrupt happens</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>L1_PAGE_TABLE_INVALID_STA</name>
              <description>Level1 page table invalid interrupt status bit 
0: Interrupt does not happen or interrupt is cleared 
1: Interrupt happens</description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Interrupt_does</name>
                  <description>Interrupt does not happen or interrupt is cleared</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Interrupt_happens</name>
                  <description>Interrupt happens</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB6_INVALID_STA</name>
              <description>Micro TLB6 permission invalid interrupt status bit 
0: Interrupt does not happen or interrupt is cleared 
1: Interrupt happens</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Interrupt_does</name>
                  <description>Interrupt does not happen or interrupt is cleared</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Interrupt_happens</name>
                  <description>Interrupt happens</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB5_INVALID_STA</name>
              <description>Micro TLB5 permission invalid interrupt status bit 
0: Interrupt does not happen or interrupt is cleared 
1: Interrupt happens</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Interrupt_does</name>
                  <description>Interrupt does not happen or interrupt is cleared</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Interrupt_happens</name>
                  <description>Interrupt happens</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB4_INVALID_STA</name>
              <description>Micro TLB4 permission invalid interrupt status bit 
0: Interrupt does not happen or interrupt is cleared 
1: Interrupt happens</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Interrupt_does</name>
                  <description>Interrupt does not happen or interrupt is cleared</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Interrupt_happens</name>
                  <description>Interrupt happens</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB3_INVALID_STA</name>
              <description>Micro TLB3 permission invalid interrupt status bit 
0: Interrupt does not happen or interrupt is cleared 
1: Interrupt happens</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Interrupt_does</name>
                  <description>Interrupt does not happen or interrupt is cleared</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Interrupt_happens</name>
                  <description>Interrupt happens</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB2_INVALID_STA</name>
              <description>Micro TLB2 permission invalid interrupt status bit 
0: Interrupt does not happen or interrupt is cleared 
1: Interrupt happens</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Interrupt_does</name>
                  <description>Interrupt does not happen or interrupt is cleared</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Interrupt_happens</name>
                  <description>Interrupt happens</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB1_INVALID_STA</name>
              <description>Micro TLB1 permission invalid interrupt status bit 
0: Interrupt does not happen or interrupt is cleared 
1: Interrupt happens</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Interrupt_does</name>
                  <description>Interrupt does not happen or interrupt is cleared</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Interrupt_happens</name>
                  <description>Interrupt happens</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB0_INVALID_STA</name>
              <description>Micro TLB0 permission invalid interrupt status bit 
0: Interrupt does not happen or interrupt is cleared 
1: Interrupt happens</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Interrupt_does</name>
                  <description>Interrupt does not happen or interrupt is cleared</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Interrupt_happens</name>
                  <description>Interrupt happens</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_L1PG_INT_REG</name>
          <description>IOMMU L1 Page Table Interrupt Register</description>
          <addressOffset>0x180</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8000007F</resetMask>
          <fields>
            <field>
              <name>DBG_MODE_L1PG_INT</name>
              <description>Debug mode address switch causes L1 page table to occur interrupt.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTER6_L1PG_INT</name>
              <description>Master6 address switch causes L1 page table to occur interrupt.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTER5_L1PG_INT</name>
              <description>Master5 address switch causes L1 page table to occur interrupt.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTER4_L1PG_INT</name>
              <description>Master4 address switch causes L1 page table to occur interrupt.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTER3_L1PG_INT</name>
              <description>Master3 address switch causes L1 page table to occur interrupt.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTER2_L1PG_INT</name>
              <description>Master2 address switch causes L1 page table to occur interrupt.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTER1_L1PG_INT</name>
              <description>Master1 address switch causes L1 page table to occur interrupt.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTER0_L1PG_INT</name>
              <description>Master0 address switch causes L1 page table to occur interrupt.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_L2PG_INT_REG</name>
          <description>IOMMU L2 Page Table Interrupt Register</description>
          <addressOffset>0x184</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x8000007F</resetMask>
          <fields>
            <field>
              <name>DBG_MODE_L2PG_INT</name>
              <description>Debug mode address switch causes L2 page table to occur interrupt.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTER6_L2PG_INT</name>
              <description>Master6 address switch causes L2 page table to occur interrupt.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTER5_L2PG_INT</name>
              <description>Master5 address switch causes L2 page table to occur interrupt.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTER4_L2PG_INT</name>
              <description>Master4 address switch causes L2 page table to occur interrupt.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTER3_L2PG_INT</name>
              <description>Master3 address switch causes L2 page table to occur interrupt.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTER2_L2PG_INT</name>
              <description>Master2 address switch causes L2 page table to occur interrupt.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTER1_L2PG_INT</name>
              <description>Master1 address switch causes L2 page table to occur interrupt.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>MASTER0_L2PG_INT</name>
              <description>Master0 address switch causes L2 page table to occur interrupt.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_OOO_CTRL_REG</name>
          <description>IOMMU Out Of Order Control Register</description>
          <addressOffset>0x48</addressOffset>
          <resetValue>0x7F</resetValue>
          <resetMask>0x7F</resetMask>
          <fields>
            <field>
              <name>MASTER6_OOO_CTRL</name>
              <description>Master6 out-of-order control bit 
0: Disable out-of-order 
1: Enable out-of-order</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable out-of-order</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable out-of-order</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MASTER5_OOO_CTRL</name>
              <description>Master5 out-of-order control bit 
0: Disable out-of-order 
1: Enable out-of-order</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable out-of-order</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable out-of-order</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MASTER4_OOO_CTRL</name>
              <description>Master4 out-of-order control bit 
0: Disable out-of-order 
1: Enable out-of-order</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable out-of-order</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable out-of-order</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MASTER3_OOO_CTRL</name>
              <description>Master3 out-of-order control bit 
0: Disable out-of-order 
1: Enable out-of-order</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable out-of-order</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable out-of-order</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MASTER2_OOO_CTRL</name>
              <description>Master2 out-of-order control bit 
0: Disable out-of-order 
1: Enable out-of-order Note: AI does not support out-of-order, the bit is invalid.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable out-of-order</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable out-of-order Note: AI does not support out-of-order, the bit is invalid.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MASTER1_OOO_CTRL</name>
              <description>Master1 out-of-order control bit 
0: Disable out-of-order 
1: Enable out-of-order</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable out-of-order</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable out-of-order</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MASTER0_OOO_CTRL</name>
              <description>Master0 out-of-order control bit 
0: Disable out-of-order 
1: Enable out-of-order</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable out-of-order</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable out-of-order</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PC_IVLD_ADDR_REG</name>
          <description>IOMMU PC Invalidation Address Register</description>
          <addressOffset>0xA0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF00000</resetMask>
          <fields>
            <field>
              <name>PC_IVLD_ADDR</name>
              <description>PTW Cache invalid address, 1MB aligned.</description>
              <bitRange>[31:20]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PC_IVLD_ENABLE_REG</name>
          <description>IOMMU PC Invalidation Enable Register</description>
          <addressOffset>0xA8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>PC_IVLD_ENABLE</name>
              <description>Enable PTW Cache invalid operation 
0: No-operation or operation completed 
1: Enable is invalid After invalidation operation completed, the bit can clear 0 automatically. After or Before Invalidation starts, there is no absolute relationship between same address switch operation and Invalidation operation.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_operation</name>
                  <description>No-operation or operation completed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable is invalid After invalidation operation completed, the bit can clear 0 automatically. After or Before Invalidation starts, there is no absolute relationship between same address switch operation and Invalidation operation.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_HIGH_REG0</name>
          <description>IOMMU PMU Access High Register 0</description>
          <addressOffset>0x234</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_HIGH0</name>
              <description>Record total number of Micro TLB0 access , higher 11-bit register</description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_HIGH_REG1</name>
          <description>IOMMU PMU Access High Register 1</description>
          <addressOffset>0x244</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_HIGH1</name>
              <description>Record total number of Micro TLB1 access , higher 11-bit register</description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_HIGH_REG2</name>
          <description>IOMMU PMU Access High Register 2</description>
          <addressOffset>0x254</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_HIGH2</name>
              <description>Record total number of Micro TLB2 access , higher 11-bit register</description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_HIGH_REG3</name>
          <description>IOMMU PMU Access High Register 3</description>
          <addressOffset>0x264</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_HIGH3</name>
              <description>Record total number of Micro TLB3 access , higher 11-bit register</description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_HIGH_REG4</name>
          <description>IOMMU PMU Access High Register 4</description>
          <addressOffset>0x274</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_HIGH4</name>
              <description>Record total number of Micro TLB4 access, higher 11-bit register</description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_HIGH_REG5</name>
          <description>IOMMU PMU Access High Register 5</description>
          <addressOffset>0x284</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_HIGH5</name>
              <description>Record total number of Micro TLB5 access, higher 11-bit register</description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_HIGH_REG6</name>
          <description>IOMMU PMU Access High Register 6</description>
          <addressOffset>0x294</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_HIGH6</name>
              <description>Record total number of Micro TLB6 access, higher 11-bit register</description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_HIGH_REG7</name>
          <description>IOMMU PMU Access High Register 7</description>
          <addressOffset>0x2D4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_HIGH7</name>
              <description>Record total number of Micro TLB7 access, higher 11-bit register</description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_HIGH_REG8</name>
          <description>IOMMU PMU Access High Register 8</description>
          <addressOffset>0x2E4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_HIGH8</name>
              <description>Record total number of PTW Cache access, higher 11-bit register</description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_LOW_REG0</name>
          <description>IOMMU PMU Access Low Register 0</description>
          <addressOffset>0x230</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_LOW0</name>
              <description>Record total number of Micro TLB0 access , lower 32-bit register</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_LOW_REG1</name>
          <description>IOMMU PMU Access Low Register 1</description>
          <addressOffset>0x240</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_LOW1</name>
              <description>Record total number of Micro TLB1 access , lower 32-bit register</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_LOW_REG2</name>
          <description>IOMMU PMU Access Low Register 2</description>
          <addressOffset>0x250</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_LOW2</name>
              <description>Record total number of Micro TLB2 access , lower 32-bit register</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_LOW_REG3</name>
          <description>IOMMU PMU Access Low Register 3</description>
          <addressOffset>0x260</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_LOW3</name>
              <description>Record total number of Micro TLB3 access, lower 32-bit register</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_LOW_REG4</name>
          <description>IOMMU PMU Access Low Register 4</description>
          <addressOffset>0x270</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_LOW4</name>
              <description>Record total number of Micro TLB4 access, lower 32-bit register</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_LOW_REG5</name>
          <description>IOMMU PMU Access Low Register 5</description>
          <addressOffset>0x280</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_LOW5</name>
              <description>Record total number of Micro TLB5 access, lower 32-bit register</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_LOW_REG6</name>
          <description>IOMMU PMU Access Low Register 6</description>
          <addressOffset>0x290</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_LOW6</name>
              <description>Record total number of Micro TLB6 access, lower 32-bit register</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_LOW_REG7</name>
          <description>IOMMU PMU Access Low Register 7</description>
          <addressOffset>0x2D0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_LOW7</name>
              <description>Record total number of Micro TLB7 access, lower 32-bit register</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ACCESS_LOW_REG8</name>
          <description>IOMMU PMU Access Low Register 8</description>
          <addressOffset>0x2E0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ACCESS_LOW8</name>
              <description>Record total number of PTW Cache access, lower 32-bit register</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_CLR__REG</name>
          <description>IOMMU_PMU_CLR__REG</description>
          <addressOffset>0x210</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>PMU_CLR</name>
              <description>0: No clear operation or clear operation completes 
1: Clear counter data After the operation completes, the bit can clear to 0 automatically.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_clear</name>
                  <description>No clear operation or clear operation completes</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Clear</name>
                  <description>Clear counter data After the operation completes, the bit can clear to 0 automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ENABLE__REG</name>
          <description>IOMMU_PMU_ENABLE__REG</description>
          <addressOffset>0x200</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>PMU_ENABLE</name>
              <description>0: Disable statistical function 
1: Enable statistical function</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable statistical function</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable statistical function</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_HIGH_REG0</name>
          <description>IOMMU PMU Hit High Register 0</description>
          <addressOffset>0x23C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_HIGH0</name>
              <description>Record total number of Micro TLB0 hit , higher 11-bit register</description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_HIGH_REG1</name>
          <description>IOMMU PMU Hit High Register 1</description>
          <addressOffset>0x24C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_HIGH1</name>
              <description>Record total number of Micro TLB1 hit , higher 11-bit register</description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_HIGH_REG2</name>
          <description>IOMMU PMU Hit High Register 2</description>
          <addressOffset>0x25C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_HIGH2</name>
              <description>Record total number of Micro TLB2 hit , higher 11-bit register</description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_HIGH_REG3</name>
          <description>IOMMU PMU Hit High Register 3</description>
          <addressOffset>0x26C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_HIGH3</name>
              <description>Record total number of Micro TLB3 hit , higher 11-bit register</description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_HIGH_REG4</name>
          <description>IOMMU PMU Hit High Register 4</description>
          <addressOffset>0x27C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_HIGH4</name>
              <description>Record total number of Micro TLB4 hit, higher 11-bit register</description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_HIGH_REG5</name>
          <description>IOMMU PMU Hit High Register 5</description>
          <addressOffset>0x28C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_HIGH5</name>
              <description>Record total number of Micro TLB5 hit, higher 11-bit register</description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_HIGH_REG6</name>
          <description>IOMMU PMU Hit High Register 6</description>
          <addressOffset>0x29C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_HIGH6</name>
              <description>Record total number of Micro TLB6 hit, higher 11-bit register</description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_HIGH_REG7</name>
          <description>IOMMU PMU Hit High Register 7</description>
          <addressOffset>0x2DC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_HIGH7</name>
              <description>Record total number of Micro TLB7 hit, higher 11-bit register</description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_HIGH_REG8</name>
          <description>IOMMU PMU Hit High Register 8</description>
          <addressOffset>0x2EC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_HIGH8</name>
              <description>Record total number of PTW Cache hit, higher 11-bit register</description>
              <bitRange>[10:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_LOW_REG0</name>
          <description>IOMMU PMU Hit Low Register 0</description>
          <addressOffset>0x238</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_LOW0</name>
              <description>Record total number of Micro TLB0 hit , lower 32-bit register</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_LOW_REG1</name>
          <description>IOMMU PMU Hit Low Register 1</description>
          <addressOffset>0x248</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_LOW1</name>
              <description>Record total number of Micro TLB1 hit , lower 32-bit register</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_LOW_REG2</name>
          <description>IOMMU PMU Hit Low Register 2</description>
          <addressOffset>0x258</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_LOW2</name>
              <description>Record total number of Micro TLB2 hit , lower 32-bit register</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_LOW_REG3</name>
          <description>IOMMU PMU Hit Low Register 3</description>
          <addressOffset>0x268</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_LOW3</name>
              <description>Record total number of Micro TLB3 hit, lower 32-bit register</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_LOW_REG4</name>
          <description>IOMMU PMU Hit Low Register 4</description>
          <addressOffset>0x278</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_LOW4</name>
              <description>Record total number of Micro TLB4 hit, lower 32-bit register</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_LOW_REG5</name>
          <description>IOMMU PMU Hit Low Register 5</description>
          <addressOffset>0x288</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_LOW5</name>
              <description>Record total number of Micro TLB5 hit, lower 32-bit register</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_LOW_REG6</name>
          <description>IOMMU PMU Hit Low Register 6</description>
          <addressOffset>0x298</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_LOW6</name>
              <description>Record total number of Micro TLB6 hit, lower 32-bit register</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_LOW_REG7</name>
          <description>IOMMU PMU Hit Low Register 7</description>
          <addressOffset>0x2D8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_LOW7</name>
              <description>Record total number of Micro TLB7 hit, lower 32-bit register</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_HIT_LOW_REG8</name>
          <description>IOMMU PMU Hit Low Register 8</description>
          <addressOffset>0x2E8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_HIT_LOW8</name>
              <description>Record total number of PTW Cache hit, lower 32-bit register</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ML_REG0</name>
          <description>IOMMU Max Latency Register 0</description>
          <addressOffset>0x308</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ML0</name>
              <description>Record the max latency of Master0.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ML_REG1</name>
          <description>IOMMU Max Latency Register 1</description>
          <addressOffset>0x318</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ML1</name>
              <description>Record the max latency of Master1.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ML_REG2</name>
          <description>IOMMU Max Latency Register 2</description>
          <addressOffset>0x328</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ML2</name>
              <description>Record the max latency of Master2.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ML_REG3</name>
          <description>IOMMU Max Latency Register 3</description>
          <addressOffset>0x338</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ML3</name>
              <description>Record the max latency of Master3.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ML_REG4</name>
          <description>IOMMU Max Latency Register 4</description>
          <addressOffset>0x348</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ML4</name>
              <description>Record the max latency of Master4.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ML_REG5</name>
          <description>IOMMU Max Latency Register 5</description>
          <addressOffset>0x358</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ML5</name>
              <description>Record the max latency of Master5.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_ML_REG6</name>
          <description>IOMMU Max Latency Register 6</description>
          <addressOffset>0x368</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_ML6</name>
              <description>Record the max latency of Master6.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_TL_HIGH_REG0</name>
          <description>IOMMU Total Latency High Register 0</description>
          <addressOffset>0x304</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFF</resetMask>
          <fields>
            <field>
              <name>PMU_TL_HIGH0</name>
              <description>Record total latency of Master0, higher 18-bit register</description>
              <bitRange>[17:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_TL_HIGH_REG1</name>
          <description>IOMMU Total Latency High Register 1</description>
          <addressOffset>0x314</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFF</resetMask>
          <fields>
            <field>
              <name>PMU_TL_HIGH1</name>
              <description>Record total latency of Master1, higher 18-bit register</description>
              <bitRange>[17:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_TL_HIGH_REG2</name>
          <description>IOMMU Total Latency High Register 2</description>
          <addressOffset>0x324</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFF</resetMask>
          <fields>
            <field>
              <name>PMU_TL_HIGH2</name>
              <description>Record total latency of Master2, higher 18-bit register</description>
              <bitRange>[17:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_TL_HIGH_REG3</name>
          <description>IOMMU Total Latency High Register 3</description>
          <addressOffset>0x334</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFF</resetMask>
          <fields>
            <field>
              <name>PMU_TL_HIGH3</name>
              <description>Record total latency of Master3, higher 18-bit register</description>
              <bitRange>[17:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_TL_HIGH_REG4</name>
          <description>IOMMU Total Latency High Register 4</description>
          <addressOffset>0x344</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFF</resetMask>
          <fields>
            <field>
              <name>PMU_TL_HIGH4</name>
              <description>Record total latency of Master4, higher 18-bit register</description>
              <bitRange>[17:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_TL_HIGH_REG5</name>
          <description>IOMMU Total Latency High Register 5</description>
          <addressOffset>0x354</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFF</resetMask>
          <fields>
            <field>
              <name>PMU_TL_HIGH5</name>
              <description>Record total latency of Master5, higher 18-bit register</description>
              <bitRange>[17:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_TL_HIGH_REG6</name>
          <description>IOMMU Total Latency High Register 6</description>
          <addressOffset>0x364</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFF</resetMask>
          <fields>
            <field>
              <name>PMU_TL_HIGH6</name>
              <description>Record total latency of Master6, higher 18-bit register</description>
              <bitRange>[17:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_TL_LOW_REG0</name>
          <description>IOMMU Total Latency Low Register 0</description>
          <addressOffset>0x300</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_TL_LOW0</name>
              <description>Record total latency of Master0, lower 32-bit register</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_TL_LOW_REG1</name>
          <description>IOMMU Total Latency Low Register 1</description>
          <addressOffset>0x310</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_TL_LOW1</name>
              <description>Record total latency of Master1, lower 32-bit register</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_TL_LOW_REG2</name>
          <description>IOMMU Total Latency Low Register 2</description>
          <addressOffset>0x320</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_TL_LOW2</name>
              <description>Record total latency of Master2, lower 32-bit register</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_TL_LOW_REG3</name>
          <description>IOMMU Total Latency Low Register 3</description>
          <addressOffset>0x330</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_TL_LOW3</name>
              <description>Record total latency of Master3, lower 32-bit register</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_TL_LOW_REG4</name>
          <description>IOMMU Total Latency Low Register 4</description>
          <addressOffset>0x340</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_TL_LOW4</name>
              <description>Record total latency of Master4, lower 32-bit register</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_TL_LOW_REG5</name>
          <description>IOMMU Total Latency Low Register 5</description>
          <addressOffset>0x350</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_TL_LOW5</name>
              <description>Record total latency of Master5, lower 32-bit register</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_PMU_TL_LOW_REG6</name>
          <description>IOMMU Total Latency Low Register 6</description>
          <addressOffset>0x360</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PMU_TL_LOW6</name>
              <description>Record total latency of Master6, lower 32-bit register</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_RESET__REG</name>
          <description>IOMMU_RESET__REG</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x8003007F</resetValue>
          <resetMask>0x8003007F</resetMask>
          <fields>
            <field>
              <name>IOMMU_RESET</name>
              <description>IOMMU Software Reset Switch 
0: Set reset signal 
1: Release reset signal Before IOMMU software reset operation, ensure IOMMU never be opened; Or all bus operations are completed; Or DRAM and the peripherals have opened the corresponding switch, for shielding the effects of IOMMU reset.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Set</name>
                  <description>Set reset signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Release</name>
                  <description>Release reset signal Before IOMMU software reset operation, ensure IOMMU never be opened; Or all bus operations are completed; Or DRAM and the peripherals have opened the corresponding switch, for shielding the effects of IOMMU reset.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PTW_CACHE_RESET</name>
              <description>PTW Cache address convert lane software reset switch. 
0: Set reset signal 
1: Release reset signal When PTW Cache occurs abnormal, the bit is used to reset PTW Cache individually.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Set</name>
                  <description>Set reset signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Release</name>
                  <description>Release reset signal When PTW Cache occurs abnormal, the bit is used to reset PTW Cache individually.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MACRO_TLB_RESET</name>
              <description>Macro TLB address convert lane software reset switch. 
0: Set reset signal 
1: Release reset signal When PTW Cache occurs abnormal, the bit is used to reset PTW Cache individually.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Set</name>
                  <description>Set reset signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Release</name>
                  <description>Release reset signal When PTW Cache occurs abnormal, the bit is used to reset PTW Cache individually.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MASTER6_RESET</name>
              <description>Master6 address convert lane software reset switch. 
0: Set reset signal 
1: Release reset signal When Master6 occurs abnormal, the bit is used to reset PTW Cache individually.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Set</name>
                  <description>Set reset signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Release</name>
                  <description>Release reset signal When Master6 occurs abnormal, the bit is used to reset PTW Cache individually.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MASTER5_RESET</name>
              <description>Master5 address convert lane software reset switch. 
0: Set reset signal 
1: Release reset signal When Master5 occurs abnormal, the bit is used to reset PTW Cache individually.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Set</name>
                  <description>Set reset signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Release</name>
                  <description>Release reset signal When Master5 occurs abnormal, the bit is used to reset PTW Cache individually.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MASTER4_RESET</name>
              <description>Master4 address convert lane software reset switch. 
0: Set reset signal 
1: Release reset signal When Master4 occurs abnormal, the bit is used to reset PTW Cache individually.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Set</name>
                  <description>Set reset signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Release</name>
                  <description>Release reset signal When Master4 occurs abnormal, the bit is used to reset PTW Cache individually.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MASTER3_RESET</name>
              <description>Master3 address convert lane software reset switch. 
0: Set reset signal 
1: Release reset signal When Master3 occurs abnormal, the bit is used to reset PTW Cache individually.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Set</name>
                  <description>Set reset signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Release</name>
                  <description>Release reset signal When Master3 occurs abnormal, the bit is used to reset PTW Cache individually.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MASTER2_RESET</name>
              <description>Master2 address convert lane software reset switch. 
0: Set reset signal 
1: Release reset signal When Master2 occurs abnormal, the bit is used to reset PTW Cache individually.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Set</name>
                  <description>Set reset signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Release</name>
                  <description>Release reset signal When Master2 occurs abnormal, the bit is used to reset PTW Cache individually.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MASTER1_RESET</name>
              <description>Master1 address convert lane software reset switch. 
0: Set reset signal 
1: Release reset signal When Master1 occurs abnormal, the bit is used to reset PTW Cache individually.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Set</name>
                  <description>Set reset signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Release</name>
                  <description>Release reset signal When Master1 occurs abnormal, the bit is used to reset PTW Cache individually.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MASTER0_RESET</name>
              <description>Master0 address convert lane software reset switch. 
0: Set reset signal 
1: Release reset signal When Master0 occurs abnormal, the bit is used to reset PTW Cache individually.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Set</name>
                  <description>Set reset signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Release</name>
                  <description>Release reset signal When Master0 occurs abnormal, the bit is used to reset PTW Cache individually.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_TLB_ENABLE_REG</name>
          <description>IOMMU TLB EnableRegister</description>
          <addressOffset>0x60</addressOffset>
          <resetValue>0x3007F</resetValue>
          <resetMask>0x3007F</resetMask>
          <fields>
            <field>
              <name>PTW_CACHE_ENABLE</name>
              <description>PTW Cache enable bit 
0: Disable 
1: Enable</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MACRO_TLB_ENABLE</name>
              <description>Macro TLB enable bit 
0: Disable 
1: Enable</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB6_ENABLE</name>
              <description>Micro TLB6 enable bit 
0: Disable 
1: Enable</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB5_ENABLE</name>
              <description>Micro TLB5 enable bit 
0: Disable 
1: Enable</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB4_ENABLE</name>
              <description>Micro TLB4 enable bit 
0: Disable 
1: Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB3_ENABLE</name>
              <description>Micro TLB3 enable bit 
0: Disable 
1: Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB2_ENABLE</name>
              <description>Micro TLB2 enable bit 
0: Disable 
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB1_ENABLE</name>
              <description>Micro TLB1 enable bit 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB0_ENABLE</name>
              <description>Micro TLB0 enable bit 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_TLB_FLUSH_ENABLE_REG</name>
          <description>IOMMU TLB Flush Enable Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3007F</resetMask>
          <fields>
            <field>
              <name>PTW_CACHE_FLUSH</name>
              <description>Clear PTW Cache 
0: No clear operation or clear operation completed 
1: Enable is cleared After Flush operation completes, the bit can clear 0 automatically.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_clear</name>
                  <description>No clear operation or clear operation completed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable is cleared After Flush operation completes, the bit can clear 0 automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MACRO_TLB_FLUSH</name>
              <description>Clear Macro TLB 
0: No clear operation or clear operation completed 
1: Enable is cleared After Flush operation completes, the bit can clear 0 automatically.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_clear</name>
                  <description>No clear operation or clear operation completed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable is cleared After Flush operation completes, the bit can clear 0 automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB6_FLUSH</name>
              <description>Clear Micro TLB6 
0: No clear operation or clear operation completed 
1: Enable is cleared After Flush operation completes, the bit can clear 0 automatically.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_clear</name>
                  <description>No clear operation or clear operation completed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable is cleared After Flush operation completes, the bit can clear 0 automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB5_FLUSH</name>
              <description>Clear Micro TLB5 
0: No clear operation or clear operation completed 
1: Enable is cleared After Flush operation completes, the bit can clear 0 automatically.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_clear</name>
                  <description>No clear operation or clear operation completed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable is cleared After Flush operation completes, the bit can clear 0 automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB4_FLUSH</name>
              <description>Clear Micro TLB4 
0: No clear operation or clear operation completed 
1: Enable is cleared After Flush operation completes, the bit can clear 0 automatically.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_clear</name>
                  <description>No clear operation or clear operation completed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable is cleared After Flush operation completes, the bit can clear 0 automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB3_FLUSH</name>
              <description>Clear Micro TLB3 
0: No clear operation or clear operation completed 
1: Enable is cleared After Flush operation completes, the bit can clear 0 automatically.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_clear</name>
                  <description>No clear operation or clear operation completed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable is cleared After Flush operation completes, the bit can clear 0 automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB2_FLUSH</name>
              <description>Clear Micro TLB2 
0: No clear operation or clear operation completed 
1: Enable is cleared After Flush operation completes, the bit can clear 0 automatically.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_clear</name>
                  <description>No clear operation or clear operation completed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable is cleared After Flush operation completes, the bit can clear 0 automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB1_FLUSH</name>
              <description>Clear Micro TLB1 
0: No clear operation or clear operation completed 
1: Enable is cleared After Flush operation completes, the bit can clear 0 automatically.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_clear</name>
                  <description>No clear operation or clear operation completed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable is cleared After Flush operation completes, the bit can clear 0 automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB0_FLUSH</name>
              <description>Clear Micro TLB1 
0: No clear operation or clear operation completed 
1: Enable is cleared After Flush operation completes, the bit can clear 0 automatically.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_clear</name>
                  <description>No clear operation or clear operation completed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable is cleared After Flush operation completes, the bit can clear 0 automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_TLB_IVLD_ADDR_MASK_REG</name>
          <description>IOMMU TLB Invalidation Address Mask Register</description>
          <addressOffset>0x94</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFF000</resetMask>
          <fields>
            <field>
              <name>TLB_IVLD_ADDR_MASK</name>
              <description>TLB invalid address mask register, 4KB aligned.</description>
              <bitRange>[31:12]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_TLB_IVLD_ADDR_REG</name>
          <description>IOMMU TLB Invalidation Address Register</description>
          <addressOffset>0x90</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFF000</resetMask>
          <fields>
            <field>
              <name>TLB_IVLD_ADDR</name>
              <description>TLB invalid address, 4KB aligned.</description>
              <bitRange>[31:12]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_TLB_IVLD_ENABLE_REG</name>
          <description>IOMMU TLB Invalidation Enable Register</description>
          <addressOffset>0x98</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>TLB_IVLD_ENABLE</name>
              <description>Enable TLB invalid operation 
0: No-operation or operation completed 
1: Enable is invalid After invalidation operation completed, the bit can clear 0 automatically. When operating Invalidation, TLB/Cache operation has not affected. After or Before Invalidation starts, there is no absolute relationship between same address switch operation and Invalidation operation.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_operation</name>
                  <description>No-operation or operation completed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable is invalid After invalidation operation completed, the bit can clear 0 automatically. When operating Invalidation, TLB/Cache operation has not affected. After or Before Invalidation starts, there is no absolute relationship between same address switch operation and Invalidation operation.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_TLB_IVLD_END_ADDR_REG</name>
          <description>IOMMU TLB Invalidation End Address Register</description>
          <addressOffset>0x8C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFF000</resetMask>
          <fields>
            <field>
              <name>TLB_IVLD_END_ADDR</name>
              <description>TLB invalid address, 4KB aligned.</description>
              <bitRange>[31:12]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_TLB_IVLD_MODE_SEL_REG</name>
          <description>IOMMU TLB Invalidation Mode Select Register</description>
          <addressOffset>0x84</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>TLB_IVLD_MODE_SEL</name>
              <description>0: Use invalid TLB with Mask mode 
1: Use invalid TLB with Start and End mode</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Use_invalid_TLB_with_Mask</name>
                  <description>Use invalid TLB with Mask mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Use_invalid_TLB_with_Start</name>
                  <description>Use invalid TLB with Start and End mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_TLB_IVLD_STA_ADDR_REG</name>
          <description>IOMMU TLB Invalidation Start Address Register</description>
          <addressOffset>0x88</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFF000</resetMask>
          <fields>
            <field>
              <name>TLB_IVLD_STA_ADDR</name>
              <description>TLB invalid address, 4KB aligned.</description>
              <bitRange>[31:12]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_TLB_PREFETCH_REG</name>
          <description>IOMMU TLB PrefetchRegister</description>
          <addressOffset>0x70</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7F</resetMask>
          <fields>
            <field>
              <name>MICRO_TLB6_PREFETCH</name>
              <description>Micro TLB6 prefetch enable 
0: Disable 
1: Enable Note: When G2D accesses DDR, the prefetch function is suggested to disable.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable Note: When G2D accesses DDR, the prefetch function is suggested to disable.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB5_PREFETCH</name>
              <description>Micro TLB5 prefetch enable 
0: Disable 
1: Enable</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB4_PREFETCH</name>
              <description>Micro TLB4 prefetch enable 
0: Disable 
1: Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB3_PREFETCH</name>
              <description>Micro TLB3 prefetch enable 
0: Disable 
1: Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB2_PREFETCH</name>
              <description>Micro TLB2 prefetch enable 
0: Disable 
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB1_PREFETCH</name>
              <description>Micro TLB1 prefetch enable 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MICRO_TLB0_PREFETCH</name>
              <description>Micro TLB0 prefetch enable 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_TTB_REG</name>
          <description>IOMMU Translation Table BaseRegister</description>
          <addressOffset>0x50</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFC000</resetMask>
          <fields>
            <field>
              <name>TTB</name>
              <description>Level1 page table starting address, aligned to 16 KB. When operating the register, IOMMU address mapping function must be closed, namely IOMMU_ENABLE_REG is 0; Or Bypass function of all main equipment is set to 1, or no the state of transfer bus commands (such as setting).</description>
              <bitRange>[31:14]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_VA_CONFIG__REG</name>
          <description>IOMMU_VA_CONFIG__REG</description>
          <addressOffset>0x198</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80000101</resetMask>
          <fields>
            <field>
              <name>MODE_SEL</name>
              <description>0: Prefetch 
1: Debug Mode It is used to chose prefetch mode or Debug mode.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Prefetch</name>
                  <description>Prefetch</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Debug</name>
                  <description>Debug Mode It is used to chose prefetch mode or Debug mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VA_CONFIG</name>
              <description>0: Read operation 
1: Write operation</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Read</name>
                  <description>Read operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Write</name>
                  <description>Write operation</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VA_CONFIG_START</name>
              <description>0: No operation or operation completes 
1: Start After the operation completes, the bit can clear to 0 automatically.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_operation</name>
                  <description>No operation or operation completes</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Start</name>
                  <description>Start After the operation completes, the bit can clear to 0 automatically.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_VA_DATA__REG</name>
          <description>IOMMU_VA_DATA__REG</description>
          <addressOffset>0x194</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>VA_DATA</name>
              <description>Data of read/write virtual address</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_VA__REG</name>
          <description>IOMMU_VA__REG</description>
          <addressOffset>0x190</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>VA</name>
              <description>Virtual address of read/write</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IOMMU_WBUF_CTRL_REG</name>
          <description>IOMMU Write Buffer Control Register</description>
          <addressOffset>0x44</addressOffset>
          <resetValue>0x39</resetValue>
          <resetMask>0x39</resetMask>
          <fields>
            <field>
              <name>MASTER5_WBUF_CTRL</name>
              <description>Master5 write buffer control bit 
0: Disable write buffer 
1: Enable write buffer</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable write buffer</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable write buffer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MASTER4_WBUF_CTRL</name>
              <description>Master4 write buffer control bit 
0: Disable write buffer 
1: Enable write buffer</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable write buffer</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable write buffer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MASTER3_WBUF_CTRL</name>
              <description>Master3 write buffer control bit 
0: Disable write buffer 
1: Enable write buffer</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable write buffer</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable write buffer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MASTER0_WBUF_CTRL</name>
              <description>Master0 write buffer control bit 
0: Disable write buffer 
1: Enable write buffer</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable write buffer</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable write buffer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>LRADC</name>
      <description>LRADC</description>
      <groupName>generic</groupName>
      <baseAddress>0x5070800</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>LRADC_CTRL</name>
          <description>LRADC Control Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x1000168</resetValue>
          <resetMask>0xFF0F3FFD</resetMask>
          <fields>
            <field>
              <name>FIRST_CONVERT_DLY</name>
              <description>ADC First Convert Delay Setting ADC conversion is delayed by n samples.</description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CONTINUE_TIME_SELECT</name>
              <description>Continue Mode Time Select One of 8*(N+1) sample as a valuable sample data.</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>KEY_MODE_SELECT</name>
              <description>Key Mode Select 
00: Normal Mode 
01: Single Mode 
10: Continue Mode</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal Mode</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Single</name>
                  <description>Single Mode</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Continue</name>
                  <description>Continue Mode</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LEVELA_B_CNT</name>
              <description>Level A to Level B time threshold select, judge ADC convert value in level A to level B in n+1 samples.</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LRADC_HOLD_KEY_EN</name>
              <description>LRADC Hold KEY Enable 
0: Disable 
1: Enable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LRADC_CHANNEL_EN</name>
              <description>LRADC Channel Enable 
0: Disable 
1: Enable</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LEVELB_VOL</name>
              <description>Level B Corresponding Data Value Setting (the real voltage value) 
00: 0x3C (1.266 V) 
01: 0x39 (1.202 V) 
10: 0x36 (1.139 V) 
11: 0x33 (1.076 V)</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_0x3C</name>
                  <description>0x3C (1.266 V)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0x39</name>
                  <description>0x39 (1.202 V)</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0x36</name>
                  <description>0x36 (1.139 V)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0x33</name>
                  <description>0x33 (1.076 V)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LRADC_SAMPLE_RATE</name>
              <description>LRADC Sample Rate 
00: 2 kHz 
01: 1 kHz 
10: 500 Hz 
11: 250 Hz</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_2_kHz</name>
                  <description>2 kHz</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_kHz</name>
                  <description>1 kHz</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_500</name>
                  <description>500 Hz</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_250</name>
                  <description>250 Hz</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LRADC_EN</name>
              <description>LRADC Enable 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>LRADC_DATA0</name>
          <description>LRADC Data Register0</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x3F</resetValue>
          <resetMask>0x3F</resetMask>
          <fields>
            <field>
              <name>LRADC0_DATA</name>
              <description>LRADC0 Data</description>
              <bitRange>[5:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>LRADC_INTC</name>
          <description>LRADC Interrupt Control Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1F</resetMask>
          <fields>
            <field>
              <name>ADC0_KEYUP_IRQ_EN</name>
              <description>ADC0 Key Up IRQ Enable 
0: Disable 
1: Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC0_ALRDY_HOLD_IRQ_EN</name>
              <description>ADC0 Already Hold Key IRQ Enable 
0: Disable 
1: Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC0_HOLD_IRQ_EN</name>
              <description>ADC0 Hold Key IRQ Enable 
0: Disable 
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC0_KEYDOWN_EN</name>
              <description>ADC0 Key Down Enable 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC0_DATA_IRQ_EN</name>
              <description>ADC0 Data IRQ Enable 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>LRADC_INTS</name>
          <description>LRADC Interrupt Status Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1F</resetMask>
          <fields>
            <field>
              <name>ADC0_KEYUP_PENDING</name>
              <description>ADC0 Key up Pending Bit When general key is pulled up, and the corresponding interrupt is enabled, the status bit is set. 
0: No IRQ 
1: IRQ Pending Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enabled.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ</name>
                  <description>IRQ Pending Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enabled.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC0_ALRDY_HOLD_PENDING</name>
              <description>ADC0 Already Hold Pending Bit When hold key is pulled down and the general key is pulled down, and the corresponding interrupt is enabled. 
0: No IRQ 
1: IRQ Pending Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enabled.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ</name>
                  <description>IRQ Pending Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enabled.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC0_HOLDKEY_PENDING</name>
              <description>ADC0 Hold Key Pending Bit When hold key is pulled down, and the corresponding interrupt is enabled, the status bit is set and the interrupt line is set. 
0: NO IRQ 
1: IRQ Pending Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enabled.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_IRQ</name>
                  <description>NO IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ</name>
                  <description>IRQ Pending Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enabled.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC0_KEYDOWN_PENDING</name>
              <description>ADC0 Key Down IRQ Pending Bit When general key is pulled down, and the corresponding interrupt is enabled, the status bit is set and the interrupt line is set. 
0: No IRQ 
1: IRQ Pending Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enabled.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ</name>
                  <description>IRQ Pending Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enabled.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADC0_DATA_PENDING</name>
              <description>ADC0 Data IRQ Pending Bit 
0: No IRQ 
1: IRQ Pending Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enabled.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ</name>
                  <description>IRQ Pending Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enabled.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>NDFC</name>
      <description>NDFC</description>
      <groupName>generic</groupName>
      <baseAddress>0x4011000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>NDFC_ADDR_HIGH</name>
          <description>NDFC High Word Address Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>ADDR_DATA8</name>
              <description>NAND Flash 8th Cycle Address Data</description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ADDR_DATA7</name>
              <description>NAND Flash 7th Cycle Address Data</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ADDR_DATA6</name>
              <description>NAND Flash 6th Cycle Address Data</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ADDR_DATA5</name>
              <description>NAND Flash 5th Cycle Address Data</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_ADDR_LOW</name>
          <description>NDFC Low Word Address Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>ADDR_DATA4</name>
              <description>NAND Flash 4th Cycle Address Data</description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ADDR_DATA3</name>
              <description>NAND Flash 3rd Cycle Address Data</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ADDR_DATA2</name>
              <description>NAND Flash 2nd Cycle Address Data</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ADDR_DATA1</name>
              <description>NAND Flash 1st Cycle Address Data</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_CMD</name>
          <description>NDFC Commands IO Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF03FF</resetMask>
          <fields>
            <field>
              <name>NDFC_CMD_TYPE</name>
              <description>00: Common command for normal operation 
01: Special command for Flash spare field operation 
10: Page command for batch process operation 
11: Reserved</description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Common</name>
                  <description>Common command for normal operation</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special command for Flash spare field operation</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Page</name>
                  <description>Page command for batch process operation</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_SEND_FOURTH_CMD</name>
              <description>0: Donot send fourth set command 
1: Send it on the external memory`s bus It is used for EF-NAND page read.</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Donot</name>
                  <description>Donot send fourth set command</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Send</name>
                  <description>Send it on the external memory`s bus It is used for EF-NAND page read.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_SEND_THIRD_CMD</name>
              <description>0: Donot send third set command 
1: Send it on the external memory`s bus It is used for EF-NAND page read.</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Donot</name>
                  <description>Donot send third set command</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Send</name>
                  <description>Send it on the external memory`s bus It is used for EF-NAND page read.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_SEND_RANDOM_CMD2_CTL</name>
              <description>0: Donot send random cmd2 (NDFC_RANDOM_CMD2) 
1: Send random cmd2</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Donot</name>
                  <description>Donot send random cmd2 (NDFC_RANDOM_CMD2)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Send</name>
                  <description>Send random cmd2</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_METHOD</name>
              <description>Data swap method when the internal RAM and system memory It is only active for common command and special command. 
0: No action 
1: DMA transfer automatically It only is active when NDFC_RAM_METHOD is 1. If this bit is set to 1, NDFC should setup DRQ to fetch data before output to Flash or NDFC should setup DRQ to send to system memory after fetching data from Flash. If this bit is set to 0, NDFC output the data in internal RAM or do nothing after fetching data from Flash.</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_action</name>
                  <description>No action</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMA</name>
                  <description>DMA transfer automatically It only is active when NDFC_RAM_METHOD is 1. If this bit is set to 1, NDFC should setup DRQ to fetch data before output to Flash or NDFC should setup DRQ to send to system memory after fetching data from Flash. If this bit is set to 0, NDFC output the data in internal RAM or do nothing after fetching data from Flash.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_SEQ</name>
              <description>User data &amp; BCH check word position. It only is active for Page Command, donot care about this bit for other two commands. 
0: Interleave Method (on page spare area) 
1: Sequence Method (following data block)</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Interleave</name>
                  <description>Interleave Method (on page spare area)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Sequence</name>
                  <description>Sequence Method (following data block)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_SEND_SECOND_CMD</name>
              <description>0: Donot send second set command 
1: Send it on the external memory`s bus</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Donot</name>
                  <description>Donot send second set command</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Send</name>
                  <description>Send it on the external memory`s bus</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_WAIT_FLAG</name>
              <description>0: NDFC can transfer data regardless of the internal NDFC_RB wire 
1: NDFC can transfer data when the internal NDFC_RB wire is READY; otherwise it cannot when the internal NDFC_RB wire is BUSY</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NDFC_can_transfer_data_regardless</name>
                  <description>NDFC can transfer data regardless of the internal NDFC_RB wire</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NDFC_can_transfer_data_when</name>
                  <description>NDFC can transfer data when the internal NDFC_RB wire is READY; otherwise it cannot when the internal NDFC_RB wire is BUSY</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_SEND_FIRST_CMD</name>
              <description>0: Donot send first set command 
1: Send it on the external memory`s bus</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Donot</name>
                  <description>Donot send first set command</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Send</name>
                  <description>Send it on the external memory`s bus</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_TRANS</name>
              <description>0: No data transfer on external memory bus 
1: Data transfer and direction is decided by the field NDFC_ACCESS_DIR</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_data</name>
                  <description>No data transfer on external memory bus</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Data</name>
                  <description>Data transfer and direction is decided by the field NDFC_ACCESS_DIR</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ACCESS_DIR</name>
              <description>0: Read NAND Flash 
1: Write NAND Flash</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Read</name>
                  <description>Read NAND Flash</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Write</name>
                  <description>Write NAND Flash</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_SEND_ADR</name>
              <description>0: Donot send ADDRESS 
1: Send N cycles ADDRESS, the number N is specified by NDFC_ADR_NUM field</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Donot</name>
                  <description>Donot send ADDRESS</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Send</name>
                  <description>Send N cycles ADDRESS, the number N is specified by NDFC_ADR_NUM field</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ADR_NUM</name>
              <description>Address Cycles` Number 
000: 1 cycle address field 
001: 2 cycles address field 
010: 3 cycles address field 
011: 4 cycles address field 
100: 5 cycles address field 
101: 6 cycles address field 
110: 7 cycles address field 
111: 8 cycles address field</description>
              <bitRange>[18:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_cycle</name>
                  <description>1 cycle address field</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2_cycles</name>
                  <description>2 cycles address field</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_3_cycles</name>
                  <description>3 cycles address field</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4_cycles</name>
                  <description>4 cycles address field</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_5_cycles</name>
                  <description>5 cycles address field</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_6_cycles</name>
                  <description>6 cycles address field</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_7_cycles</name>
                  <description>7 cycles address field</description>
                  <value>0b110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_cycles</name>
                  <description>8 cycles address field</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ADR_NUM_IN_PAGE_CMD</name>
              <description>The number of address cycles during page command. 
00: 2 address cycles 
11: 5 address cycles Others: reserved</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2 address cycles</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_5</name>
                  <description>5 address cycles Others: reserved</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_CMD_LOW_BYTE</name>
              <description>NDFC command low byte data This command will be sent to external Flash by NDFC.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_CMD_SET0</name>
          <description>NDFC_CMD_SET0</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0xE00530</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>NDFC_RANDOM_CMD2</name>
              <description>Used for Batch Operation</description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NDFC_RANDOM_READ_CMD1</name>
              <description>Used for Batch Read Operation</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NDFC_RANDOM_READ_CMD0</name>
              <description>Used for Batch Read Operation</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NDFC_READ_CMD</name>
              <description>Used for Batch Read Operation</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_CMD_SET1</name>
          <description>NDFC_CMD_SET1</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x70008510</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>NDFC_READ_CMD0</name>
              <description>Used for EF-NAND Page Read Operation</description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NDFC_READ_CMD1</name>
              <description>Used for EF-NAND Page Read Operation</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NDFC_RANDOM_WRITE_CMD</name>
              <description>Used for Batch Write Operation</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NDFC_PROGRAM_CMD</name>
              <description>Used for Batch Write Operation</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_CNT</name>
          <description>NDFC Data Counter Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FF</resetMask>
          <fields>
            <field>
              <name>NDFC_DATA_CNT</name>
              <description>Transfer Data Byte Counter The length can be set from 1 byte to 1024 bytes. However, 1024 bytes is set when it is zero.</description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_CTL</name>
          <description>NDFC Configure and Control Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1F3FCF5F</resetMask>
          <fields>
            <field>
              <name>NDFC_DDR_TYPE</name>
              <description>Type of DDR data interface This bit is valid when NF_TYPE is 0x2 or 0x3. 
0: DDR 
1: DDR2</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DDR</name>
                  <description>DDR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DDR2</name>
                  <description>DDR2</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_CE_SEL</name>
              <description>Chip Select for NAND Flash Chips 
0000: NDFC Select Chip 0 
0001: NDFC Select Chip 1 
0010: NDFC Select Chip 2 
0011: NDFC Select Chip 3 
0100: NDFC Select Chip 4 
0101: NDFC Select Chip 5 
0110: NDFC Select Chip 6 
0111: NDFC Select Chip 7 
1000: NDFC Select Chip 8 
1001: NDFC Select Chip 9 
1010: NDFC Select Chip 10 
1011: NDFC Select Chip 11 
1100: NDFC Select Chip 12 
1101: NDFC Select Chip 13 
1110: NDFC Select Chip 14 
1111: NDFC Select Chip 15</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NDFC_Select_Chip_0</name>
                  <description>NDFC Select Chip 0</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NDFC_Select_Chip_1</name>
                  <description>NDFC Select Chip 1</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NDFC_Select_Chip_2</name>
                  <description>NDFC Select Chip 2</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NDFC_Select_Chip_3</name>
                  <description>NDFC Select Chip 3</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NDFC_Select_Chip_4</name>
                  <description>NDFC Select Chip 4</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NDFC_Select_Chip_5</name>
                  <description>NDFC Select Chip 5</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NDFC_Select_Chip_6</name>
                  <description>NDFC Select Chip 6</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NDFC_Select_Chip_7</name>
                  <description>NDFC Select Chip 7</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NDFC_Select_Chip_8</name>
                  <description>NDFC Select Chip 8</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NDFC_Select_Chip_9</name>
                  <description>NDFC Select Chip 9</description>
                  <value>0b1001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NDFC_Select_Chip_10</name>
                  <description>NDFC Select Chip 10</description>
                  <value>0b1010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NDFC_Select_Chip_11</name>
                  <description>NDFC Select Chip 11</description>
                  <value>0b1011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NDFC_Select_Chip_12</name>
                  <description>NDFC Select Chip 12</description>
                  <value>0b1100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NDFC_Select_Chip_13</name>
                  <description>NDFC Select Chip 13</description>
                  <value>0b1101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NDFC_Select_Chip_14</name>
                  <description>NDFC Select Chip 14</description>
                  <value>0b1110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NDFC_Select_Chip_15</name>
                  <description>NDFC Select Chip 15</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DDR_RM</name>
              <description>DDR Repeat Data Mode 
0: Lower byte 
1: Higher byte</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Lower</name>
                  <description>Lower byte</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Higher</name>
                  <description>Higher byte</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DDR_REN</name>
              <description>DDR Repeat Enable 
0: Disable 
1: Enable</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NF_TYPE</name>
              <description>NAND Flash Type 
00: Normal SDR NAND 
01: Reserved 
10: ONFI DDR NAND 
11: Toggle DDR NAND</description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal SDR NAND</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ONFI</name>
                  <description>ONFI DDR NAND</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Toggle</name>
                  <description>Toggle DDR NAND</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_CLE_POL</name>
              <description>NDFC Command Latch Enable (CLE) Signal Polarity Select 
0: High active 
1: Low active</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>High</name>
                  <description>High active</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low</name>
                  <description>Low active</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ALE_POL</name>
              <description>NDFC Address Latch Enable (ALE) Signal Polarity Select 
0: High active 
1: Low active</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>High</name>
                  <description>High active</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low</name>
                  <description>Low active</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DMA_TYPE</name>
              <description>0: Dedicated DMA 
1: Normal DMA</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Dedicated</name>
                  <description>Dedicated DMA</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal DMA</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_RAM_METHOD</name>
              <description>Access internal RAM method 
0: Access internal RAM by AHB method 
1: Access internal RAM by DMA method</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Access_internal_RAM_by_AHB</name>
                  <description>Access internal RAM by AHB method</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Access_internal_RAM_by_DMA</name>
                  <description>Access internal RAM by DMA method</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_PAGE_SIZE</name>
              <description>000: 1KB 
001: 2KB 
010: 4KB 
011: 8KB 
100: 16KB 
101: 32KB The page size is for main field data.</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NDFC_CE_ACT</name>
              <description>Chip Select Signal CE# Control during NAND Operation 
0: De-active Chip Select Signal NDFC_CE# during data loading, serial access and other no operation stage for power consumption. NDFC automatic controls Chip Select Signals. 
1: Chip select signal NDFC_CE# is always active after NDFC is enabled</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>deactive</name>
                  <description>De-active Chip Select Signal NDFC_CE# during data loading, serial access and other no operation stage for power consumption. NDFC automatic controls Chip Select Signals.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Chip</name>
                  <description>Chip select signal NDFC_CE# is always active after NDFC is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_RB_SEL</name>
              <description>NDFC External R/B Signal Select The value 0-3 selects the external R/B signal. The same R/B signal can be used for multiple chip select flash.</description>
              <bitRange>[4:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NDFC_BUS_WIDTH</name>
              <description>0: 8-bit bus 
1: 16-bit bus</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_8_bit</name>
                  <description>8-bit bus</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16_bit</name>
                  <description>16-bit bus</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_RESET</name>
              <description>NDFC Reset Write 1 to reset NDFC and clear to 0 after reset</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>NDFC_EN</name>
              <description>NDFC Enable Control 
0: Disable NDFC 
1: Enable NDFC</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable NDFC</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable NDFC</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_DATA_BLOCK_MASK</name>
          <description>NDFC Data Block Mask Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_31</name>
              <description>It is used to indicate the data block 31 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_30</name>
              <description>It is used to indicate the data block 30 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_29</name>
              <description>It is used to indicate the data block 29 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_28</name>
              <description>It is used to indicate the data block 28 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_27</name>
              <description>It is used to indicate the data block 27 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_26</name>
              <description>It is used to indicate the data block 26 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_25</name>
              <description>It is used to indicate the data block 25 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_24</name>
              <description>It is used to indicate the data block 24 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_23</name>
              <description>It is used to indicate the data block 23 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_22</name>
              <description>It is used to indicate the data block 22 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_21</name>
              <description>It is used to indicate the data block 21 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_20</name>
              <description>It is used to indicate the data block 20 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_19</name>
              <description>It is used to indicate the data block 19 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_18</name>
              <description>It is used to indicate the data block 18 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_17</name>
              <description>It is used to indicate the data block 17 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_16</name>
              <description>It is used to indicate the data block 16 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_15</name>
              <description>It is used to indicate the data block 15 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_14</name>
              <description>It is used to indicate the data block 14 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_13</name>
              <description>It is used to indicate the data block 13 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_12</name>
              <description>It is used to indicate the data block 12 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_11</name>
              <description>It is used to indicate the data block 11 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_10</name>
              <description>It is used to indicate the data block 10 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_9</name>
              <description>It is used to indicate the data block 9 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_8</name>
              <description>It is used to indicate the data block 8 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_7</name>
              <description>It is used to indicate the data block 7 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_6</name>
              <description>It is used to indicate the data block 6 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_5</name>
              <description>It is used to indicate the data block 5 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_4</name>
              <description>It is used to indicate the data block 4 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_3</name>
              <description>It is used to indicate the data block 3 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_2</name>
              <description>It is used to indicate the data block 2 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_1</name>
              <description>It is used to indicate the data block 1 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DATA_BLOCK_MASK_0</name>
              <description>It is used to indicate the data block 0 should be written or read during batch command procession(NDFC_CMD_TYPE=0x10 in NDFC_CMD ). 
0: Disable 
1: Enable 1 data block = 1024 bytes main field data.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable 1 data block = 1024 bytes main field data.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_DATA_PAT_STA</name>
          <description>NDFC Data Pattern Status Register</description>
          <addressOffset>0x3C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SPECIAL_31</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 31 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_30</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 30 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[30:30]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_29</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 29 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[29:29]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_28</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 28 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_27</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 27 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[27:27]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_26</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 26 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[26:26]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_25</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 25 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[25:25]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_24</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 24 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[24:24]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_23</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 23 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[23:23]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_22</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 22 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[22:22]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_21</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 21 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[21:21]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_20</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 20 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[20:20]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_19</name>
              <description>Special pattern (all 0x00 or all 0xff) found Flag for Data Block 19 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_18</name>
              <description>Special pattern (all 0x00 or all 0xff) Found flag for Data Block 18 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_17</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 17 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_16</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 16 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_15</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 15 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_14</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 14 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_13</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 13 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_12</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 12 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_11</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 11 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_10</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 10 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_9</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 9 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_8</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 8 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_7</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 7 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_6</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 6 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_5</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 5 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_4</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 4 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_3</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 3 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_2</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 2 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_1</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 1 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPECIAL_0</name>
              <description>Special pattern (all 0x00 or all 0xff) found flag for Data Block 0 when read from external NAND flash. 
0: No found 
1: Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_found</name>
                  <description>No found</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Special</name>
                  <description>Special pattern is found The register of NDFC_PAT_ID would indicate which kind of pattern is found.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_DDR2_SPEC_CTL</name>
          <description>NDFC DDR2 Specific Control Register</description>
          <addressOffset>0x11C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF06</resetMask>
          <fields>
            <field>
              <name>DLEN_WR</name>
              <description>The number of latency DQS cycle for write 
0000: No latency 
0001: One latency DQS cycle 
0010: Two latency DQS cycle 
0011: Four latency DQS cycle</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_latency</name>
                  <description>No latency</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>One</name>
                  <description>One latency DQS cycle</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Two</name>
                  <description>Two latency DQS cycle</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Four</name>
                  <description>Four latency DQS cycle</description>
                  <value>0b0011</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DLEN_RD</name>
              <description>The number of latency DQS cycle for read 
0000: No latency 
0001: One latency DQS cycle 
0010: Two latency DQS cycle 
0011: Four latency DQS cycle</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_latency</name>
                  <description>No latency</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>One</name>
                  <description>One latency DQS cycle</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Two</name>
                  <description>Two latency DQS cycle</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Four</name>
                  <description>Four latency DQS cycle</description>
                  <value>0b0011</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EN_RE_C</name>
              <description>Enable the complementary RE# signal 
0: Disable 
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EN_DQS_C</name>
              <description>Enable the complementary DQS signal 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_DMA_CNT</name>
          <description>NDFC DMA Byte Counter Register</description>
          <addressOffset>0x214</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>DMA_CNT</name>
              <description>DMA data counter, including MBUS DMA and Normal DMA</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_DMA_INT_MASK</name>
          <description>NDFC MBUS DMA Interrupt Enable Register</description>
          <addressOffset>0x208</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>NFC_MDMA_TRANS_INT_ENB</name>
              <description>Transfer Interrupt Enable When set, Transmit Interrupt is enabled. When reset, Transmit Interrupt is disabled. Bit 0: Corresponding DMA descriptor 0 Bit 1: Corresponding DMA descriptor 1 ... Bit 31: Corresponding DMA descriptor 31</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_ECC_CTL</name>
          <description>NDFC ECC Control Register</description>
          <addressOffset>0x34</addressOffset>
          <resetValue>0x4A800008</resetValue>
          <resetMask>0x7FFFFFF9</resetMask>
          <fields>
            <field>
              <name>NDFC_RANDOM_SEED</name>
              <description>The seed value for randomize engine. It is only active when NDFC_RANDOM_EN is set to `1`.</description>
              <bitRange>[30:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NDFC_ECC_MODE</name>
              <description>00000000: BCH-16 
00000001: BCH-24 
00000010: BCH-28 
00000011: BCH-32 
00000100: BCH-40 
00000101: BCH-44 
00000110: BCH-48 
00000111: BCH-52 
00001000: BCH-56 
00001001: BCH-60 
00001010: BCH-64 
00001011: BCH-68 
00001100: BCH-72 
00001101: BCH-76 
00001110: BCH-80 Others : Reserved</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BCH_minus_16</name>
                  <description>BCH-16</description>
                  <value>0b00000000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BCH_minus_24</name>
                  <description>BCH-24</description>
                  <value>0b00000001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BCH_minus_28</name>
                  <description>BCH-28</description>
                  <value>0b00000010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BCH_minus_32</name>
                  <description>BCH-32</description>
                  <value>0b00000011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BCH_minus_40</name>
                  <description>BCH-40</description>
                  <value>0b00000100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BCH_minus_44</name>
                  <description>BCH-44</description>
                  <value>0b00000101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BCH_minus_48</name>
                  <description>BCH-48</description>
                  <value>0b00000110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BCH_minus_52</name>
                  <description>BCH-52</description>
                  <value>0b00000111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BCH_minus_56</name>
                  <description>BCH-56</description>
                  <value>0b00001000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BCH_minus_60</name>
                  <description>BCH-60</description>
                  <value>0b00001001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BCH_minus_64</name>
                  <description>BCH-64</description>
                  <value>0b00001010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BCH_minus_68</name>
                  <description>BCH-68</description>
                  <value>0b00001011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BCH_minus_72</name>
                  <description>BCH-72</description>
                  <value>0b00001100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BCH_minus_76</name>
                  <description>BCH-76</description>
                  <value>0b00001101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BCH_minus_80</name>
                  <description>BCH-80 Others : Reserved</description>
                  <value>0b00001110</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_RANDOM_SIZE</name>
              <description>0: ECC block size 
1: Page size</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC block size</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Page</name>
                  <description>Page size</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_RANDOM_DIRECTION</name>
              <description>0: LSB first 
1: MSB first</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LSB</name>
                  <description>LSB first</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MSB</name>
                  <description>MSB first</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_RANDOM_EN</name>
              <description>0: Disable Data Randomize 
1: Enable Data Randomize</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable Data Randomize</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable Data Randomize</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_EXCEPTION</name>
              <description>0: Normal ECC 
1: For ECC, there is an exception. If all data is 0xff or 0x00 for the block. When reading this page, ECC assumes that it is right. For this case, no error information is reported.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal ECC</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>For</name>
                  <description>For ECC, there is an exception. If all data is 0xff or 0x00 for the block. When reading this page, ECC assumes that it is right. For this case, no error information is reported.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_PIPELINE</name>
              <description>Pipeline function enable or disable for batch command 
0: Error Correction function no pipeline with next block operation 
1: Error Correction pipeline</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Error_Correction_function</name>
                  <description>Error Correction function no pipeline with next block operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_Correction_pipeline</name>
                  <description>Error Correction pipeline</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_EN</name>
              <description>0: ECC is OFF 
1: ECC is ON</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>ECC is OFF</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ON</name>
                  <description>ECC is ON</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_ECC_ST</name>
          <description>NDFC ECC Status Register</description>
          <addressOffset>0x38</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>NDFC_ECC_ERR_31</name>
              <description>Error information bit of Data Block 31 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[31] of this register is corresponding the 31th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[31] of this register is corresponding the 31th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_30</name>
              <description>Error information bit of Data Block 30 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[30] of this register is corresponding the 30th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[30:30]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[30] of this register is corresponding the 30th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_29</name>
              <description>Error information bit of Data Block 29 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[29] of this register is corresponding the 29th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[29:29]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[29] of this register is corresponding the 29th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_28</name>
              <description>Error information bit of Data Block 28 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[28] of this register is corresponding the 28th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[28] of this register is corresponding the 28th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_27</name>
              <description>Error information bit of Data Block 27 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[27] of this register is corresponding the 27th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[27:27]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[27] of this register is corresponding the 27th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_26</name>
              <description>Error information bit of Data Block 26 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[26] of this register is corresponding the 26th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[26:26]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[26] of this register is corresponding the 26th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_25</name>
              <description>Error information bit of Data Block 25 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[25] of this register is corresponding the 25th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[25:25]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[25] of this register is corresponding the 25th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_24</name>
              <description>Error information bit of Data Block 24 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[24] of this register is corresponding the 24th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[24:24]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[24] of this register is corresponding the 24th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_23</name>
              <description>Error information bit of Data Block 23 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[23] of this register is corresponding the 23th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[23:23]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[23] of this register is corresponding the 23th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_22</name>
              <description>Error information bit of Data Block 22 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[22] of this register is corresponding the 22th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[22:22]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[22] of this register is corresponding the 22th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_21</name>
              <description>Error information bit of Data Block 21 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[21] of this register is corresponding the 21th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[21:21]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[21] of this register is corresponding the 21th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_20</name>
              <description>Error information bit of Data Block 20 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[20] of this register is corresponding the 20th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[20:20]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[20] of this register is corresponding the 20th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_19</name>
              <description>Error information bit of Data Block 19 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[19] of this register is corresponding the 19th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[19] of this register is corresponding the 19th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_18</name>
              <description>Error information bit of Data Block 18 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[18] of this register is corresponding the 18th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[18:18]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[18] of this register is corresponding the 18th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_17</name>
              <description>Error information bit of Data Block 17 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[17] of this register is corresponding the 17th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[17] of this register is corresponding the 17th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_16</name>
              <description>Error information bit of Data Block 16 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[16] of this register is corresponding the 16th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[16] of this register is corresponding the 16th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_15</name>
              <description>Error information bit of Data Block 15 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[15] of this register is corresponding the 15th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[15] of this register is corresponding the 15th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_14</name>
              <description>Error information bit of Data Block 14 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[14] of this register is corresponding the 14th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[14] of this register is corresponding the 14th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_13</name>
              <description>Error information bit of Data Block 13 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[13] of this register is corresponding the 13th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[13] of this register is corresponding the 13th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_12</name>
              <description>Error information bit of Data Block 12 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[12] of this register is corresponding the 12th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[12] of this register is corresponding the 12th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_11</name>
              <description>Error information bit of Data Block 11 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[11] of this register is corresponding the 11th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[11] of this register is corresponding the 11th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_10</name>
              <description>Error information bit of Data Block 10 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[10] of this register is corresponding the 10th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[10] of this register is corresponding the 10th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_9</name>
              <description>Error information bit of Data Block 9 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[9] of this register is corresponding the 9th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[9] of this register is corresponding the 9th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_8</name>
              <description>Error information bit of Data Block 8 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[8] of this register is corresponding the 8th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[8] of this register is corresponding the 8th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_7</name>
              <description>Error information bit of Data Block 7 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[7] of this register is corresponding the 7th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[7] of this register is corresponding the 7th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_6</name>
              <description>Error information bit of Data Block 6 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[6] of this register is corresponding the 6th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[6] of this register is corresponding the 6th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_5</name>
              <description>Error information bit of Data Block 5 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[5] of this register is corresponding the 5th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[5] of this register is corresponding the 5th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_4</name>
              <description>Error information bit of Data Block 4 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[4] of this register is corresponding the 4th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[4] of this register is corresponding the 4th ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_3</name>
              <description>Error information bit of Data Block 3 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[3] of this register is corresponding the 3rd ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[3] of this register is corresponding the 3rd ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_2</name>
              <description>Error information bit of Data Block 2 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[2] of this register is corresponding the 2nd ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[2] of this register is corresponding the 2nd ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_1</name>
              <description>Error information bit of Data Block 1 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[1] of this register is corresponding the 1st ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[1] of this register is corresponding the 1st ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_ERR_0</name>
              <description>Error information bit of Data Block 0 
0: ECC can correct these error bits or there is no error bit 
1: Error bits number beyond of ECC correction capability and cannot correct them The bit[0] of this register is corresponding the 0 ECC data block. 1 ECC Data Block = 1024 bytes.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ECC</name>
                  <description>ECC can correct these error bits or there is no error bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Error_bits</name>
                  <description>Error bits number beyond of ECC correction capability and cannot correct them The bit[0] of this register is corresponding the 0 ECC data block. 1 ECC Data Block = 1024 bytes.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_EFNAND_STATUS</name>
          <description>NDFC_EFNAND_STATUS</description>
          <addressOffset>0x110</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>EF_NAND_STATUS</name>
              <description>The status value for EF-NAND page read operation</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_EFR</name>
          <description>NDFC Enhanced Feature Register</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FF017F</resetMask>
          <fields>
            <field>
              <name>DB_CNT_EN</name>
              <description>Dummy_Byte_Count_EN 0:Disable fill dummy byte 1:Enable fill dummy byte</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DB_CNT</name>
              <description>Dummy_Byte_Count After PAGE CMD operation finishing sending out the main data , user data and ECC code, controller would send dummy byte to fill the unused space in one page.  It is only valid in PAGE CMD operation(NDFC_CMD_TYPE=0x3), and this</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NDFC_WP_CTRL</name>
              <description>NAND Flash Write Protect Control Bit 
0: Write Protect is active 
1: Write Protect is not active When this bit is `0`, WP signal line is low level and external NAND flash is on protected state.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>active</name>
                  <description>Write Protect is active</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_active</name>
                  <description>Write Protect is not active When this bit is `0`, WP signal line is low level and external NAND flash is on protected state.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_ECC_DEBUG</name>
              <description>For the purpose of debugging ECC engine, special error bits are inserted before writing external Flash Memory. 
0: No error is inserted (ECC Normal Operation) n: N bits error are inserted</description>
              <bitRange>[6:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>8</dim>
          <dimIncrement>4</dimIncrement>
          <name>NDFC_ERR_CNT_N[%s]</name>
          <description>NDFC Error Counter Register(N from 0 to 7)</description>
          <addressOffset>0x50</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>ECC_COR_NUM_3</name>
              <description>ECC Corrected Bits Number for ECC Data Block[N*0x04+M] 00000000: No corrected bits 00000001: 1 corrected bit 00000010: 2 corrected bits ..... 01010000 : 80 corrected bits Others: Reserved</description>
              <bitRange>[31:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ECC_COR_NUM_2</name>
              <description>ECC Corrected Bits Number for ECC Data Block[N*0x04+M] 00000000: No corrected bits 00000001: 1 corrected bit 00000010: 2 corrected bits ..... 01010000 : 80 corrected bits Others: Reserved</description>
              <bitRange>[23:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ECC_COR_NUM_1</name>
              <description>ECC Corrected Bits Number for ECC Data Block[N*0x04+M] 00000000: No corrected bits 00000001: 1 corrected bit 00000010: 2 corrected bits ..... 01010000 : 80 corrected bits Others: Reserved</description>
              <bitRange>[15:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ECC_COR_NUM_0</name>
              <description>ECC Corrected Bits Number for ECC Data Block[N*0x04+M] 00000000: No corrected bits 00000001: 1 corrected bit 00000010: 2 corrected bits ..... 01010000 : 80 corrected bits Others: Reserved</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_INT</name>
          <description>NDFC Interrupt Control Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>NDFC_DMA_INT_ENABLE</name>
              <description>Enable or disable interrupt when a pending DMA is completed.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NDFC_CMD_INT_ENABLE</name>
              <description>Enable or disable interrupt when NDFC has finished the procession of a single command in normal command work mode or one batch command work mode. 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_B2R_INT_ENABLE</name>
              <description>Enable or disable interrupt when NDFC_RB# signal is transferring from BUSY state to READY state. 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_IO_DATA</name>
          <description>NDFC Input/Output Data Register</description>
          <addressOffset>0x300</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>NDFC_IO_DATA</name>
              <description>Read/Write data into internal RAM Access unit is 32-bit.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_MDMA_CUR_BUF_ADDR</name>
          <description>NDFC MBUS DMA Current Buffer Address Register</description>
          <addressOffset>0x210</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CUR_BUFF_ADDR</name>
              <description>Current Buffer Address Pointer Cleared on Reset. Pointer updated by DMA during operation. This register points to the current Data Buffer Address being accessed by the DMA.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_MDMA_CUR_DESC_ADDR</name>
          <description>NDFC MBUS DMA Current Descriptor Address Register</description>
          <addressOffset>0x20C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CUR_DESC_ADDR</name>
              <description>Current Descriptor Address Pointer Cleared on reset. Pointer updated by DMA during operation. This register points to the start address of the current descriptor read by the DMA.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_MDMA_DLBA_REG</name>
          <description>NDFC MBUS DMA Descriptor List Base Address Register</description>
          <addressOffset>0x200</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>NFC_MDMA_DESC_BASE_ADDR</name>
              <description>Start Address of Descriptor List Contains the base address of the First Descriptor. The LSB bits [1:0] are ignored and taken as all-zero by the DMA internally. Hence these LSB bits are read-only.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_MDMA_STA</name>
          <description>NDFC MBUS DMA Interrupt Status Register</description>
          <addressOffset>0x204</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>NFC_MDMA_TRANS_FINISH_INT</name>
              <description>Transfer Finish Interrupt Indicates that data transmission is finished for a descriptor. Writing a `1` clears this bit. Bit 0: Corresponding DMA descriptor 0 Bit 1: Corresponding DMA descriptor 1 ... Bit 31: Corresponding DMA descriptor 31</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_NDMA_MODE_CTL</name>
          <description>NDFC Normal DMA Mode Control Register</description>
          <addressOffset>0x120</addressOffset>
          <resetValue>0xE5</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DMA_ACT_STA</name>
              <description>00:dma_active is low 01:dma_active is high 10:dma_active is controlled by dma_request(DRQ) 11:dma_active is controlled by controller</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMA_ACK_EN</name>
              <description>0: active fall do not care ack 
1: active fall must after detect ack is high</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>active_fall_do_not_care</name>
                  <description>active fall do not care ack</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>active_fall_must_after</name>
                  <description>active fall must after detect ack is high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DELAY_CYCLE</name>
              <description>The counts of hold cycles from DMA last signal high to dma_active high</description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_PAT_ID</name>
          <description>NDFC Pattern ID Register</description>
          <addressOffset>0x118</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PAT_ID_31</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_30</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[30:30]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_29</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[29:29]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_28</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_27</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[27:27]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_26</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[26:26]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_25</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[25:25]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_24</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[24:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_23</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[23:23]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_22</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[22:22]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_21</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[21:21]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_20</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[20:20]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_19</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[19:19]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_18</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[18:18]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_17</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[17:17]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_16</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_15</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[15:15]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_14</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_13</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_12</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_11</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_10</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_9</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_8</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_7</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_6</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_5</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_4</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_3</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_2</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_1</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>PAT_ID_0</name>
              <description>Special Pattern ID for ECC data block[n] 0: All 0x00 is found 1: All 0xFF is found</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_RDATA_STA_0</name>
          <description>NDFC Read Data Status Register 0</description>
          <addressOffset>0x48</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>BIT_CNT_1</name>
              <description>The number of input bit 1 during current command. It will be cleared automatically when next command is executed.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_RDATA_STA_1</name>
          <description>NDFC Read Data Status Register 1</description>
          <addressOffset>0x4C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>BIT_CNT_0</name>
              <description>The number of input bit 0 during current command. It will be cleared automatically when next command is executed.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_RDATA_STA_CTL</name>
          <description>NDFC Read Data Status Control Register</description>
          <addressOffset>0x44</addressOffset>
          <resetValue>0x1000000</resetValue>
          <resetMask>0x107FFFF</resetMask>
          <fields>
            <field>
              <name>NDFC_RDATA_STA_EN</name>
              <description>0: Disable to count the number of bit 1 and bit 0 during current read operation 
1: Enable to count the number of bit 1 and bit 0 during current read operation The number of bit 1 and bit 0 during current read operation can be used to check whether a page is blank or bad.</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable to count the number of bit 1 and bit 0 during current read operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable to count the number of bit 1 and bit 0 during current read operation The number of bit 1 and bit 0 during current read operation can be used to check whether a page is blank or bad.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_RDATA_STA_TH</name>
              <description>The threshold value to generate data status If the number of bit 1 during current read operation is less than or equal to threshold value, the bit 13 of NDFC_ST register will be set. If the number of bit 0 during current read operation is less than or equal to threshold value, the bit 12 of NDFC_ST register will be set.</description>
              <bitRange>[18:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_SPARE_AREA</name>
          <description>NDFC Spare Area Register</description>
          <addressOffset>0x114</addressOffset>
          <resetValue>0x400</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>NDFC_SPARE_ADR</name>
              <description>This value indicates the spare area first byte address for NDFC interleave page operation.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_ST</name>
          <description>NDFC Status Information Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0xF00</resetValue>
          <resetMask>0x3F1F</resetMask>
          <fields>
            <field>
              <name>NDFC_RDATA_STA_0</name>
              <description>0: The number of bit 1 during current read operation is more than threshold value. 
1: The number of bit 1 during current read operation is less than or equal to threshold value. This field only is valid when NDFC_RDATA_STA_EN is 1. The threshold value is configured in NDFC_RDATA_STA_TH.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>more</name>
                  <description>The number of bit 1 during current read operation is more than threshold value.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>less</name>
                  <description>The number of bit 1 during current read operation is less than or equal to threshold value. This field only is valid when NDFC_RDATA_STA_EN is 1. The threshold value is configured in NDFC_RDATA_STA_TH.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_RDATA_STA_1</name>
              <description>0: The number of bit 0 during current read operation is more than threshold value. 
1: The number of bit 0 during current read operation is less than or equal to the threshold value. This field only is valid when NDFC_RDATA_STA_EN is 1. The threshold value is configured in NDFC_RDATA_STA_TH.</description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>more</name>
                  <description>The number of bit 0 during current read operation is more than threshold value.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>less</name>
                  <description>The number of bit 0 during current read operation is less than or equal to the threshold value. This field only is valid when NDFC_RDATA_STA_EN is 1. The threshold value is configured in NDFC_RDATA_STA_TH.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_RB_STATE3</name>
              <description>NAND Flash R/B 3 Line State 
0: NAND Flash in BUSY State 
1: NAND Flash in READY State</description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NAND_Flash_in_BUSY</name>
                  <description>NAND Flash in BUSY State</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NAND_Flash_in_READY</name>
                  <description>NAND Flash in READY State</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_RB_STATE2</name>
              <description>NAND Flash R/B 2 Line State 
0: NAND Flash in BUSY State 
1: NAND Flash in READY State</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NAND_Flash_in_BUSY</name>
                  <description>NAND Flash in BUSY State</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NAND_Flash_in_READY</name>
                  <description>NAND Flash in READY State</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_RB_STATE1</name>
              <description>NAND Flash R/B 1 Line State 
0: NAND Flash in BUSY State 
1: NAND Flash in READY State</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NAND_Flash_in_BUSY</name>
                  <description>NAND Flash in BUSY State</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NAND_Flash_in_READY</name>
                  <description>NAND Flash in READY State</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_RB_STATE0</name>
              <description>NAND Flash R/B 0 Line State 
0: NAND Flash in BUSY State 
1: NAND Flash in READY State</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NAND_Flash_in_BUSY</name>
                  <description>NAND Flash in BUSY State</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NAND_Flash_in_READY</name>
                  <description>NAND Flash in READY State</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_STA</name>
              <description>0: NDFC FSM in IDLE state 
1: NDFC FSM in BUSY state When NDFC_STA is 0, NDFC can accept new command and process command.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NDFC_FSM_in_IDLE</name>
                  <description>NDFC FSM in IDLE state</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NDFC_FSM_in_BUSY</name>
                  <description>NDFC FSM in BUSY state When NDFC_STA is 0, NDFC can accept new command and process command.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_CMD_FIFO_STATUS</name>
              <description>0: Command FIFO not full and can receive new command 
1: Full and waiting NDFC to process commands in FIFO Since there is only one 32-bit FIFO for command. When NDFC latches one command, command FIFO is free and can accept another new command.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Command</name>
                  <description>Command FIFO not full and can receive new command</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Full_and</name>
                  <description>Full and waiting NDFC to process commands in FIFO Since there is only one 32-bit FIFO for command. When NDFC latches one command, command FIFO is free and can accept another new command.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NDFC_DMA_INT_FLAG</name>
              <description>When it is 1, it means that a pending DMA is completed. It will be cleared after writing 1 to this bit or it will be automatically cleared before FSM processing an new command.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>NDFC_CMD_INT_FLAG</name>
              <description>When it is 1, it means that NDFC has finished one Normal Command Mode or one Batch Command Work Mode. It will be cleared after writing 1 to this bit or it will be automatically cleared before FSM processing an new command.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>NDFC_RB_B2R</name>
              <description>When it is 1, it means that NDFC_R/B# signal is transferred from BUSY state to READY state. It will be cleared after writing 1 to this bit.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_TIMING_CFG</name>
          <description>NDFC Timing Configure Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x95</resetValue>
          <resetMask>0xFFFFF</resetMask>
          <fields>
            <field>
              <name>T_WC</name>
              <description>Write Cycle Time 
00: 1*2T 
01: 2*2T 
10: 3*2T 
11: 4*2T</description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_times_2T</name>
                  <description>1*2T</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2_times_2T</name>
                  <description>2*2T</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_3_times_2T</name>
                  <description>3*2T</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4_times_2T</name>
                  <description>4*2T</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>T_CCS</name>
              <description>Change Column Setup Time 
00: 12*2T 
01: 20*2T 
10: 28*2T 
11: 60*2T</description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_12_times_2T</name>
                  <description>12*2T</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_20_times_2T</name>
                  <description>20*2T</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_28_times_2T</name>
                  <description>28*2T</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_60_times_2T</name>
                  <description>60*2T</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>T_CLHZ</name>
              <description>CLE High to Output Hi-z 
00: 2*2T 
01: 8*2T 
10: 16*2T 
11: 31*2T</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_2_times_2T</name>
                  <description>2*2T</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_times_2T</name>
                  <description>8*2T</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16_times_2T</name>
                  <description>16*2T</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_31_times_2T</name>
                  <description>31*2T</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>T_CS</name>
              <description>CE Setup Time 
00: 2*2T 
01: 8*2T 
10: 16*2T 
11: 31*2T</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_2_times_2T</name>
                  <description>2*2T</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_times_2T</name>
                  <description>8*2T</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16_times_2T</name>
                  <description>16*2T</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_31_times_2T</name>
                  <description>31*2T</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>R/W</name>
              <description>0x0 T_CDQSS DQS Setup Time for Data Input Start 
0: 4*2T 
1: 20*2T</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_4_times_2T</name>
                  <description>4*2T</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_20_times_2T</name>
                  <description>20*2T</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>T_CAD</name>
              <description>Command, Address, Data Delay 
000: 2*2T 
001: 6*2T 
010: 10*2T 
011: 14*2T 
100: 22*2T 
101: 30*2T 110/111: 62*2T</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_2_times_2T</name>
                  <description>2*2T</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_6_times_2T</name>
                  <description>6*2T</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_10_times_2T</name>
                  <description>10*2T</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_14_times_2T</name>
                  <description>14*2T</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_22_times_2T</name>
                  <description>22*2T</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_30_times_2T</name>
                  <description>30*2T 110/111: 62*2T</description>
                  <value>0b101</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>T_RHW</name>
              <description>Cycle Number from RE# High to WE# Low 
00: 4*2T 
01: 12*2T 
10: 20*2T 
11: 28*2T</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_4_times_2T</name>
                  <description>4*2T</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_12_times_2T</name>
                  <description>12*2T</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_20_times_2T</name>
                  <description>20*2T</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_28_times_2T</name>
                  <description>28*2T</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>T_WHR</name>
              <description>Cycle Number from WE# High to RE# Low 
00: 0*2T 
01: 6*2T 
10: 14*2T 
11: 22*2T</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_0_times_2T</name>
                  <description>0*2T</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_6_times_2T</name>
                  <description>6*2T</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_14_times_2T</name>
                  <description>14*2T</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_22_times_2T</name>
                  <description>22*2T</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>T_ADL</name>
              <description>Cycle Number from Address to Data Loading 
00: 0*2T 
01: 6*2T 
10: 14*2T 
11: 22*2T</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_0_times_2T</name>
                  <description>0*2T</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_6_times_2T</name>
                  <description>6*2T</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_14_times_2T</name>
                  <description>14*2T</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_22_times_2T</name>
                  <description>22*2T</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>T_WB</name>
              <description>Cycle Number from WE# High to Busy 00:14*2T 
01: 22*2T 
10: 30*2T 
11: 38*2T</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_22_times_2T</name>
                  <description>22*2T</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_30_times_2T</name>
                  <description>30*2T</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_38_times_2T</name>
                  <description>38*2T</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>NDFC_TIMING_CTL</name>
          <description>NDFC Timing Control Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF3F</resetMask>
          <fields>
            <field>
              <name>NDFC_READ_PIPE</name>
              <description>In SDR mode: 
00: Normal 
01: EDO 
10: E-EDO Others: Reserved In DDR mode: 1~15 is valid.(These bits configure the number of clock when data is valid after RE#`s falling edge)</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NDFC_DC_CTL</name>
              <description>NDFC Delay Chain Control. These bits are only valid in DDR data interface, and configure the relative phase between DQS and DQ[0...7] .</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>4</dimIncrement>
          <name>NDFC_USER_DATA_LEN_N[%s]</name>
          <description>NDFC User Data Length Register(N from 0 to 3)</description>
          <addressOffset>0x70</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>ECC_DATA_BLOCK_LEN_7</name>
              <description>It's used to indicate user data's length of ECC DATA BLOCK[0x08*N+M]. 0000 : no user data 0001 : 4 bytes user data 0010 : 8 bytes user data 0011 : 12 bytes user data 0100 : 16 bytes user data 0101 : 20 bytes user data 0110 : 24 bytes user data 0111 : 28 bytes user data 1000 : 32 bytes user data Other : reserved</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ECC_DATA_BLOCK_LEN_6</name>
              <description>It's used to indicate user data's length of ECC DATA BLOCK[0x08*N+M]. 0000 : no user data 0001 : 4 bytes user data 0010 : 8 bytes user data 0011 : 12 bytes user data 0100 : 16 bytes user data 0101 : 20 bytes user data 0110 : 24 bytes user data 0111 : 28 bytes user data 1000 : 32 bytes user data Other : reserved</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ECC_DATA_BLOCK_LEN_5</name>
              <description>It's used to indicate user data's length of ECC DATA BLOCK[0x08*N+M]. 0000 : no user data 0001 : 4 bytes user data 0010 : 8 bytes user data 0011 : 12 bytes user data 0100 : 16 bytes user data 0101 : 20 bytes user data 0110 : 24 bytes user data 0111 : 28 bytes user data 1000 : 32 bytes user data Other : reserved</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ECC_DATA_BLOCK_LEN_4</name>
              <description>It's used to indicate user data's length of ECC DATA BLOCK[0x08*N+M]. 0000 : no user data 0001 : 4 bytes user data 0010 : 8 bytes user data 0011 : 12 bytes user data 0100 : 16 bytes user data 0101 : 20 bytes user data 0110 : 24 bytes user data 0111 : 28 bytes user data 1000 : 32 bytes user data Other : reserved</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ECC_DATA_BLOCK_LEN_3</name>
              <description>It's used to indicate user data's length of ECC DATA BLOCK[0x08*N+M]. 0000 : no user data 0001 : 4 bytes user data 0010 : 8 bytes user data 0011 : 12 bytes user data 0100 : 16 bytes user data 0101 : 20 bytes user data 0110 : 24 bytes user data 0111 : 28 bytes user data 1000 : 32 bytes user data Other : reserved</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ECC_DATA_BLOCK_LEN_2</name>
              <description>It's used to indicate user data's length of ECC DATA BLOCK[0x08*N+M]. 0000 : no user data 0001 : 4 bytes user data 0010 : 8 bytes user data 0011 : 12 bytes user data 0100 : 16 bytes user data 0101 : 20 bytes user data 0110 : 24 bytes user data 0111 : 28 bytes user data 1000 : 32 bytes user data Other : reserved</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ECC_DATA_BLOCK_LEN_1</name>
              <description>It's used to indicate user data's length of ECC DATA BLOCK[0x08*N+M]. 0000 : no user data 0001 : 4 bytes user data 0010 : 8 bytes user data 0011 : 12 bytes user data 0100 : 16 bytes user data 0101 : 20 bytes user data 0110 : 24 bytes user data 0111 : 28 bytes user data 1000 : 32 bytes user data Other : reserved</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ECC_DATA_BLOCK_LEN_0</name>
              <description>It's used to indicate user data's length of ECC DATA BLOCK[0x08*N+M]. 0000 : no user data 0001 : 4 bytes user data 0010 : 8 bytes user data 0011 : 12 bytes user data 0100 : 16 bytes user data 0101 : 20 bytes user data 0110 : 24 bytes user data 0111 : 28 bytes user data 1000 : 32 bytes user data Other : reserved</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <dim>32</dim>
          <dimIncrement>4</dimIncrement>
          <name>NDFC_USER_DATA_N[%s]</name>
          <description>NDFC User Data Field Register N (N from 0 to 31)</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0xFFFFFFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>USER_DATA</name>
              <description>All of the user data in one page is stored in NDFC_USER_DATA_N. The start register address of each ECC DATA BLOCK's user data is determined by its length configured in NDFC_USER_DATA_LEN_N. For example: ECC DATA BLOCK[0] user data len = 8 bytes, address = 0x80 ECC DATA BLOCK[1] user data len = 0 byte, ECC DATA BLOCK[2] user data len = 4 bytes, address = 0x80+8 ECC DATA BLOCK[3] user data len = 4 bytes, address = 0x80+8+4 ECC DATA BLOCK[4] user data len = 0 byte ECC DATA BLOCK[5] user data len = 16 bytes, address = 0x80+8+4+4 ECC DATA BLOCK[6] user data len = 0 byte ECC DATA BLOCK[7] user data len = 0 byte</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>OWA</name>
      <description>OWA</description>
      <groupName>generic</groupName>
      <baseAddress>0x5093000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>OWA_CTL</name>
          <description>OWA_CTL</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3EF</resetMask>
          <fields>
            <field>
              <name>MCLKDIV</name>
              <description>MCLK Clock Divide Ratio MCLK Divide Ratio from PLL_AUDIO 
00000: Divide by 128 
00001: Divide by 2 
00010: Divide by 4 
00011: Divide by 6 
00100: Divide by 8 
00101: Divide by 10 
00110: Divide by 12 
00111: Divide by 14 
01000: Divide by 16 
01001: Divide by 18 
01010: Divide by 20 
01011: Divide by 22 
01100: Divide by 24 ......... 
11111: Divide by 62</description>
              <bitRange>[9:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Divide_by_128</name>
                  <description>Divide by 128</description>
                  <value>0b00000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_2</name>
                  <description>Divide by 2</description>
                  <value>0b00001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_4</name>
                  <description>Divide by 4</description>
                  <value>0b00010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_6</name>
                  <description>Divide by 6</description>
                  <value>0b00011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_8</name>
                  <description>Divide by 8</description>
                  <value>0b00100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_10</name>
                  <description>Divide by 10</description>
                  <value>0b00101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_12</name>
                  <description>Divide by 12</description>
                  <value>0b00110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_14</name>
                  <description>Divide by 14</description>
                  <value>0b00111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_16</name>
                  <description>Divide by 16</description>
                  <value>0b01000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_18</name>
                  <description>Divide by 18</description>
                  <value>0b01001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_20</name>
                  <description>Divide by 20</description>
                  <value>0b01010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_22</name>
                  <description>Divide by 22</description>
                  <value>0b01011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_24</name>
                  <description>Divide by 24 .........</description>
                  <value>0b01100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Divide_by_62</name>
                  <description>Divide by 62</description>
                  <value>0b11111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MCLKEN</name>
              <description>MCLK Enable 
0: Disable 
1: Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOOP</name>
              <description>Loop Back Test 
0: Normal Mode 
1: Loop Back Test When setting to `1`, DOUT and DIN need be connected.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal Mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Loop</name>
                  <description>Loop Back Test When setting to `1`, DOUT and DIN need be connected.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GEN</name>
              <description>Global Enable A disable on this bit overrides any other block or channel enables and flushes all FIFOs. 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RST</name>
              <description>Reset 
0: Normal 
1: Reset Self clear to 0.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reset</name>
                  <description>Reset Self clear to 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>OWA_FCTL</name>
          <description>OWA FIFO Control Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x40000</resetValue>
          <resetMask>0xC00FF004</resetMask>
          <fields>
            <field>
              <name>HUB_EN</name>
              <description>Audio Hub Enable 
0: Disable 
1: Enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FTX</name>
              <description>Write `1` to flush TXFIFO, self clear to `0`.</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>TXTL</name>
              <description>TX FIFO Empty Trigger Level Interrupt and DMA request trigger level for TX FIFO normal condition. Trigger Level = TXTL</description>
              <bitRange>[19:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXIM</name>
              <description>TXFIFO Input Mode(Mode0, 1) 
0: Valid data at the MSB of TXFIFO Register 
1: Valid data at the LSB of TXFIFO Register Example for 20-bit transmitted audio sample: Mode 0: TXFIFO[23:0] = {APB_WDATA[31:12], 4`h0} Mode 1: TXFIFO[23:0] = {APB_WDATA[19:0], 4`h0}</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Valid_data_at_the_MSB</name>
                  <description>Valid data at the MSB of TXFIFO Register</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Valid_data_at_the_LSB</name>
                  <description>Valid data at the LSB of TXFIFO Register Example for 20-bit transmitted audio sample: Mode 0: TXFIFO[23:0] = {APB_WDATA[31:12], 4`h0} Mode 1: TXFIFO[23:0] = {APB_WDATA[19:0], 4`h0}</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>OWA_FSTA</name>
          <description>OWA FIFO Status Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x80200000</resetValue>
          <resetMask>0x80FF0000</resetMask>
          <fields>
            <field>
              <name>TXE</name>
              <description>TXFIFO Empty (indicate TXFIFO is not full) 
0: No room for new sample in TXFIFO 
1: More than one room for new sample in TXFIFO ( &gt;=1 Word )</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_room</name>
                  <description>No room for new sample in TXFIFO</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>More</name>
                  <description>More than one room for new sample in TXFIFO ( &gt;=1 Word )</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXE_CNT</name>
              <description>TXFIFO Empty Space Word Counter</description>
              <bitRange>[23:16]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>OWA_INT</name>
          <description>OWA Interrupt Control Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF0</resetMask>
          <fields>
            <field>
              <name>TX_DRQ</name>
              <description>TXFIFO Empty DRQ Enable 
0: Disable 
1: Enable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXUI_EN</name>
              <description>TXFIFO Underrun Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXOI_EN</name>
              <description>TXFIFO Overrun Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXEI_EN</name>
              <description>TXFIFO Empty Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>OWA_ISTA</name>
          <description>OWA Interrupt Status Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x10</resetValue>
          <resetMask>0x70</resetMask>
          <fields>
            <field>
              <name>TXU_INT</name>
              <description>TX FIFO Underrun Pending Interrupt 
0: No Pending IRQ 
1: FIFO Underrun Pending Interrupt Writing `1` to clear this interrupt.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO</name>
                  <description>FIFO Underrun Pending Interrupt Writing `1` to clear this interrupt.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXO_INT</name>
              <description>TX FIFO Overrun Pending Interrupt 
0: No Pending IRQ 
1: FIFO Overrun Pending Interrupt Writing `1` to clear this interrupt.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO</name>
                  <description>FIFO Overrun Pending Interrupt Writing `1` to clear this interrupt.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXE_INT</name>
              <description>TX FIFO Empty Pending Interrupt 
0: No Pending IRQ 
1: FIFO Empty Pending Interrupt Writing `1` to clear this interrupt or automatically clear if the interrupt condition fails.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_Pending</name>
                  <description>No Pending IRQ</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO</name>
                  <description>FIFO Empty Pending Interrupt Writing `1` to clear this interrupt or automatically clear if the interrupt condition fails.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>OWA_TXFIFO</name>
          <description>OWA_TXFIFO</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TX_DATA</name>
              <description>Transmitting A, B channel data should be written this register one by one. The A channel data is first and then the B channel data.</description>
              <bitRange>[31:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>OWA_TX_CFIG</name>
          <description>OWA TX Configuration Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0xF0</resetValue>
          <resetMask>0x800301FF</resetMask>
          <fields>
            <field>
              <name>TX_SINGLE_MODE</name>
              <description>Tx Single Channel Mode 
0: Disable 
1: Enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ASS</name>
              <description>Audio Sample Select with TX FIFO Underrun when 
0: Sending 0 
1: Sending the last audio Note: This bit is only valid in PCM mode.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Sending_0</name>
                  <description>Sending 0</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Sending_the_last</name>
                  <description>Sending the last audio Note: This bit is only valid in PCM mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_AUDIO</name>
              <description>TX Data Type 
0: Linear PCM (Valid bit of both sub-frame set to 0 ) 
1: Non-audio(Valid bit of both sub-frame set to 1)</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Linear</name>
                  <description>Linear PCM (Valid bit of both sub-frame set to 0 )</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>non_audio_openingparen_Valid_bit</name>
                  <description>Non-audio(Valid bit of both sub-frame set to 1)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_RATIO</name>
              <description>TX Clock Divide Ratio Clock divide ratio = TX_TATIO +1 Fs= PLL_AUDIO/[(TX_TATIO +1)*64*2]</description>
              <bitRange>[8:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TX_SF</name>
              <description>TX Sample Format 
00: 16 bits 
01: 20 bits 
10: 24 bits 
11: Reserved</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_16_bits</name>
                  <description>16 bits</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_20_bits</name>
                  <description>20 bits</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_24_bits</name>
                  <description>24 bits</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_CHM</name>
              <description>CHSTMODE 
0: Channel status A&amp;B set to 0 
1: Channel status A&amp;B generated from TX_CHSTA</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Channel_status_A_amp_B_set</name>
                  <description>Channel status A&amp;B set to 0</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Channel_status_A_amp_B_generated</name>
                  <description>Channel status A&amp;B generated from TX_CHSTA</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TXEN</name>
              <description>0: Disabled 
1: Enabled</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disabled</name>
                  <description>Disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enabled</name>
                  <description>Enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>OWA_TX_CHSTA0</name>
          <description>OWA TX Channel Status Register0</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFFFFF</resetMask>
          <fields>
            <field>
              <name>CA</name>
              <description>Clock Accuracy 
00: Level 2 
01: Level 1 
10: Level 3 
11: Not matched</description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Not_matched</name>
                  <description>Not matched</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FREQ</name>
              <description>Sample Frequency 
0000: 44.1 kHz      
0001: Not indicated    
0010: 48 kHz       
0011: 32 kHz       
0100: 22.05 kHz      
0101: Reserved      
0110: 24 kHz       
0111: Reserved      
1000: Reserved 
1001: 768 kHz 
1010: 96 kHz 
1011: Reserved 
1100: 176.4 kHz 
1101: Reserved 
1110: 192 kHz 
1111: Reserved</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_44_point_1_kHz</name>
                  <description>44.1 kHz</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Not_indicated</name>
                  <description>Not indicated</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_48_kHz</name>
                  <description>48 kHz</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_kHz</name>
                  <description>32 kHz</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_22_point_05_kHz</name>
                  <description>22.05 kHz</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_24_kHz</name>
                  <description>24 kHz</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_768_kHz</name>
                  <description>768 kHz</description>
                  <value>0b1001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_96_kHz</name>
                  <description>96 kHz</description>
                  <value>0b1010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_176_point_4_kHz</name>
                  <description>176.4 kHz</description>
                  <value>0b1100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_192_kHz</name>
                  <description>192 kHz</description>
                  <value>0b1110</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CN</name>
              <description>Channel Number</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SN</name>
              <description>Source Number</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CC</name>
              <description>Category Code Indicates the kind of equipment that generates the digital audio interface signal.</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE</name>
              <description>Mode 
00: Default Mode 01~11: Reserved</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Default</name>
                  <description>Default Mode 01~11: Reserved</description>
                  <value>0b00</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EMP</name>
              <description>Emphasis Additional format information For bit 1 = `0`, Linear PCM audio mode: 
000: 2 audio channels without pre-emphasis 
001: 2 audio channels with 50 &#956;s / 15 &#956;s pre-emphasis 
010: Reserved (for 2 audio channels with pre-emphasis) 
011: Reserved (for 2 audio channels with pre-emphasis) 100~111: Reserved For bit 1 = `1`, other than Linear PCM applications: 
000: Default state 001~111: Reserved</description>
              <bitRange>[5:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CP</name>
              <description>Copyright 
0: Copyright is asserted 
1: No copyright is asserted</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Copyright</name>
                  <description>Copyright is asserted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>No_copyright</name>
                  <description>No copyright is asserted</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TYPE</name>
              <description>Audio Data Type 
0: Linear PCM samples 
1: Non-linear PCM audio</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Linear</name>
                  <description>Linear PCM samples</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>non_linear</name>
                  <description>Non-linear PCM audio</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PRO</name>
              <description>Application Type 
0: Consumer application 
1: Professional application This bit must be fixed to `0`.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Consumer</name>
                  <description>Consumer application</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Professional</name>
                  <description>Professional application This bit must be fixed to `0`.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>OWA_TX_CHSTA1</name>
          <description>OWA TX Channel Status Register1</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FF</resetMask>
          <fields>
            <field>
              <name>CGMS</name>
              <description>CGMS_A 
00: Copying is permitted without restriction 
01: One generation of copies may be made 
10: Condition not be used 
11: No copying is permitted</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Copying</name>
                  <description>Copying is permitted without restriction</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>One</name>
                  <description>One generation of copies may be made</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Condition</name>
                  <description>Condition not be used</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>No_copying</name>
                  <description>No copying is permitted</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ORIG_FREQ_ORIGINAL_SAMPLING_FREQUENCY</name>
              <description>ORIG_FREQ Original Sampling Frequency 
0000: Not indicated 
0001: 192 kHz 
0010: 12 kHz 
0011: 176.4 kHz 
0100: Reserved 
0101: 96 kHz 
0110: 8 kHz 
0111: 88.2 kHz 
1000: 16 kHz 
1001: 24 kHz 
1010: 11.025 kHz 
1011: 22.05 kHz 
1100: 32 kHz 
1101: 48 kHz 
1110: Reserved 
1111: 44.1 kHz</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_indicated</name>
                  <description>Not indicated</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_192_kHz</name>
                  <description>192 kHz</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_12_kHz</name>
                  <description>12 kHz</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_176_point_4_kHz</name>
                  <description>176.4 kHz</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_96_kHz</name>
                  <description>96 kHz</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8_kHz</name>
                  <description>8 kHz</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_88_point_2_kHz</name>
                  <description>88.2 kHz</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16_kHz</name>
                  <description>16 kHz</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_24_kHz</name>
                  <description>24 kHz</description>
                  <value>0b1001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_11_point_025_kHz</name>
                  <description>11.025 kHz</description>
                  <value>0b1010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_22_point_05_kHz</name>
                  <description>22.05 kHz</description>
                  <value>0b1011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32_kHz</name>
                  <description>32 kHz</description>
                  <value>0b1100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_48_kHz</name>
                  <description>48 kHz</description>
                  <value>0b1101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_44_point_1_kHz</name>
                  <description>44.1 kHz</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WL_SAMPLE_WORD_LENGTH</name>
              <description>WL Sample Word Length For bit 0 = `0`: 
000: Not indicated 
001: 16 bit 
010: 18 bit 
100: 19 bit 
101: 20 bit 
110: 17 bit 
111: Reserved For bit 0 = `1`: 
000: Not indicated 
001: 20 bit 
010: 22 bit 
100: 23 bit 
101: 24 bit 
110: 21 bit 
111: Reserved</description>
              <bitRange>[3:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MWL_MAX_WORD_LENGTH</name>
              <description>MWL Max Word Length 
0: Maximum audio sample word length is 20 bits 
1: Maximum audio sample word length is 24 bits</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>20</name>
                  <description>Maximum audio sample word length is 20 bits</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>24</name>
                  <description>Maximum audio sample word length is 24 bits</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>OWA_TX_CNT</name>
          <description>OWA TX Counter Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TX_CNT</name>
              <description>TX Sample Counter This is the audio sample number that sent into TXFIFO. When one sample is put into TXFIFO by DMA or by host IO, the TX sample counter register increases by one. The TX sample counter register can be set to any initial value at any time. After updated by the initial value, the counter register should count on base of this initial value.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>GPIO(PL)</name>
      <description>GPIO(PL)</description>
      <groupName>generic</groupName>
      <baseAddress>0x7022000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>PC_CFG0</name>
          <description>PC_CFG0</description>
          <addressOffset>0x48</addressOffset>
          <resetValue>0x75555777</resetValue>
          <resetMask>0x77777777</resetMask>
          <fields>
            <field>
              <name>PC7_SELECT</name>
              <description>000:Input   001:Output 010:NAND_RB1  011:Reserved 100:SPI_CS1   101:Reserved 110:PC_EINT7   111:IO Disable</description>
              <bitRange>[30:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PC6_SELECT</name>
              <description>000:Input   001:Output 010:NAND_RB0  011:SDC2_CMD 100:Reserved   101:BOOT_SEL4 110:PC_EINT6   111:IO Disable</description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PC5_SELECT</name>
              <description>000:Input   001:Output 010:NAND_RE   011:SDC2_CLK 100:Reserved   100:BOOT_SEL3 110:PC_EINT5   111:IO Disable</description>
              <bitRange>[22:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PC4_SELECT</name>
              <description>000:Input   001:Output 010:NAND_CE0  011:Reserved 100:SPI_MISO   101:BOOT_SEL2 110:PC_EINT4   111:IO Disable</description>
              <bitRange>[18:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PC3_SELECT</name>
              <description>000:Input   001:Output 010:NAND_CE1  011:Reserved 100:SPI0_CS0    101:BOOT_SEL1 110:PC_EINT3   111:IO Disable</description>
              <bitRange>[14:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PC2_SELECT</name>
              <description>000:Input   001:Output 010:NAND_CLE  011:Reserved 100:SPI0_MOSI  101:Reserved 110:PC_EINT2   111:IO Disable</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PC1_SELECT</name>
              <description>000:Input   001:Output 010:NAND_ALE  011:SDC2_RST 100:Reserved   101:Reserved 110:PC_EINT1   111:IO Disable</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PC0_SELECT</name>
              <description>000:Input   001:Output 010:NAND_WE  011:SDC2_DS 100:SPI0_CLK   101:Reserved 110:PC_EINT0   111:IO Disable</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PC_CFG1</name>
          <description>PC_CFG1</description>
          <addressOffset>0x4C</addressOffset>
          <resetValue>0x77777777</resetValue>
          <resetMask>0x77777777</resetMask>
          <fields>
            <field>
              <name>PC15_SELECT</name>
              <description>000:Input   001:Output 010:NAND_DQ1  011:SDC2_D2 100:SPI0_WP   101:Reserved 110:PC_EINT15  111:IO Disable</description>
              <bitRange>[30:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PC14_SELECT</name>
              <description>000:Input   001:Output 010:NAND_DQ2  011:SDC2_D6 100:Reserved    101:Reserved 110:PC_EINT14  111:IO Disable</description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PC13_SELECT</name>
              <description>000:Input   001:Output 010:NAND_DQ3  011:SDC2_D1 100:Reserved   101:Reserved 110:PC_EINT13  111:IO Disable</description>
              <bitRange>[22:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PC12_SELECT</name>
              <description>000:Input   001:Output 010:NAND_DQS  011:Reserved 100:Reserved   101:Reserved 110:PC_EINT12  111:IO Disable</description>
              <bitRange>[18:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PC11_SELECT</name>
              <description>000:Input   001:Output 010:NAND_DQ4  011:SDC2_D5 100:Reserved   101:Reserved 110:PC_EINT11  111:IO Disable</description>
              <bitRange>[14:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PC10_SELECT</name>
              <description>000:Input   001:Output 010:NAND_DQ5  011:SDC2_D0 100:Reserved   101:Reserved 110:PC_EINT10  111:IO Disable</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PC9_SELECT</name>
              <description>000:Input   001:Output 010:NAND_DQ6  011:SDC2_D4 100:Reserved   101:Reserved 110:PC_EINT9   111:IO Disable</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PC8_SELECT</name>
              <description>000:Input   001:Output 010:NAND_DQ7  011:SDC2_D3 100:Reserved   101:Reserved 110:PC_EINT8   111:IO Disable</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PC_CFG2</name>
          <description>PC_CFG2</description>
          <addressOffset>0x50</addressOffset>
          <resetValue>0x7</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>PC16_SELECT</name>
              <description>000:Input   001:Output 010:NAND_DQ0  011:SDC2_D7 100:SPI0_HOLD  100:Reserved 110:PC_EINT16  111:IO Disable</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PC_DAT</name>
          <description>PC_DAT</description>
          <addressOffset>0x58</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FFFF</resetMask>
          <fields>
            <field>
              <name>PC_DAT</name>
              <description>If the port is configured as input, the corresponding bit is the pin state. If the port is configured as output, the pin state is the same as the corresponding bit. The read bit value is the value setup by software. If the port is configured as functional pin, the undefined value will be read.</description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PC_DRV0</name>
          <description>PC_DRV0</description>
          <addressOffset>0x5C</addressOffset>
          <resetValue>0x55555555</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PC15_DRV</name>
              <description>PC15 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC14_DRV</name>
              <description>PC14 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC13_DRV</name>
              <description>PC13 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[27:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC12_DRV</name>
              <description>PC12 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC11_DRV</name>
              <description>PC11 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC10_DRV</name>
              <description>PC10 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC9_DRV</name>
              <description>PC9 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC8_DRV</name>
              <description>PC8 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC7_DRV</name>
              <description>PC7 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC6_DRV</name>
              <description>PC6 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC5_DRV</name>
              <description>PC5 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC4_DRV</name>
              <description>PC4 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC3_DRV</name>
              <description>PC3 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC2_DRV</name>
              <description>PC2 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC1_DRV</name>
              <description>PC1 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC0_DRV</name>
              <description>PC0 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PC_DRV1</name>
          <description>PC_DRV1</description>
          <addressOffset>0x60</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>PC16_DRV</name>
              <description>PC16 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PC_EINT_CFG0</name>
          <description>PC_EINT_CFG0</description>
          <addressOffset>0x240</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>EINT7_CFG</name>
              <description>External INT7 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT6_CFG</name>
              <description>External INT6 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_CFG</name>
              <description>External INT5 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_CFG</name>
              <description>External INT4 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_CFG</name>
              <description>External INT3 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_CFG</name>
              <description>External INT2 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_CFG</name>
              <description>External INT1 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_CFG</name>
              <description>External INT0 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PC_EINT_CFG1</name>
          <description>PC_EINT_CFG1</description>
          <addressOffset>0x244</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>EINT15_CFG</name>
              <description>External INT15 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT14_CFG</name>
              <description>External INT14 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT13_CFG</name>
              <description>External INT13 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT12_CFG</name>
              <description>External INT12 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT11_CFG</name>
              <description>External INT11 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT10_CFG</name>
              <description>External INT10 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT9_CFG</name>
              <description>External INT9 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT8_CFG</name>
              <description>External INT8 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PC_EINT_CFG2</name>
          <description>PC_EINT_CFG2</description>
          <addressOffset>0x248</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>EINT16_CFG</name>
              <description>External INT16 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PC_EINT_CTL</name>
          <description>PC_EINT_CTL</description>
          <addressOffset>0x250</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FFFF</resetMask>
          <fields>
            <field>
              <name>EINT16_CTL</name>
              <description>External INT16 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT15_CTL</name>
              <description>External INT15 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT14_CTL</name>
              <description>External INT14 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT13_CTL</name>
              <description>External INT13 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT12_CTL</name>
              <description>External INT12 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT11_CTL</name>
              <description>External INT11 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT10_CTL</name>
              <description>External INT10 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT9_CTL</name>
              <description>External INT9 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT8_CTL</name>
              <description>External INT8 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT7_CTL</name>
              <description>External INT7 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT6_CTL</name>
              <description>External INT6 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_CTL</name>
              <description>External INT5 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_CTL</name>
              <description>External INT4 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_CTL</name>
              <description>External INT3 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_CTL</name>
              <description>External INT2 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_CTL</name>
              <description>External INT1 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_CTL</name>
              <description>External INT0 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PC_EINT_DEB</name>
          <description>PC_EINT_DEB</description>
          <addressOffset>0x258</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x71</resetMask>
          <fields>
            <field>
              <name>DEB_CLK_PRE_SCALE</name>
              <description>Debounce Clock Pre-scale n The selected clock source is prescaled by 2^n.</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PIO_INT_CLK_SELECT</name>
              <description>PIO Interrupt Clock Select 
0: LOSC 32KHz 
1: HOSC 24MHz</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOSC</name>
                  <description>LOSC 32KHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC 24MHz</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PC_EINT_STATUS</name>
          <description>PC_EINT_STATUS</description>
          <addressOffset>0x254</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FFFF</resetMask>
          <fields>
            <field>
              <name>EINT16_STATUS</name>
              <description>External INT16 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT15_STATUS</name>
              <description>External INT15 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT14_STATUS</name>
              <description>External INT14 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT13_STATUS</name>
              <description>External INT13 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT12_STATUS</name>
              <description>External INT12 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT11_STATUS</name>
              <description>External INT11 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT10_STATUS</name>
              <description>External INT10 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT9_STATUS</name>
              <description>External INT9 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT8_STATUS</name>
              <description>External INT8 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT7_STATUS</name>
              <description>External INT7 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT6_STATUS</name>
              <description>External INT6 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_STATUS</name>
              <description>External INT5 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_STATUS</name>
              <description>External INT4 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_STATUS</name>
              <description>External INT3 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_STATUS</name>
              <description>External INT2 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_STATUS</name>
              <description>External INT1 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_STATUS</name>
              <description>External INT0 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PC_PULL0</name>
          <description>PC_PULL0</description>
          <addressOffset>0x64</addressOffset>
          <resetValue>0x5540</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PC15_PULL</name>
              <description>PC15 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC14_PULL</name>
              <description>PC14 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC13_PULL</name>
              <description>PC13 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[27:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC12_PULL</name>
              <description>PC12 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC11_PULL</name>
              <description>PC11 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC10_PULL</name>
              <description>PC10 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC9_PULL</name>
              <description>PC9 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC8_PULL</name>
              <description>PC8 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC7_PULL</name>
              <description>PC7 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC6_PULL</name>
              <description>PC6 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC5_PULL</name>
              <description>PC5 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC4_PULL</name>
              <description>PC4 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC3_PULL</name>
              <description>PC3 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC2_PULL</name>
              <description>PC2 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC1_PULL</name>
              <description>PC Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC0_PULL</name>
              <description>PC0 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PC_PULL1</name>
          <description>PC_PULL1</description>
          <addressOffset>0x68</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>PC16_PULL</name>
              <description>PC16 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PF_CFG0</name>
          <description>PF_CFG0</description>
          <addressOffset>0xB4</addressOffset>
          <resetValue>0x7777777</resetValue>
          <resetMask>0x7777777</resetMask>
          <fields>
            <field>
              <name>PF6_SELECT</name>
              <description>000:Input   001:Output 010:Reserved   011:Reserved 100:Reserved   101:Reserved 110:PF_EINT6   111:IO Disable</description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PF5_SELECT</name>
              <description>000:Input   001:Output 010:SDC0_D2   011:JTAG_CK 100:Reserved   101:Reserved 110:PF_EINT5   111:IO Disable</description>
              <bitRange>[22:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PF4_SELECT</name>
              <description>000:Input   001:Output 010:SDC0_D3   011:UART0_RX 100:Reserved   101:Reserved 110:PF_EINT4   111:IO Disable</description>
              <bitRange>[18:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PF3_SELECT</name>
              <description>000:Input   001:Output 010:SDC0_CMD  011:JTAG_DO 100:Reserved   101:Reserved 110:PF_EINT3   111:IO Disable</description>
              <bitRange>[14:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PF2_SELECT</name>
              <description>000:Input   001:Output 010:SDC0_CLK   011:UART0_TX 100:Reserved   101:Reserved 110:PF_EINT2   111:IO Disable</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PF1_SELECT</name>
              <description>000:Input   001:Output 010:SDC0_D0   011:JTAG_DI 100:Reserved   101:Reserved 110:PF_EINT1   111:IO Disable</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PF0_SELECT</name>
              <description>000:Input   001:Output 010:SDC0_D1   011:JTAG_MS 100:Reserved   101:Reserved 110:PF_EINT0   111:IO Disable</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PF_DAT</name>
          <description>PF_DAT</description>
          <addressOffset>0xC4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7F</resetMask>
          <fields>
            <field>
              <name>PF_DAT</name>
              <description>If the port is configured as input, the corresponding bit is the pin state. If the port is configured as output, the pin state is the same as the corresponding bit. The read bit value is the value setup by software. If the port is configured as functional pin, the undefined value will be read.</description>
              <bitRange>[6:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PF_DRV0</name>
          <description>PF_DRV0</description>
          <addressOffset>0xC8</addressOffset>
          <resetValue>0x1555</resetValue>
          <resetMask>0x3FFF</resetMask>
          <fields>
            <field>
              <name>PF6_DRV</name>
              <description>PF6 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PF5_DRV</name>
              <description>PF5 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PF4_DRV</name>
              <description>PF4 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PF3_DRV</name>
              <description>PF3 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PF2_DRV</name>
              <description>PF2 Multi-Driving Select 
00: Level 0--180&#8486;   01: Level 1--120&#8486; 
10: Level 2--100&#8486;   11: Level 3--50&#8486;</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0_minus__minus_180&#8486;</name>
                  <description>Level 0--180&#8486;</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1_minus__minus_120&#8486;</name>
                  <description>Level 1--120&#8486;</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2_minus__minus_100&#8486;</name>
                  <description>Level 2--100&#8486;</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3_minus__minus_50&#8486;</name>
                  <description>Level 3--50&#8486;</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PF1_DRV</name>
              <description>PF1 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PF0_DRV</name>
              <description>PF0 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PF_EINT_CFG0</name>
          <description>PF_EINT_CFG0</description>
          <addressOffset>0x2A0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFF</resetMask>
          <fields>
            <field>
              <name>EINT6_CFG</name>
              <description>External INT6 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_CFG</name>
              <description>External INT5 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_CFG</name>
              <description>External INT4 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_CFG</name>
              <description>External INT3 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_CFG</name>
              <description>External INT2 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_CFG</name>
              <description>External INT1 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_CFG</name>
              <description>External INT0 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PF_EINT_CTL</name>
          <description>PF_EINT_CTL</description>
          <addressOffset>0x2B0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7F</resetMask>
          <fields>
            <field>
              <name>EINT6_CTL</name>
              <description>External INT6 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_CTL</name>
              <description>External INT5 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_CTL</name>
              <description>External INT4 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_CTL</name>
              <description>External INT3 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_CTL</name>
              <description>External INT2 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_CTL</name>
              <description>External INT1 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_CTL</name>
              <description>External INT0 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PF_EINT_DEB</name>
          <description>PF_EINT_DEB</description>
          <addressOffset>0x2B8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x71</resetMask>
          <fields>
            <field>
              <name>DEB_CLK_PRE_SCALE</name>
              <description>Debounce Clock Pre-scale n The selected clock source is prescaled by 2^n.</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PIO_INT_CLK_SELECT</name>
              <description>PIO Interrupt Clock Select 
0: LOSC 32KHz 
1: HOSC 24MHz</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOSC</name>
                  <description>LOSC 32KHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC 24MHz</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PF_EINT_STATUS</name>
          <description>PF_EINT_STATUS</description>
          <addressOffset>0x2B4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7F</resetMask>
          <fields>
            <field>
              <name>EINT6_STATUS</name>
              <description>External INT6 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_STATUS</name>
              <description>External INT5 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_STATUS</name>
              <description>External INT4 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_STATUS</name>
              <description>External INT3 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_STATUS</name>
              <description>External INT2 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_STATUS</name>
              <description>External INT1 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_STATUS</name>
              <description>External INT0 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PF_PULL0</name>
          <description>PF_PULL0</description>
          <addressOffset>0xD0</addressOffset>
          <resetValue>0x1040</resetValue>
          <resetMask>0x3FFF</resetMask>
          <fields>
            <field>
              <name>PF6_PULL</name>
              <description>PF6 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PF5_PULL</name>
              <description>PF5 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PF4_PULL</name>
              <description>PF4 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PF3_PULL</name>
              <description>PF3 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PF2_PULL</name>
              <description>PF2 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PF1_PULL</name>
              <description>PF1 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PF0_PULL</name>
              <description>PF0 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_CFG0</name>
          <description>PG_CFG0</description>
          <addressOffset>0xD8</addressOffset>
          <resetValue>0x77777777</resetValue>
          <resetMask>0x77777777</resetMask>
          <fields>
            <field>
              <name>PG7_SELECT</name>
              <description>000:Input   001:Output 010:UART1_RX  011:Reserved 100:JTAG_CK   101:Reserved 110:PG_EINT7   111:IO Disable</description>
              <bitRange>[30:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG6_SELECT</name>
              <description>000:Input   001:Output 010:UART1_TX  011:Reserved 100:JTAG_MS   101:Reserved 110:PG_EINT6   111:IO Disable</description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG5_SELECT</name>
              <description>000:Input   001:Output 010:SDC1_D3   011:Reserved 100:Reserved   101:Reserved 110:PG_EINT5   111:IO Disable</description>
              <bitRange>[22:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG4_SELECT</name>
              <description>000:Input   001:Output 010:SDC1_D2   011:Reserved 100:Reserved   101:Reserved 110:PG_EINT4   111:IO Disable</description>
              <bitRange>[18:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG3_SELECT</name>
              <description>000:Input   001:Output 010:SDC1_D1   011:Reserved 100:Reserved   101:Reserved 110:PG_EINT3   111:IO Disable</description>
              <bitRange>[14:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG2_SELECT</name>
              <description>000:Input   001:Output 010:SDC1_D0   011:Reserved 100:Reserved   101:Reserved 110:PG_EINT2   111:IO Disable</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG1_SELECT</name>
              <description>000:Input   001:Output 010:SDC1_CMD  011:Reserved 100:Reserved   101:Reserved 110:PG_EINT1   111:IO Disable</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG0_SELECT</name>
              <description>000:Input   001:Output 010:SDC1_CLK   011:Reserved 100:Reserved   101:Reserved 110:PG_EINT0   111:IO Disable</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_CFG1</name>
          <description>PG_CFG1</description>
          <addressOffset>0xDC</addressOffset>
          <resetValue>0x77777777</resetValue>
          <resetMask>0x77777777</resetMask>
          <fields>
            <field>
              <name>PG15_SELECT</name>
              <description>000:Input   001:Output 010:UART2_TX  011:Reserved 100:Reserved   101:TWI4_SCK 110:PG_EINT15  111:IO Disable</description>
              <bitRange>[30:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG14_SELECT</name>
              <description>000:Input   001:Output 010:H_I2S2_DIN0  011:H_I2S2_DOUT1 100:BIST_RESULT3  101:Reserved 110:PG_EINT14  111:IO Disable</description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG13_SELECT</name>
              <description>000:Input   001:Output 010:H_I2S2_DOUT0  011:H_I2S2_DIN1 100:BIST_RESULT2  101:Reserved 110:PG_EINT13  111:IO Disable</description>
              <bitRange>[22:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG12_SELECT</name>
              <description>000:Input   001:Output 010:H_I2S2_LRCK  011:Reserved 100:BIST_RESULT1  101:Reserved 110:PG_EINT12  111:IO Disable</description>
              <bitRange>[18:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG11_SELECT</name>
              <description>000:Input   001:Output 010:H_I2S2_BCLK  011:Reserved 100:BIST_RESULT0  101:Reserved 110:PG_EINT11  111:IO Disable</description>
              <bitRange>[14:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG10_SELECT</name>
              <description>000:Input   001:Output 010:H_I2S2_MCLK  011:X32KFOUT 100:Reserved   101:Reserved 110:PG_EINT10  111:IO Disable</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG9_SELECT</name>
              <description>000:Input   001:Output 010:UART1_CTS  011:Reserved 100:JTAG_DI   101:Reserved 110:PG_EINT9   111:IO Disable</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG8_SELECT</name>
              <description>000:Input   001:Output 010:UART1_RTS  011:PLL_LOCK_DBG 100:JTAG_DO   101:Reserved 110:PG_EINT8   111:IO Disable</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_CFG2</name>
          <description>PG_CFG2</description>
          <addressOffset>0xE0</addressOffset>
          <resetValue>0x7777</resetValue>
          <resetMask>0x7777</resetMask>
          <fields>
            <field>
              <name>PG19_SELECT</name>
              <description>000:Input   001:Output 010:Reserved   011:Reserved 100:PWM1   101:Reserved 110:PG_EINT19  111:IO Disable</description>
              <bitRange>[14:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG18_SELECT</name>
              <description>000:Input   001:Output 010:UART2_CTS  011:Reserved 100:Reserved   101:TWI3_SDA 110:PG_EINT18  111:IO Disable</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG17_SELECT</name>
              <description>000:Input   001:Output 010:UART2_RTS  011:Reserved 100:Reserved   101:TWI3_SCK 110:PG_EINT17  111:IO Disable</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PG16_SELECT</name>
              <description>000:Input   001:Output 010:UART2_RX  011:Reserved 100:Reserved   101:TWI4_SDA 110:PG_EINT16  111:IO Disable</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_DAT</name>
          <description>PG_DAT</description>
          <addressOffset>0xE8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFF</resetMask>
          <fields>
            <field>
              <name>PG_DAT</name>
              <description>If the port is configured as input, the corresponding bit is the pin state. If the port is configured as output, the pin state is the same as the corresponding bit. The read bit value is the value setup by software. If the port is configured as functional pin, the undefined value will be read.</description>
              <bitRange>[19:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_DRV0</name>
          <description>PG_DRV0</description>
          <addressOffset>0xEC</addressOffset>
          <resetValue>0x55555555</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PG15_DRV</name>
              <description>PG15 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG14_DRV</name>
              <description>PG14 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG13_DRV</name>
              <description>PG13 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[27:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG12_DRV</name>
              <description>PG12 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG11_DRV</name>
              <description>PG11 Multi-Driving Select 
00: Level 0--180&#8486;   01: Level 1--120&#8486; 
10: Level 2--100&#8486;   11: Level 3--50&#8486;</description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0_minus__minus_180&#8486;</name>
                  <description>Level 0--180&#8486;</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1_minus__minus_120&#8486;</name>
                  <description>Level 1--120&#8486;</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2_minus__minus_100&#8486;</name>
                  <description>Level 2--100&#8486;</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3_minus__minus_50&#8486;</name>
                  <description>Level 3--50&#8486;</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG10_DRV</name>
              <description>PG10 Multi-Driving Select 
00: Level 0--180&#8486;   01: Level 1--120&#8486; 
10: Level 2--100&#8486;   11: Level 3--50&#8486;</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0_minus__minus_180&#8486;</name>
                  <description>Level 0--180&#8486;</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1_minus__minus_120&#8486;</name>
                  <description>Level 1--120&#8486;</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2_minus__minus_100&#8486;</name>
                  <description>Level 2--100&#8486;</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3_minus__minus_50&#8486;</name>
                  <description>Level 3--50&#8486;</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG9_DRV</name>
              <description>PG9 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG8_DRV</name>
              <description>PG8 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG7_DRV</name>
              <description>PG7 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG6_DRV</name>
              <description>PG6 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG5_DRV</name>
              <description>PG5 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG4_DRV</name>
              <description>PG4 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG3_DRV</name>
              <description>PG3 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG2_DRV</name>
              <description>PG2 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG1_DRV</name>
              <description>PG1 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG0_DRV</name>
              <description>PG0 Multi-Driving Select 
00: Level 0--180&#8486;   01: Level 1--120&#8486; 
10: Level 2--100&#8486;   11: Level 3--50&#8486;</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0_minus__minus_180&#8486;</name>
                  <description>Level 0--180&#8486;</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1_minus__minus_120&#8486;</name>
                  <description>Level 1--120&#8486;</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2_minus__minus_100&#8486;</name>
                  <description>Level 2--100&#8486;</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3_minus__minus_50&#8486;</name>
                  <description>Level 3--50&#8486;</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_DRV1</name>
          <description>PG_DRV1</description>
          <addressOffset>0xF0</addressOffset>
          <resetValue>0x55</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>PG19_DRV</name>
              <description>PG19 Multi-Driving Select 
00: Level 0--180&#8486;   01: Level 1--120&#8486; 
10: Level 2--100&#8486;   11: Level 3--50&#8486;</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0_minus__minus_180&#8486;</name>
                  <description>Level 0--180&#8486;</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1_minus__minus_120&#8486;</name>
                  <description>Level 1--120&#8486;</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2_minus__minus_100&#8486;</name>
                  <description>Level 2--100&#8486;</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3_minus__minus_50&#8486;</name>
                  <description>Level 3--50&#8486;</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG18_DRV</name>
              <description>PG18 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG17_DRV</name>
              <description>PG17 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG16_DRV</name>
              <description>PG16 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_EINT_CFG0</name>
          <description>PG_EINT_CFG0</description>
          <addressOffset>0x2C0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>EINT7_CFG</name>
              <description>External INT7 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT6_CFG</name>
              <description>External INT6 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_CFG</name>
              <description>External INT5 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_CFG</name>
              <description>External INT4 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_CFG</name>
              <description>External INT3 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_CFG</name>
              <description>External INT2 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_CFG</name>
              <description>External INT1 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_CFG</name>
              <description>External INT0 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_EINT_CFG1</name>
          <description>PG_EINT_CFG1</description>
          <addressOffset>0x2C4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>EINT15_CFG</name>
              <description>External INT15 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT14_CFG</name>
              <description>External INT14 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT13_CFG</name>
              <description>External INT13 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT12_CFG</name>
              <description>External INT12 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT11_CFG</name>
              <description>External INT11 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT10_CFG</name>
              <description>External INT10 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT9_CFG</name>
              <description>External INT9 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT8_CFG</name>
              <description>External INT8 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_EINT_CFG2</name>
          <description>PG_EINT_CFG2</description>
          <addressOffset>0x2C8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>EINT19_CFG</name>
              <description>External INT19 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT18_CFG</name>
              <description>External INT18 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT17_CFG</name>
              <description>External INT17 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT16_CFG</name>
              <description>External INT16 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_EINT_CTL</name>
          <description>PG_EINT_CTL</description>
          <addressOffset>0x2D0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFF</resetMask>
          <fields>
            <field>
              <name>EINT19_CTL</name>
              <description>External INT19 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT18_CTL</name>
              <description>External INT18 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT17_CTL</name>
              <description>External INT17 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT16_CTL</name>
              <description>External INT16 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT15_CTL</name>
              <description>External INT15 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT14_CTL</name>
              <description>External INT14 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT13_CTL</name>
              <description>External INT13 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT12_CTL</name>
              <description>External INT12 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT11_CTL</name>
              <description>External INT11 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT10_CTL</name>
              <description>External INT10 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT9_CTL</name>
              <description>External INT9 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT8_CTL</name>
              <description>External INT8 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT7_CTL</name>
              <description>External INT7 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT6_CTL</name>
              <description>External INT6 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_CTL</name>
              <description>External INT5 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_CTL</name>
              <description>External INT4 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_CTL</name>
              <description>External INT3 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_CTL</name>
              <description>External INT2 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_CTL</name>
              <description>External INT1 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_CTL</name>
              <description>External INT0 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_EINT_DEB</name>
          <description>PG_EINT_DEB</description>
          <addressOffset>0x2D8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x71</resetMask>
          <fields>
            <field>
              <name>DEB_CLK_PRE_SCALE</name>
              <description>Debounce Clock Pre-scale n The selected clock source is prescaled by 2^n.</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PIO_INT_CLK_SELECT</name>
              <description>PIO Interrupt Clock Select 
0: LOSC 32KHz 
1: HOSC 24MHz</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOSC</name>
                  <description>LOSC 32KHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC 24MHz</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_EINT_STATUS</name>
          <description>PG_EINT_STATUS</description>
          <addressOffset>0x2D4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFF</resetMask>
          <fields>
            <field>
              <name>EINT19_STATUS</name>
              <description>External INT19 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT18_STATUS</name>
              <description>External INT18 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT17_STATUS</name>
              <description>External INT17 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT16_STATUS</name>
              <description>External INT16 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT15_STATUS</name>
              <description>External INT15 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT14_STATUS</name>
              <description>External INT14 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT13_STATUS</name>
              <description>External INT13 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT12_STATUS</name>
              <description>External INT12 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT11_STATUS</name>
              <description>External INT11 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT10_STATUS</name>
              <description>External INT10 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT9_STATUS</name>
              <description>External INT9 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT8_STATUS</name>
              <description>External INT8 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT7_STATUS</name>
              <description>External INT7 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT6_STATUS</name>
              <description>External INT6 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_STATUS</name>
              <description>External INT5 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_STATUS</name>
              <description>External INT4 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_STATUS</name>
              <description>External INT3 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_STATUS</name>
              <description>External INT2 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_STATUS</name>
              <description>External INT1 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_STATUS</name>
              <description>External INT0 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_PULL0</name>
          <description>PG_PULL0</description>
          <addressOffset>0xF4</addressOffset>
          <resetValue>0x554</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PG15_PULL</name>
              <description>PG15 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG14_PULL</name>
              <description>PG14 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG13_PULL</name>
              <description>PG13 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[27:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG12_PULL</name>
              <description>PG12 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG11_PULL</name>
              <description>PG11 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG10_PULL</name>
              <description>PG10 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG9_PULL</name>
              <description>PG9 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG8_PULL</name>
              <description>PG8 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG7_PULL</name>
              <description>PG7 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG6_PULL</name>
              <description>PG6 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG5_PULL</name>
              <description>PG5 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG4_PULL</name>
              <description>PG4 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG3_PULL</name>
              <description>PG3 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG2_PULL</name>
              <description>PG2 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG1_PULL</name>
              <description>PG1 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG0_PULL</name>
              <description>PG0 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PG_PULL1</name>
          <description>PG_PULL1</description>
          <addressOffset>0xF8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>PG19_PULL</name>
              <description>PG19 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG18_PULL</name>
              <description>PG18 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG17_PULL</name>
              <description>PG17 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG16_PULL</name>
              <description>PG16 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PH_CFG0</name>
          <description>PH_CFG0</description>
          <addressOffset>0xFC</addressOffset>
          <resetValue>0x77777777</resetValue>
          <resetMask>0x77777777</resetMask>
          <fields>
            <field>
              <name>PH7_SELECT</name>
              <description>000:Input   001:Output 010:UART2_RTS  011:H_I2S3_LRCK 100:SPI1_MOSI  100:TWI4_SDA 110:PH_EINT7   111:IO Disable</description>
              <bitRange>[30:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PH6_SELECT</name>
              <description>000:Input   001:Output 010:UART2_RX  011:H_I2S3_BCLK 100:SPI1_CLK   100:TWI4_SCK 110:PH_EINT6   111:IO Disable</description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PH5_SELECT</name>
              <description>000:Input   001:Output 010:UART2_TX  011:H_I2S3_MCLK 100:SPI1_CS0   100:TWI3_SDA 110:PH_EINT5   111:IO Disable</description>
              <bitRange>[22:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PH4_SELECT</name>
              <description>000:Input   001:Output 010:Reserved   011:OWA_OUT 100:Reserved   100:TWI3_SCK 110:PH_EINT4   111:IO Disable</description>
              <bitRange>[18:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PH3_SELECT</name>
              <description>000:Input   001:Output 010:UART5_RX  011:Reserved 100:PWM1   100:TWI2_SDA 110:PH_EINT3   111:IO Disable</description>
              <bitRange>[14:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PH2_SELECT</name>
              <description>000:Input   001:Output 010:UART5_TX  011:OWA_MCLK 100:PWM2   100:TWI2_SCK 110:PH_EINT2   111:IO Disable</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PH1_SELECT</name>
              <description>000:Input   001:Output 010:UART0_RX  011:Reserved 100:PWM4   100:TWI1_SDA 110:PH_EINT1   111:IO Disable</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PH0_SELECT</name>
              <description>000:Input   001:Output 010:UART0_TX  011:Reserved 100:PWM3   100:TWI1_SCK 110:PH_EINT0   111:IO Disable</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PH_CFG1</name>
          <description>PH_CFG1</description>
          <addressOffset>0x100</addressOffset>
          <resetValue>0x777</resetValue>
          <resetMask>0x777</resetMask>
          <fields>
            <field>
              <name>PH10_SELECT</name>
              <description>000:Input   001:Output 010:Reserved    011:IR_RX 100:TCON_TRIG1  100:Reserved 110:PH_EINT10  111:IO Disable</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PH9_SELECT</name>
              <description>000:Input   001:Output 010:Reserved    011:H_I2S3_DIN0 100:SPI1_CS1    100:H_I2S3_DOUT1 110:PH_EINT9   111:IO Disable</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PH8_SELECT</name>
              <description>000:Input   001:Output 010:UART2_CTS  011:H_I2S3_DOUT0 100:SPI1_MISO  100:H_I2S3_DIN1 110:PH_EINT8   111:IO Disable</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PH_DAT</name>
          <description>PH_DAT</description>
          <addressOffset>0x10C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>PH_DAT</name>
              <description>If the port is configured as input, the corresponding bit is the pin state. If the port is configured as output, the pin state is the same as the corresponding bit. The read bit value is the value setup by software. If the port is configured as functional pin, the undefined value will be read.</description>
              <bitRange>[10:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PH_DRV0</name>
          <description>PH_DRV0</description>
          <addressOffset>0x110</addressOffset>
          <resetValue>0x155555</resetValue>
          <resetMask>0x3FFFFF</resetMask>
          <fields>
            <field>
              <name>PH10_DRV</name>
              <description>PH10 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PH9_DRV</name>
              <description>PH9 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PH8_DRV</name>
              <description>PH8 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PH7_DRV</name>
              <description>PH7 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PH6_DRV</name>
              <description>PH6 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PH5_DRV</name>
              <description>PH5 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PH4_DRV</name>
              <description>PH4 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PH3_DRV</name>
              <description>PH3 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PH2_DRV</name>
              <description>PH2 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PH1_DRV</name>
              <description>PH1 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PH0_DRV</name>
              <description>PH0 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PH_EINT_CFG0</name>
          <description>PH_EINT_CFG0</description>
          <addressOffset>0x2E0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>EINT7_CFG</name>
              <description>External INT7 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT6_CFG</name>
              <description>External INT6 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_CFG</name>
              <description>External INT5 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_CFG</name>
              <description>External INT4 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_CFG</name>
              <description>External INT3 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_CFG</name>
              <description>External INT2 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_CFG</name>
              <description>External INT1 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_CFG</name>
              <description>External INT0 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PH_EINT_CFG1</name>
          <description>PH_EINT_CFG1</description>
          <addressOffset>0x2E4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF</resetMask>
          <fields>
            <field>
              <name>EINT10_CFG</name>
              <description>External INT10 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT9_CFG</name>
              <description>External INT9 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT8_CFG</name>
              <description>External INT8 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PH_EINT_CTL</name>
          <description>PH_EINT_CTL</description>
          <addressOffset>0x2F0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>EINT10_CTL</name>
              <description>External INT10 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT9_CTL</name>
              <description>External INT9 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT8_CTL</name>
              <description>External INT8 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT7_CTL</name>
              <description>External INT7 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT6_CTL</name>
              <description>External INT6 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_CTL</name>
              <description>External INT5 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_CTL</name>
              <description>External INT4 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_CTL</name>
              <description>External INT3 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_CTL</name>
              <description>External INT2 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_CTL</name>
              <description>External INT1 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_CTL</name>
              <description>External INT0 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PH_EINT_DEB</name>
          <description>PH_EINT_DEB</description>
          <addressOffset>0x2F8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x71</resetMask>
          <fields>
            <field>
              <name>DEB_CLK_PRE_SCALE</name>
              <description>Debounce Clock Pre-scale n The selected clock source is prescaled by 2^n.</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PIO_INT_CLK_SELECT</name>
              <description>PIO Interrupt Clock Select 
0: LOSC 32KHz 
1: HOSC 24MHz</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOSC</name>
                  <description>LOSC 32KHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC 24MHz</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PH_EINT_STATUS</name>
          <description>PH_EINT_STATUS</description>
          <addressOffset>0x2F4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FF</resetMask>
          <fields>
            <field>
              <name>EINT10_STATUS</name>
              <description>External INT10 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT9_STATUS</name>
              <description>External INT9 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT8_STATUS</name>
              <description>External INT8 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT7_STATUS</name>
              <description>External INT7 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT6_STATUS</name>
              <description>External INT6 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_STATUS</name>
              <description>External INT5 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_STATUS</name>
              <description>External INT4 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_STATUS</name>
              <description>External INT3 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_STATUS</name>
              <description>External INT2 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_STATUS</name>
              <description>External INT1 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_STATUS</name>
              <description>External INT0 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PH_PULL0</name>
          <description>PH_PULL0</description>
          <addressOffset>0x118</addressOffset>
          <resetValue>0x50</resetValue>
          <resetMask>0x3FFFFF</resetMask>
          <fields>
            <field>
              <name>PH10_PULL</name>
              <description>PH10 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PH9_PULL</name>
              <description>PH9 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PH8_PULL</name>
              <description>PH8 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PH7_PULL</name>
              <description>PH7 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PH6_PULL</name>
              <description>PH6 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PH5_PULL</name>
              <description>PH5 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PH4_PULL</name>
              <description>PH4 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PH3_PULL</name>
              <description>PH3 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PH2_PULL</name>
              <description>PH2 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PH1_PULL</name>
              <description>PH1 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PH0_PULL</name>
              <description>PH0 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PIO_POW_MOD_SEL</name>
          <description>PIO_POW_MOD_SEL</description>
          <addressOffset>0x340</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1144</resetMask>
          <fields>
            <field>
              <name>VCC_IO&amp;PH_PORT&amp;PF_PORT_POWER_MODE_SELECT</name>
              <description>VCC-IO&amp;PH_Port&amp;PF_Port POWER MODE Select 
0: 3.3 V 
1: 1.8 V</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_3_point_3_V</name>
                  <description>3.3 V</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_8_V</name>
                  <description>1.8 V</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI_POWER</name>
              <description>MODE Select 
0: 3.3 V 
1: 1.8 V</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_3_point_3_V</name>
                  <description>3.3 V</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_8_V</name>
                  <description>1.8 V</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG_POWER</name>
              <description>MODE Select 
0: 3.3 V 
1: 1.8 V</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_3_point_3_V</name>
                  <description>3.3 V</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_8_V</name>
                  <description>1.8 V</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PC_POWER</name>
              <description>MODE Select 
0: 3.3 V 
1: 1.8 V</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_3_point_3_V</name>
                  <description>3.3 V</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_8_V</name>
                  <description>1.8 V</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PIO_POW_MS_CTL</name>
          <description>PIO_POW_MS_CTL</description>
          <addressOffset>0x344</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1144</resetMask>
          <fields>
            <field>
              <name>VCC_IO&amp;PH_PORT&amp;PF_PORT_WITHSTAND_VOLTAGE_MODE_SELECT_CONTROL</name>
              <description>VCC-IO&amp;PH_Port&amp;PF_Port Withstand Voltage Mode Select Control 
0: Enable 
1: Disable</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VCC_PI</name>
              <description>Withstand Voltage Mode Select Control 
0: Enable 
1: Disable</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VCC_PG</name>
              <description>Withstand Voltage Mode Select Control 
0: Enable 
1: Disable</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VCC_PC</name>
              <description>Withstand Voltage Mode Select Control 
0: Enable 
1: Disable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PIO_PV_SEL_CTL</name>
          <description>PIO_PV_SEL_CTL</description>
          <addressOffset>0x350</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>PF</name>
              <description>Port Power Voltage Select Control 
0: 1.8 V 
1: 3.3 V</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_point_8_V</name>
                  <description>1.8 V</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_3_point_3_V</name>
                  <description>3.3 V</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PI_CFG0</name>
          <description>PI_CFG0</description>
          <addressOffset>0x120</addressOffset>
          <resetValue>0x77777777</resetValue>
          <resetMask>0x77777777</resetMask>
          <fields>
            <field>
              <name>PI7_SELECT</name>
              <description>000:Input    001:Output 010:RGMII_TXD3/RMII_NULL       011:UART2_RTS 100:TS0_SYNC    101:TWI1_SCK 110:PI_EINT7    111:IO Disable</description>
              <bitRange>[30:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PI6_SELECT</name>
              <description>000:Input    001:Output 010:RGMII_NULL/RMII_RXER      011:UART2_RX 100:TS0_ERR    101:TWI0_SDA 110:PI_EINT6    111:IO Disable</description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PI5_SELECT</name>
              <description>000:Input    001:Output 010:RGMII_RXCTL/RMII_CRS_DV     011:UART2_TX 100:TS0_CLK    101:TWI0_SCK 110:PI_EINT5    111:IO Disable</description>
              <bitRange>[22:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PI4_SELECT</name>
              <description>000:Input    001:Output 010:RGMII_RXCK/RMII_NULL     011:DMIC_DATA3 100:H_I2S0_DIN0   101:H_I2S0_DOUT1 110:PI_EINT4    111:IO Disable</description>
              <bitRange>[18:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PI3_SELECT</name>
              <description>000:Input    001:Output 010:RGMII_RXD0/RMII_RXD0     011:DMIC_DATA2 100:H_I2S0_DOUT0   101:H_I2S0_DIN1 110:PI_EINT3    111:IO Disable</description>
              <bitRange>[14:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PI2_SELECT</name>
              <description>000:Input    001:Output 010:RGMII_RXD1/RMII_RXD1     011:DMIC_DATA1 100:H_I2S0_LRCK   101:HDMI_CEC 110:PI_EINT2    111:IO Disable</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PI1_SELECT</name>
              <description>000:Input    001:Output 010:RGMII_RXD2/RMII_NULL     011:DMIC_DATA0 100:H_I2S0_BCLK   101:HDMI_SDA 110:PI_EINT1    111:IO Disable</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PI0_SELECT</name>
              <description>000:Input    001:Output 010:RGMII_RXD3/RMII_NULL      011:DMIC_CLK 100:H_I2S0_MCLK   101:HDMI_SCL 110:PI_EINT0    111:IO Disable</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PI_CFG1</name>
          <description>PI_CFG1</description>
          <addressOffset>0x124</addressOffset>
          <resetValue>0x77777777</resetValue>
          <resetMask>0x77777777</resetMask>
          <fields>
            <field>
              <name>PI15_SELECT</name>
              <description>000:Input    001:Output 010:MDIO           011:UART4_RTS 100:TS0_D6    101:CLK_FANOUT0 110:PI_EINT15     111:IO Disable</description>
              <bitRange>[30:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PI14_SELECT</name>
              <description>000:Input    001:Output 010:MDC             011:UART4_RX 100:TS0_D5    101:PWM4 110:PI_EINT14     111:IO Disable</description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PI13_SELECT</name>
              <description>000:Input    001:Output 010:RGMII_CLKIN/RMII_NULL     011:UART4_TX 100:TS0_D4    101:PWM3 110:PI_EINT13     111:IO Disable</description>
              <bitRange>[22:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PI12_SELECT</name>
              <description>000:Input    001:Output 010:RGMII_TXCTL/RMII_TXEN     011:UART3_CTS 100:TS0_D3     101:PWM2 110:PI_EINT12     111:IO Disable</description>
              <bitRange>[18:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PI11_SELECT</name>
              <description>000:Input    001:Output 010:RGMII_TXCK/RMII_TXCK    011:UART3_RTS 100:TS0_D2    101:PWM1 110:PI_EINT11     111:IO Disable</description>
              <bitRange>[14:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PI10_SELECT</name>
              <description>000:Input    001:Output 010:RGMII_TXD0/RMII_TXD0     011:UART3_RX 100:TS0_D1    101:TWI2_SDA 110:PI_EINT10     111:IO Disable</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PI9_SELECT</name>
              <description>000:Input    001:Output 010:RGMII_TXD1/RMII_TXD1     011:UART3_TX 100:TS0_D0    101:TWI2_SCK 110:PI_EINT9    111:IO Disable</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PI8_SELECT</name>
              <description>000:Input    001:Output 010:RGMII_TXD2/RMII_NULL     011:UART2_RTS 100:TS0_DVLD    101:TWI1_SDA 110:PI_EINT8    111:IO Disable</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PI_CFG2</name>
          <description>PI_CFG2</description>
          <addressOffset>0x128</addressOffset>
          <resetValue>0x7</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>PI16_SELECT</name>
              <description>000:Input   001:Output 010:EPHY_25M  011:UART4_CTS 100:TS0_D7   101:CLK_FANOUT1 110:PI_EINT16    111:IO Disable</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PI_DAT</name>
          <description>PI_DAT</description>
          <addressOffset>0x130</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FFFF</resetMask>
          <fields>
            <field>
              <name>PI_DAT</name>
              <description>If the port is configured as input, the corresponding bit is the pin state. If the port is configured as output, the pin state is the same as the corresponding bit. The read bit value is the value setup by software. If the port is configured as functional pin, the undefined value will be read.</description>
              <bitRange>[16:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PI_DRV0</name>
          <description>PI_DRV0</description>
          <addressOffset>0x134</addressOffset>
          <resetValue>0x55555555</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PI15_DRV</name>
              <description>PI15 Multi-Driving Select 
00: Level 0--180&#8486;   01: Level 1--120&#8486; 
10: Level 2--100&#8486;   11: Level 3--50&#8486;</description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0_minus__minus_180&#8486;</name>
                  <description>Level 0--180&#8486;</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1_minus__minus_120&#8486;</name>
                  <description>Level 1--120&#8486;</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2_minus__minus_100&#8486;</name>
                  <description>Level 2--100&#8486;</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3_minus__minus_50&#8486;</name>
                  <description>Level 3--50&#8486;</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI14_DRV</name>
              <description>PI14 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI13_DRV</name>
              <description>PI13 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[27:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI12_DRV</name>
              <description>PI12 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI11_DRV</name>
              <description>PI11 Multi-Driving Select 
00: Level 0--180&#8486;   01: Level 1--120&#8486; 
10: Level 2--100&#8486;   11: Level 3--50&#8486;</description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0_minus__minus_180&#8486;</name>
                  <description>Level 0--180&#8486;</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1_minus__minus_120&#8486;</name>
                  <description>Level 1--120&#8486;</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2_minus__minus_100&#8486;</name>
                  <description>Level 2--100&#8486;</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3_minus__minus_50&#8486;</name>
                  <description>Level 3--50&#8486;</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI10_DRV</name>
              <description>PI10 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI9_DRV</name>
              <description>PI9 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI8_DRV</name>
              <description>PI8 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI7_DRV</name>
              <description>PI7 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI6_DRV</name>
              <description>PI6 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI5_DRV</name>
              <description>PI5 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI4_DRV</name>
              <description>PI4 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI3_DRV</name>
              <description>PI3 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI2_DRV</name>
              <description>PI2 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI1_DRV</name>
              <description>PI1 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI0_DRV</name>
              <description>PI0 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PI_DRV1</name>
          <description>PI_DRV1</description>
          <addressOffset>0x138</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>PI16_DRV</name>
              <description>PI16 Multi-Driving Select 
00: Level 0--180&#8486;   01: Level 1--120&#8486; 
10: Level 2--100&#8486;   11: Level 3--50&#8486;</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0_minus__minus_180&#8486;</name>
                  <description>Level 0--180&#8486;</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1_minus__minus_120&#8486;</name>
                  <description>Level 1--120&#8486;</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2_minus__minus_100&#8486;</name>
                  <description>Level 2--100&#8486;</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3_minus__minus_50&#8486;</name>
                  <description>Level 3--50&#8486;</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PI_EINT_CFG0</name>
          <description>PI_EINT_CFG0</description>
          <addressOffset>0x300</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>EINT7_CFG</name>
              <description>External INT7 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT6_CFG</name>
              <description>External INT6 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_CFG</name>
              <description>External INT5 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_CFG</name>
              <description>External INT4 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_CFG</name>
              <description>External INT3 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_CFG</name>
              <description>External INT2 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_CFG</name>
              <description>External INT1 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_CFG</name>
              <description>External INT0 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PI_EINT_CFG1</name>
          <description>PI_EINT_CFG1</description>
          <addressOffset>0x304</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>EINT15_CFG</name>
              <description>External INT15 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT14_CFG</name>
              <description>External INT14 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT13_CFG</name>
              <description>External INT13 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT12_CFG</name>
              <description>External INT12 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT11_CFG</name>
              <description>External INT11 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT10_CFG</name>
              <description>External INT10 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT9_CFG</name>
              <description>External INT9 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT8_CFG</name>
              <description>External INT8 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PI_EINT_CFG2</name>
          <description>PI_EINT_CFG2</description>
          <addressOffset>0x308</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>EINT16_CFG</name>
              <description>External INT16 Mode 
0x0: Positive Edge 
0x1: Negative Edge 
0x2: High Level 
0x3: Low Level 
0x4: Double Edge (Positive/ Negative) Others: Reserved</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Positive_Edge</name>
                  <description>Positive Edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negative_Edge</name>
                  <description>Negative Edge</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High_Level</name>
                  <description>High Level</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Low_Level</name>
                  <description>Low Level</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Double_Edge</name>
                  <description>Double Edge (Positive/ Negative) Others: Reserved</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PI_EINT_CTL</name>
          <description>PI_EINT_CTL</description>
          <addressOffset>0x310</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FFFF</resetMask>
          <fields>
            <field>
              <name>EINT16_CTL</name>
              <description>External INT16 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT15_CTL</name>
              <description>External INT15 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT14_CTL</name>
              <description>External INT14 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT13_CTL</name>
              <description>External INT13 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT12_CTL</name>
              <description>External INT12 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT11_CTL</name>
              <description>External INT11 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT10_CTL</name>
              <description>External INT10 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT9_CTL</name>
              <description>External INT9 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT8_CTL</name>
              <description>External INT8 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT7_CTL</name>
              <description>External INT7 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT6_CTL</name>
              <description>External INT6 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_CTL</name>
              <description>External INT5 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_CTL</name>
              <description>External INT4 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_CTL</name>
              <description>External INT3 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_CTL</name>
              <description>External INT2 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_CTL</name>
              <description>External INT1 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_CTL</name>
              <description>External INT0 Enable 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PI_EINT_DEB</name>
          <description>PI_EINT_DEB</description>
          <addressOffset>0x318</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x71</resetMask>
          <fields>
            <field>
              <name>DEB_CLK_PRE_SCALE</name>
              <description>Debounce Clock Pre-scale n The selected clock source is prescaled by 2^n.</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PIO_INT_CLK_SELECT</name>
              <description>PIO Interrupt Clock Select 
0: LOSC 32KHz 
1: HOSC 24MHz</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LOSC</name>
                  <description>LOSC 32KHz</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOSC</name>
                  <description>HOSC 24MHz</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PI_EINT_STATUS</name>
          <description>PI_EINT_STATUS</description>
          <addressOffset>0x314</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FFFF</resetMask>
          <fields>
            <field>
              <name>EINT16_STATUS</name>
              <description>External INT16 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT15_STATUS</name>
              <description>External INT15 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT14_STATUS</name>
              <description>External INT14 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT13_STATUS</name>
              <description>External INT13 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT12_STATUS</name>
              <description>External INT12 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT11_STATUS</name>
              <description>External INT11 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT10_STATUS</name>
              <description>External INT10 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT9_STATUS</name>
              <description>External INT9 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT8_STATUS</name>
              <description>External INT8 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT7_STATUS</name>
              <description>External INT7 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT6_STATUS</name>
              <description>External INT6 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT5_STATUS</name>
              <description>External INT5 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT4_STATUS</name>
              <description>External INT4 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT3_STATUS</name>
              <description>External INT3 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT2_STATUS</name>
              <description>External INT2 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT1_STATUS</name>
              <description>External INT1 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EINT0_STATUS</name>
              <description>External INT0 Pending Bit 
0: No IRQ pending 
1: IRQ pending Write `1` to clear</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>No_IRQ</name>
                  <description>No IRQ pending</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IRQ_pending</name>
                  <description>IRQ pending Write `1` to clear</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PI_PULL0</name>
          <description>PI_PULL0</description>
          <addressOffset>0x13C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PI15_PULL</name>
              <description>PI15 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI14_PULL</name>
              <description>PI14 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI13_PULL</name>
              <description>PI13 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[27:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI12_PULL</name>
              <description>PI12 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI11_PULL</name>
              <description>PI11 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI10_PULL</name>
              <description>PI10 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI9_PULL</name>
              <description>PI9 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI8_PULL</name>
              <description>PI8 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI7_PULL</name>
              <description>PI7 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI6_PULL</name>
              <description>PI6 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI5_PULL</name>
              <description>PI5 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI4_PULL</name>
              <description>PI4 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI3_PULL</name>
              <description>PI3 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI2_PULL</name>
              <description>PI2 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI1_PULL</name>
              <description>PI1 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PI0_PULL</name>
              <description>PI0 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PI_PULL1</name>
          <description>PI_PULL1</description>
          <addressOffset>0x140</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>PI16_PULL</name>
              <description>PI16 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PL_CFG0</name>
          <description>Port L Configure Register 0</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x77</resetValue>
          <resetMask>0x77</resetMask>
          <fields>
            <field>
              <name>PL1_SELECT</name>
              <description>000:Input   001:Output 010:Reserved    011:S_TWI0_SDA 100:Reserved   101:Reserved 110:Reserved    111:IO Disable</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PL0_SELECT</name>
              <description>000:Input   001:Output 010:Reserved    011:S_TWI0_SCK 100:Reserved   101:Reserved 110:Reserved    111:IO Disable</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PL_DAT</name>
          <description>Port L Data Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3F</resetMask>
          <fields>
            <field>
              <name>PL_DAT</name>
              <description>If the port is configured as input, the corresponding bit is the pin state. If the port is configured as output, the pin state is the same as the corresponding bit. The read bit value is the value setup by software. If the port is configured as functional pin, the undefined value will be read.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PL_DRV0</name>
          <description>Port L Multi-Driving Register 0</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x5</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>PL1_DRV</name>
              <description>PL1 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PL0_DRV</name>
              <description>PL0 Multi-Driving Select 
00: Level 0  
01: Level 1 
10: Level 2  
11: Level 3</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Level_0</name>
                  <description>Level 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_1</name>
                  <description>Level 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_2</name>
                  <description>Level 2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Level_3</name>
                  <description>Level 3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PL_PULL0</name>
          <description>PL_PULL0</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x5</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>PL1_PULL</name>
              <description>PL1 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PL0_PULL</name>
              <description>PL0 Pull-up/down Select 
00: Pull-up/down disable 
01: Pull-up 
10: Pull-down  
11: Reserved</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Pull_minus_up_slash_down_disable</name>
                  <description>Pull-up/down disable</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_up</name>
                  <description>Pull-up</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Pull_minus_down</name>
                  <description>Pull-down</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SPI0</name>
      <description>SPI0</description>
      <groupName>generic</groupName>
      <baseAddress>0x5010000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>SPI_BATC</name>
          <description>SPI_BATC</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0xA0</resetValue>
          <resetMask>0xC33F3FEF</resetMask>
          <fields>
            <field>
              <name>TCE_TRANSFER</name>
              <description>TCE Transfer Control Enable In master mode, it is used to start to transfer the serial bits frame, it is only valid when Work Mode Select==0x10/0x11. 
0: Idle 
1: Initiates transfer Writing `1` to this bit will start to transfer serial bits frame(the value comes from the SPI TX Bit Register or SPI RX Bit Register ), and will auto clear after the bursts transfer completely. Writing `0` to this bit has no effect.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Initiates</name>
                  <description>Initiates transfer Writing `1` to this bit will start to transfer serial bits frame(the value comes from the SPI TX Bit Register or SPI RX Bit Register ), and will auto clear after the bursts transfer completely. Writing `0` to this bit has no effect.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MSMS_MASTER</name>
              <description>MSMS Master Sample Standard 
0: Delay Sample Mode 
1: Standard Sample Mode In Standard Sample Mode, SPI master samples the data at the standard  rising edge of SCLK for each SPI mode; In Delay Sample Mode, SPI master samples data at the edge that is half cycle delayed by the standard rising edge of SCLK defined in respective SPI mode.</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Delay</name>
                  <description>Delay Sample Mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Standard</name>
                  <description>Standard Sample Mode In Standard Sample Mode, SPI master samples the data at the standard  rising edge of SCLK for each SPI mode; In Delay Sample Mode, SPI master samples data at the edge that is half cycle delayed by the standard rising edge of SCLK defined in respective SPI mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TBC_TRANSFER</name>
              <description>TBC Transfer Bits Completed When set, this bit indicates that the last bit of the serial data frame in SPI TX Bit Register SPI RX Bit Register has been transferred completely. Writing 1 to this bit clears it. 
0: Busy 
1: Transfer Completed It is only valid when Work Mode Select==0x10/0x11.</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Transfer</name>
                  <description>Transfer Completed It is only valid when Work Mode Select==0x10/0x11.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TBC_INT_EN_TRANSFER</name>
              <description>TBC_INT_EN Transfer Bits Completed Interrupt Enable 
0: Disable 
1: Enable It is only valid when Work Mode Select==0x10/0x11.</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable It is only valid when Work Mode Select==0x10/0x11.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_BURST_LEN</name>
              <description>Configure the length of serial data frame(burst) of RX 
000000: 0bit 
000001: 1bit ... 
100000: 32bits Other values: reserved It is only valid when Work Mode Select==0x10/0x11, and cannot be written when TCE=1.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_0bit</name>
                  <description>0bit</description>
                  <value>0b000000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1bit</name>
                  <description>1bit ...</description>
                  <value>0b000001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32bits</name>
                  <description>32bits Other values: reserved It is only valid when Work Mode Select==0x10/0x11, and cannot be written when TCE=1.</description>
                  <value>0b100000</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_BURST_LEN</name>
              <description>Configure the length of serial data frame(burst) of TX 
000000: 0bit 
000001: 1bit ... 
100000: 32bits Other values: reserved  It is only valid when Work Mode Select==0x10/0x11, and cannot be written when TCE=1.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_0bit</name>
                  <description>0bit</description>
                  <value>0b000000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1bit</name>
                  <description>1bit ...</description>
                  <value>0b000001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_32bits</name>
                  <description>32bits Other values: reserved  It is only valid when Work Mode Select==0x10/0x11, and cannot be written when TCE=1.</description>
                  <value>0b100000</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SS_LEVEL</name>
              <description>SS_LEVEL When control SS signal manually , set this bit to `1` or `0` to control the level of SS signal. 
0: Set SS to low 
1: Set SS to high It is only valid when Work Mode Select==0x10/0x11, and only work in Mode0 , cannot be written when TCE=1.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Set_SS_to_low</name>
                  <description>Set SS to low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Set_SS_to_high</name>
                  <description>Set SS to high It is only valid when Work Mode Select==0x10/0x11, and only work in Mode0 , cannot be written when TCE=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SS_OWNER_SS</name>
              <description>SS_OWNER SS Output Owner Select Usually, controller sends SS signal automatically with data together. When this bit is set to 1, software must manually write SPI_CTL_REG.SS_LEVEL to 1 or 0 to control the level of SS signal. 
0: SPI controller 
1: Software It is only valid when Work Mode Select==0x10/0x11, and only work in Mode0 , cannot be written when TCE=1.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SPI</name>
                  <description>SPI controller</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Software</name>
                  <description>Software It is only valid when Work Mode Select==0x10/0x11, and only work in Mode0 , cannot be written when TCE=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPOL_SPI</name>
              <description>SPOL SPI Chip Select Signal Polarity Control 
0: Active high polarity (0 = Idle) 
1: Active low polarity (1 = Idle) It is only valid when Work Mode Select==0x10/0x11, and only work in Mode0 , cannot be written when TCE=1.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Active_high</name>
                  <description>Active high polarity (0 = Idle)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Active_low</name>
                  <description>Active low polarity (1 = Idle) It is only valid when Work Mode Select==0x10/0x11, and only work in Mode0 , cannot be written when TCE=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SS_SEL_SPI</name>
              <description>SS_SEL SPI Chip Select Select one of four external SPI Master/Slave Devices 
00: SPI_SS0 will be asserted 
01: SPI_SS1 will be asserted 
10: SPI_SS2 will be asserted 
11: SPI_SS3 will be asserted It is only valid when Work Mode Select= =0x10/0x11, and only work in Mode0 , cannot be written when TCE=1.</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SPI_SS0</name>
                  <description>SPI_SS0 will be asserted</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI_SS1</name>
                  <description>SPI_SS1 will be asserted</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI_SS2</name>
                  <description>SPI_SS2 will be asserted</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI_SS3</name>
                  <description>SPI_SS3 will be asserted It is only valid when Work Mode Select= =0x10/0x11, and only work in Mode0 , cannot be written when TCE=1.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WORK_MODE</name>
              <description>Work Mode Select 
00: Data frame is byte aligned in standard SPI, dual-output/dual input SPI, dual IO SPI and quad-output/quad-input SPI. 
01: Reserved 
10: Data frame is bit aligned in 3-wire SPI 
11: Data frame is bit aligned in standard SPI</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>byte_aligned_in_standard</name>
                  <description>Data frame is byte aligned in standard SPI, dual-output/dual input SPI, dual IO SPI and quad-output/quad-input SPI.</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>bit_aligned_in_3_wire</name>
                  <description>Data frame is bit aligned in 3-wire SPI</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>bit_aligned_in_standard</name>
                  <description>Data frame is bit aligned in standard SPI</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_BA_CCR</name>
          <description>SPI_BA_CCR</description>
          <addressOffset>0x44</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>CDR_N</name>
              <description>Clock Divide Rate (Master Mode Only) The SPI_SCLK is determined according to the following equation: SPI_CLK = Source_CLK / (2*(CDR_N + 1)).</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_BCC</name>
          <description>SPI Burst Control Register</description>
          <addressOffset>0x38</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FFFFFFF</resetMask>
          <fields>
            <field>
              <name>QUAD_EN</name>
              <description>Quad_Mode_EN 
0: Quad mode disable 
1: Quad mode enable Cannot be written when XCH=1. Note: Quad mode includes Quad-Input and Quad-Output.</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Quad mode disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Quad mode enable Cannot be written when XCH=1. Note: Quad mode includes Quad-Input and Quad-Output.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DRM</name>
              <description>Master Dual Mode RX Enable 
0: RX use single-bit mode 
1: RX use dual mode Cannot be written when XCH=1. It is only valid when Quad_Mode_EN=0.</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RX_use_single_bit</name>
                  <description>RX use single-bit mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RX_use_dual</name>
                  <description>RX use dual mode Cannot be written when XCH=1. It is only valid when Quad_Mode_EN=0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBC</name>
              <description>Master Dummy Burst Counter In master mode, this field specifies the burst number that should be sent before receive in dual SPI mode. The data does not care by the device. 
0: 0 burst 
1: 1 burst ... N: N bursts Cannot be written when XCH=1.</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STC</name>
              <description>Master Single Mode Transmit Counter In master mode, this field specifies the burst number that should be sent in single mode before automatically sending dummy burst. This is the first transmit counter in all bursts. 
0: 0 burst 
1: 1 burst ... N: N bursts Cannot be written when XCH=1.</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_CCR</name>
          <description>SPI Clock Rate Control Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x2</resetValue>
          <resetMask>0x1FFF</resetMask>
          <fields>
            <field>
              <name>DRS</name>
              <description>Divide Rate Select (Master Mode Only) 
0: Select Clock Divide Rate 1 
1: Select Clock Divide Rate 2 Cannot be written when XCH=1.</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Select_Clock_Divide_Rate_1</name>
                  <description>Select Clock Divide Rate 1</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Select_Clock_Divide_Rate_2</name>
                  <description>Select Clock Divide Rate 2 Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CDR1_M</name>
              <description>Clock Divide Rate 1 (Master Mode Only) The SPI_SCLK is determined according to the following equation: SPI_CLK = Source_CLK / (2^CDR1_M). Cannot be written when XCH=1.</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CDR2_N</name>
              <description>Clock Divide Rate 2 (Master Mode Only) The SPI_SCLK is determined according to the following equation: SPI_CLK = Source_CLK / (2*(CDR2_N + 1)). Cannot be written when XCH=1.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_FCR</name>
          <description>SPI FIFO Control Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x400001</resetValue>
          <resetMask>0xC1FFC1FF</resetMask>
          <fields>
            <field>
              <name>TX_FIFO_RST</name>
              <description>TX FIFO Reset Writing `1` to this bit will reset the control portion of the TX FIFO and auto clear to `0` when completing reset operation, writing to `0` has no effect.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TF_TEST_ENB</name>
              <description>TX Test Mode Enable 
0: Disable 
1: Enable Note: In normal mode, TX FIFO can only be read by SPI controller, writing `1` to this bit will switch TX FIFO read and write function to AHB bus. This bit is used to test the TX FIFO, donot set in normal operation and donot set RF_TEST and TF_TEST at the same time.</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable Note: In normal mode, TX FIFO can only be read by SPI controller, writing `1` to this bit will switch TX FIFO read and write function to AHB bus. This bit is used to test the TX FIFO, donot set in normal operation and donot set RF_TEST and TF_TEST at the same time.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TF_DRQ_EN</name>
              <description>TX FIFO DMA Request Enable 
0: Disable 
1: Enable</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_TRIG_LEVEL</name>
              <description>TX FIFO Empty Request Trigger Level</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RF_RST</name>
              <description>RXFIFO Reset Writing `1` to this bit will reset the control portion of the receiver FIFO, and auto clear to `0` when completing reset operation, writing `0` to this bit has no effect.</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RF_TEST</name>
              <description>RX Test Mode Enable 
0: Disable 
1: Enable Note: In normal mode, RX FIFO can only be written by SPI controller, writing `1` to this bit will switch RX FIFO read and write function to AHB bus. This bit is used to test the RX FIFO, donot set in normal operation and donot set RF_TEST and TF_TEST at the same time.</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable Note: In normal mode, RX FIFO can only be written by SPI controller, writing `1` to this bit will switch RX FIFO read and write function to AHB bus. This bit is used to test the RX FIFO, donot set in normal operation and donot set RF_TEST and TF_TEST at the same time.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RF_DRQ_EN</name>
              <description>RX FIFO DMA Request Enable 
0: Disable 
1: Enable</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_TRIG_LEVEL</name>
              <description>RX FIFO Ready Request Trigger Level</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_FSR</name>
          <description>SPI FIFO Status Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF0FFF0FF</resetMask>
          <fields>
            <field>
              <name>TB_WR</name>
              <description>TX FIFO Write Buffer Write Enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TB_CNT</name>
              <description>TX FIFO Write Buffer Counter These bits indicate the number of words in TX FIFO Write Buffer</description>
              <bitRange>[30:28]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TF_CNT</name>
              <description>TX FIFO Counter These bits indicate the number of words in TX FIFO 
0: 0 byte in TX FIFO 
1: 1 byte in TX FIFO ... 
64: 64 bytes in TX FIFO other: Reserved</description>
              <bitRange>[23:16]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_64</name>
                  <description>64 bytes in TX FIFO other: Reserved</description>
                  <value>64</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RB_WR</name>
              <description>RX FIFO Read Buffer Write Enable</description>
              <bitRange>[15:15]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RB_CNT</name>
              <description>RX FIFO Read Buffer Counter These bits indicate the number of words in RX FIFO Read Buffer</description>
              <bitRange>[14:12]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RF_CNT</name>
              <description>RX FIFO Counter These bits indicate the number of words in RX FIFO 
0: 0 byte in RX FIFO 
1: 1 byte in RX FIFO ... 
64: 64 bytes in RX FIFO other: Reserved</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_64</name>
                  <description>64 bytes in RX FIFO other: Reserved</description>
                  <value>64</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_GCR</name>
          <description>SPI Global Control Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x80</resetValue>
          <resetMask>0x80000083</resetMask>
          <fields>
            <field>
              <name>SRST</name>
              <description>Soft reset Writing `1` to this bit will clear the SPI controller, and auto clear to `0` when reset operation completes. Writing `0` has no effect.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TP_EN</name>
              <description>Transmit Pause Enable In master mode, it is used to control transmit state machine to stop smart burst sending when RX FIFO is full. 
0: Normal operation, ignore RXFIFO status 
1: Stop transmit data when RXFIFO full Cannot be written when XCH=1</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal operation, ignore RXFIFO status</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Stop</name>
                  <description>Stop transmit data when RXFIFO full Cannot be written when XCH=1</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MODE</name>
              <description>SPI Function Mode Select 
0: Slave mode 
1: Master mode Cannot be written when XCH=1</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Slave_mode</name>
                  <description>Slave mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Master_mode</name>
                  <description>Master mode Cannot be written when XCH=1</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EN</name>
              <description>SPI Module Enable Control 
0: Disable 
1: Enable After transforming from bit_mode to byte_mode, it must enable the SPI module again.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable After transforming from bit_mode to byte_mode, it must enable the SPI module again.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_IER</name>
          <description>SPI Interrupt Control Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3F77</resetMask>
          <fields>
            <field>
              <name>SS_INT_EN</name>
              <description>SSI Interrupt Enable Chip select signal (SSx) from valid state to invalid state 
0: Disable 
1: Enable</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TC_INT_EN</name>
              <description>Transfer Completed Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TF_UDR_INT_EN</name>
              <description>TXFIFO Underrun Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TF_OVF_INT_EN</name>
              <description>TX FIFO Overflow Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RF_UDR_INT_EN</name>
              <description>RXFIFO Underrun Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RF_OVF_INT_EN</name>
              <description>RX FIFO Overflow Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TF_FUL_INT_EN</name>
              <description>TX FIFO Full Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_EMP_INT_EN</name>
              <description>TX FIFO Empty Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_ERQ_INT_EN</name>
              <description>TX FIFO Empty Request Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RF_FUL_INT_EN</name>
              <description>RX FIFO Full Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_EMP_INT_EN</name>
              <description>RX FIFO Empty Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RF_RDY_INT_EN</name>
              <description>RX FIFO Ready Request Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_ISR</name>
          <description>SPI Interrupt Status Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x32</resetValue>
          <resetMask>0x3F77</resetMask>
          <fields>
            <field>
              <name>SSI</name>
              <description>SS Invalid Interrupt When SSI is 1, it indicates that SS has changed from valid state to invalid state. Writing 1 to this bit clears it.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>TC</name>
              <description>Transfer Completed In master mode, it indicates that all bursts specified by BC have been exchanged. In other condition, When set, this bit indicates that all the datas in TXFIFO have been loaded in the Shift register, and the Shift register has shifted out all the bits. Writing 1 to this bit clears it. 
0: Busy 
1: Transfer completed</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Busy</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Transfer</name>
                  <description>Transfer completed</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TF_UDF</name>
              <description>TXFIFO Underrun This bit is set when if the TXFIFO is underrun. Writing 1 to this bit clears it. 
0: TXFIFO is not underrun 
1: TXFIFO is underrun</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_underrun</name>
                  <description>TXFIFO is not underrun</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>underrun</name>
                  <description>TXFIFO is underrun</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TF_OVF</name>
              <description>TXFIFO Overflow This bit is set when if the TXFIFO is overflow. Writing 1 to this bit clears it. 
0: TXFIFO is not overflow 
1: TXFIFO is overflowed</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_overflow</name>
                  <description>TXFIFO is not overflow</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>overflowed</name>
                  <description>TXFIFO is overflowed</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_UDF</name>
              <description>RXFIFO Underrun When set, this bit indicates that RXFIFO has underrun. Writing 1 to this bit clears it.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>RX_OVF</name>
              <description>RXFIFO Overflow When set, this bit indicates that RXFIFO has overflowed. Writing 1 to this bit clears it. 
0: RXFIFO is available 
1: RXFIFO is overflowed</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>available</name>
                  <description>RXFIFO is available</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>overflowed</name>
                  <description>RXFIFO is overflowed</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_FULL</name>
              <description>TXFIFO Full This bit is set when if the TXFIFO is full . Writing 1 to this bit clears it. 
0: TXFIFO is not Full 
1: TXFIFO is Full</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_Full</name>
                  <description>TXFIFO is not Full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Full</name>
                  <description>TXFIFO is Full</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_EMP</name>
              <description>TXFIFO Empty This bit is set if the TXFIFO is empty. Writing 1 to this bit clears it. 
0: TXFIFO contains one or more words. 
1: TXFIFO is empty</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TXFIFO_contains</name>
                  <description>TXFIFO contains one or more words.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>empty</name>
                  <description>TXFIFO is empty</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_READY</name>
              <description>TXFIFO Ready 
0: TX_WL &gt; TX_TRIG_LEVEL 
1: TX_WL &lt;= TX_TRIG_LEVEL This bit is set any time if TX_WL &lt;= TX_TRIG_LEVEL. Writing `1` to this bit clears it. TX_WL is the water level of TXFIFO.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TX_WL__gt_</name>
                  <description>TX_WL &gt; TX_TRIG_LEVEL</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TX_WL__lt__equals_</name>
                  <description>TX_WL &lt;= TX_TRIG_LEVEL This bit is set any time if TX_WL &lt;= TX_TRIG_LEVEL. Writing `1` to this bit clears it. TX_WL is the water level of TXFIFO.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_FULL</name>
              <description>RXFIFO Full This bit is set when the RXFIFO is full . Writing 1 to this bit clears it. 
0: Not Full 
1: Full</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_Full</name>
                  <description>Not Full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Full</name>
                  <description>Full</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_EMP</name>
              <description>RXFIFO Empty This bit is set when the RXFIFO is empty . Writing 1 to this bit clears it. 
0: Not empty 
1: empty</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_empty</name>
                  <description>Not empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>empty</name>
                  <description>empty</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_RDY</name>
              <description>RXFIFO Ready 
0: RX_WL &lt; RX_TRIG_LEVEL 
1: RX_WL &gt;= RX_TRIG_LEVEL This bit is set any time if RX_WL &gt;= RX_TRIG_LEVEL. Writing `1` to this bit clears it. RX_WL is the water level of RXFIFO.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RX_WL__lt_</name>
                  <description>RX_WL &lt; RX_TRIG_LEVEL</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RX_WL__gt__equals_</name>
                  <description>RX_WL &gt;= RX_TRIG_LEVEL This bit is set any time if RX_WL &gt;= RX_TRIG_LEVEL. Writing `1` to this bit clears it. RX_WL is the water level of RXFIFO.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_MBC</name>
          <description>SPI Burst Counter Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFF</resetMask>
          <fields>
            <field>
              <name>MBC</name>
              <description>Master Burst Counter In master mode, this field specifies the total burst number. 
0: 0 burst 
1: 1 burst ... N: N bursts Cannot be written when XCH=1. Note: Total transfer data, includes the TXD, RXD and dummy burst.</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_MTC</name>
          <description>SPI Transmit Counter Register</description>
          <addressOffset>0x34</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFF</resetMask>
          <fields>
            <field>
              <name>MWTC</name>
              <description>Master Write Transmit Counter In master mode, this field specifies the burst number that should be sent to TXFIFO before automatically sending dummy burst. For saving bus bandwidth, the dummy burst (all zero bits or all one bits) is sent by SPI Controller automatically. 
0: 0 burst 
1: 1 burst ... N: N bursts Can`t be written when XCH=1.</description>
              <bitRange>[23:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_NDMA_MODE_CTL</name>
          <description>SPI Normal DMA Mode Control Register</description>
          <addressOffset>0x88</addressOffset>
          <resetValue>0xE5</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>DELAY_CYCLES_THE_COUNTS_OF_HOLD</name>
              <description>Delay Cycles The counts of hold cycles from DMA last signal high to dma_active high</description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_RBR</name>
          <description>SPI RX Bit Register</description>
          <addressOffset>0x4C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>VRB</name>
              <description>The Value of the Receive Bits This register is used to store the value of the received serial data frame. In the process of transmission, the LSB is transmitted first.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_RXD</name>
          <description>SPI RX Data Register</description>
          <addressOffset>0x300</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RDATA</name>
              <description>Receive Data This register can be accessed in byte, half-word or word unit by AHB. In byte accessing method, if there are data in RXFIFO, the top word is returned and the RXFIFO depth is decreased by 1. In half-word accessing method, two SPI bursts are returned and the RXFIFO depth is decreased by 2. In word accessing method, the four SPI bursts are returned and the RXFIFO depth is decreased by 4. Note: This address is readable-only if RF_TEST is `0`, and if RF_TEST is set to `1`, this address is readable and writable to test the RX FIFO through the AHB bus.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_TBR</name>
          <description>SPI TX Bit Register</description>
          <addressOffset>0x48</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>VTB</name>
              <description>The Value of the Transmit Bits This register is used to store the value of the transmitted serial data frame. In the process of transmission, the LSB is transmitted first.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_TCR</name>
          <description>SPI Transfer Control Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x87</resetValue>
          <resetMask>0x80007FFF</resetMask>
          <fields>
            <field>
              <name>XCH</name>
              <description>Exchange Burst In master mode it is used to start SPI burst 
0: Idle 
1: Initiates exchange. Writing `1` to this bit will start the SPI burst, and will auto clear after finishing the bursts transfer specified by BC. Writing `1` to SRST will also clear this bit. Writing `0` to this bit has no effect. Cannot be written when XCH=1.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Idle</name>
                  <description>Idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Initiates</name>
                  <description>Initiates exchange. Writing `1` to this bit will start the SPI burst, and will auto clear after finishing the bursts transfer specified by BC. Writing `1` to SRST will also clear this bit. Writing `0` to this bit has no effect. Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SDDM</name>
              <description>Sending Data Delay Mode 0:Normal sending 1:Delay sending Set the bit to "1" to make the data that should be sent with a delay of half cycle of SPI_CLK in dual IO mode for SPI mode 0. Cannot be written when XCH=1.</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDM</name>
              <description>Master Sample Data Mode 
0: Delay sample mode 
1: Normal sample mode In normal sample mode, SPI master samples the data at the correct edge for each SPI mode; In delay sample mode, SPI master samples data at the edge that is half cycle delayed by the correct edge defined in respective SPI mode. Cannot be written when XCH=1.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Delay_sample</name>
                  <description>Delay sample mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Normal_sample</name>
                  <description>Normal sample mode In normal sample mode, SPI master samples the data at the correct edge for each SPI mode; In delay sample mode, SPI master samples data at the edge that is half cycle delayed by the correct edge defined in respective SPI mode. Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FBS</name>
              <description>First Transmit Bit Select 
0: MSB first 
1: LSB first Cannot be written when XCH=1.</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MSB</name>
                  <description>MSB first</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LSB</name>
                  <description>LSB first Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SDC</name>
              <description>Master Sample Data Control Set this bit to `1` to make the internal read sample point with a delay of half cycle of SPI_CLK. It is used in high speed read operation to reduce the error caused by the time delay of SPI_CLK propagating between master and slave. 
0: Normal operation, do not delay internal read sample point 
1: Delay internal read sample point Cannot be written when XCH=1.</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal operation, do not delay internal read sample point</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Delay</name>
                  <description>Delay internal read sample point Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RPSM</name>
              <description>Rapids Mode Select Select rapid mode for high speed write. 
0: Normal write mode 
1: Rapid write mode Cannot be written when XCH=1.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>Normal write mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Rapid</name>
                  <description>Rapid write mode Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDB</name>
              <description>Dummy Burst Type 
0: The bit value of dummy SPI burst is zero 
1: The bit value of dummy SPI burst is one Cannot be written when XCH=1.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>zero</name>
                  <description>The bit value of dummy SPI burst is zero</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>one</name>
                  <description>The bit value of dummy SPI burst is one Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DHB</name>
              <description>Discard Hash Burst In master mode it controls whether discarding unused SPI bursts 
0: Receiving all SPI bursts in BC period 
1: Discard unused SPI bursts, only fetching the SPI bursts during dummy burst period. The bursts number is specified by TC. Cannot be written when XCH=1.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Receiving</name>
                  <description>Receiving all SPI bursts in BC period</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Discard</name>
                  <description>Discard unused SPI bursts, only fetching the SPI bursts during dummy burst period. The bursts number is specified by TC. Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SS_LEVEL</name>
              <description>When control SS signal manually (SPI_CTRL_REG.SS_CTRL==1), set this bit to `1` or `0` to control the level of SS signal. 
0: set SS to low 
1: set SS to high Cannot be written when XCH=1.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>set_SS_to_low</name>
                  <description>set SS to low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>set_SS_to_high</name>
                  <description>set SS to high Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SS_OWNER</name>
              <description>SS Output Owner Select Usually, controller sends SS signal automatically with data together. When this bit is set to 1, software must manually write SPI_CTL_REG.SS_LEVEL to 1 or 0 to control the level of SS signal. 
0: SPI controller 
1: Software Cannot be written when XCH=1.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SPI</name>
                  <description>SPI controller</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Software</name>
                  <description>Software Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SS_SEL</name>
              <description>SPI Chip Select Select one of four external SPI Master/Slave Devices 
00: SPI_SS0 will be asserted 
01: SPI_SS1 will be asserted 
10: SPI_SS2 will be asserted 
11: SPI_SS3 will be asserted Cannot be written when XCH=1.</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SPI_SS0</name>
                  <description>SPI_SS0 will be asserted</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI_SS1</name>
                  <description>SPI_SS1 will be asserted</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI_SS2</name>
                  <description>SPI_SS2 will be asserted</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI_SS3</name>
                  <description>SPI_SS3 will be asserted Cannot be written when XCH=1.</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SSCTL</name>
              <description>In master mode, this bit selects the output wave form for the SPI_SSx signal. Only valid when SS_OWNER = 0. 
0: SPI_SSx remains asserted between SPI bursts 
1: Negate SPI_SSx between SPI bursts Cannot be written when XCH=1.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SPI_SSx</name>
                  <description>SPI_SSx remains asserted between SPI bursts</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Negate</name>
                  <description>Negate SPI_SSx between SPI bursts Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SPOL</name>
              <description>SPI Chip Select Signal Polarity Control 
0: Active high polarity (0 = Idle) 
1: Active low polarity (1 = Idle) Cannot be written when XCH=1.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Active_high</name>
                  <description>Active high polarity (0 = Idle)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Active_low</name>
                  <description>Active low polarity (1 = Idle) Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CPOL</name>
              <description>SPI Clock Polarity Control 
0: Active high polarity (0 = Idle) 
1: Active low polarity (1 = Idle) Cannot be written when XCH=1.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Active_high</name>
                  <description>Active high polarity (0 = Idle)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Active_low</name>
                  <description>Active low polarity (1 = Idle) Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CPHA</name>
              <description>SPI Clock/Data Phase Control 
0: Phase 0 (Leading edge for sample data) 
1: Phase 1 (Leading edge for setup data) Cannot be written when XCH=1.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Phase_0</name>
                  <description>Phase 0 (Leading edge for sample data)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Phase_1</name>
                  <description>Phase 1 (Leading edge for setup data) Cannot be written when XCH=1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_TXD</name>
          <description>SPI TX Data Register</description>
          <addressOffset>0x200</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TDATA</name>
              <description>Transmit Data This register can be accessed in byte, half-word or word unit by AHB. In byte accessing method, if there are rooms in TXFIFO, one burst data is written to TXFIFO and the depth is increased by 1. In half-word accessing method, two SPI burst data are written and the TXFIFO depth is increased by 2. In word accessing method, four SPI burst data are written and the TXFIFO depth is increased by 4. Note: This address is writable-only if TF_TEST is `0`, and if TF_TEST is set to `1`, this address is readable and writable to test the TX FIFO through the AHB bus.</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SPI_WCR</name>
          <description>SPI Wait Clock Counter Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFFF</resetMask>
          <fields>
            <field>
              <name>SWC</name>
              <description>Dual mode direction switch wait clock counter (for master mode only). Cannot be written when XCH=1. 
0: No wait states inserted n: n SPI_SCLK wait states inserted Note: These bits control the number of wait states to be inserted before start dual data transfer in dual SPI mode. The SPI module counts SPI_SCLK by SWC for delaying next word data transfer.</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WCC</name>
              <description>Wait Clock Counter (In master mode) These bits control the number of wait states to be inserted in data transfers. The SPI module counts SPI_SCLK by WCC for delaying next word data transfer. 
0: No wait states inserted N: N SPI_SCLK wait states inserted</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="SPI0">
      <name>SPI1</name>
      <description>SPI1</description>
      <groupName>generic</groupName>
      <baseAddress>0x5011000</baseAddress>
      <access>read-write</access>
    </peripheral>
    <peripheral>
      <name>Thermal Sensor</name>
      <description>Thermal Sensor</description>
      <groupName>generic</groupName>
      <baseAddress>0x5070400</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>THS01_CDATA</name>
          <description>THS0 &amp; THS1 Calibration Data</description>
          <addressOffset>0xA0</addressOffset>
          <resetValue>0x8000800</resetValue>
          <resetMask>0xFFF0FFF</resetMask>
          <fields>
            <field>
              <name>THS1_CDATA</name>
              <description>Thermal Sensor1 calibration data</description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>THS0_CDATA</name>
              <description>Thermal Sensor0 calibration data</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>THS01_SHUTDOWN_CTRL</name>
          <description>THS0 &amp; THS1 Shutdown Threshold Control Register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x4E904E9</resetValue>
          <resetMask>0xFFF0FFF</resetMask>
          <fields>
            <field>
              <name>SHUT1_T_HOT</name>
              <description>Thermal Sensor1 shutdown threshold for hot temperature</description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SHUT0_T_HOT</name>
              <description>Thermal Sensor0 shutdown threshold for hot temperature</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>THS0_ALARM_CTRL</name>
          <description>THS0 Alarm Threshold Control Register</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0x5A00684</resetValue>
          <resetMask>0xFFF0FFF</resetMask>
          <fields>
            <field>
              <name>ALARM0_T_HOT</name>
              <description>Thermal Sensor0 alarm threshold for hot temperature</description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ALARM0_T_HYST</name>
              <description>Thermal Sensor0 alarm threshold for hysteresis temperature</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>THS0_DATA</name>
          <description>THS0 Data Register</description>
          <addressOffset>0xC0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF</resetMask>
          <fields>
            <field>
              <name>THS0_DATA</name>
              <description>Temperature measurement data of sensor0</description>
              <bitRange>[11:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>THS1_ALARM_CTRL</name>
          <description>THS1 Alarm Threshold Control Register</description>
          <addressOffset>0x44</addressOffset>
          <resetValue>0x5A00684</resetValue>
          <resetMask>0xFFF0FFF</resetMask>
          <fields>
            <field>
              <name>ALARM1_T_HOT</name>
              <description>Thermal Sensor1 alarm threshold for hot temperature</description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ALARM1_T_HYST</name>
              <description>Thermal Sensor1 alarm threshold for hysteresis temperature</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>THS1_DATA</name>
          <description>THS1 Data Register</description>
          <addressOffset>0xC4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF</resetMask>
          <fields>
            <field>
              <name>THS1_DATA</name>
              <description>Temperature measurement data of sensor1</description>
              <bitRange>[11:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>THS23_CDATA</name>
          <description>THS2 &amp; THS3 Calibration Data</description>
          <addressOffset>0xA4</addressOffset>
          <resetValue>0x8000800</resetValue>
          <resetMask>0xFFF0FFF</resetMask>
          <fields>
            <field>
              <name>THS3_CDATA</name>
              <description>Thermal Sensor3 calibration data</description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>THS2_CDATA</name>
              <description>Thermal Sensor2 calibration data</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>THS23_SHUTDOWN_CTRL</name>
          <description>THS2 &amp; THS3 Shutdown Threshold Control Register</description>
          <addressOffset>0x84</addressOffset>
          <resetValue>0x4E904E9</resetValue>
          <resetMask>0xFFF0FFF</resetMask>
          <fields>
            <field>
              <name>SHUT3_T_HOT</name>
              <description>Thermal Sensor3 shutdown threshold for hot temperature</description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SHUT2_T_HOT</name>
              <description>Thermal Sensor2 shutdown threshold for hot temperature</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>THS2_ALARM_CTRL</name>
          <description>THS2 Alarm Threshold Control Register</description>
          <addressOffset>0x48</addressOffset>
          <resetValue>0x5A00684</resetValue>
          <resetMask>0xFFF0FFF</resetMask>
          <fields>
            <field>
              <name>ALARM2_T_HOT</name>
              <description>Thermal Sensor2 alarm threshold for hot temperature</description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ALARM2_T_HYST</name>
              <description>Thermal Sensor2 alarm threshold for hysteresis temperature</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>THS2_DATA</name>
          <description>THS2 Data Register</description>
          <addressOffset>0xC8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF</resetMask>
          <fields>
            <field>
              <name>THS2_DATA</name>
              <description>Temperature measurement data of sensor2</description>
              <bitRange>[11:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>THS3_ALARM_CTRL</name>
          <description>THS3 Alarm Threshold Control Register</description>
          <addressOffset>0x4C</addressOffset>
          <resetValue>0x5A00684</resetValue>
          <resetMask>0xFFF0FFF</resetMask>
          <fields>
            <field>
              <name>ALARM3_T_HOT</name>
              <description>Thermal Sensor3 alarm threshold for hot temperature</description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ALARM3_T_HYST</name>
              <description>Thermal Sensor3 alarm threshold for hysteresis temperature</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>THS3_DATA</name>
          <description>THS3 Data Register</description>
          <addressOffset>0xCC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF</resetMask>
          <fields>
            <field>
              <name>THS3_DATA</name>
              <description>Temperature measurement data of sensor3</description>
              <bitRange>[11:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>THS_ALARM0_INTS</name>
          <description>THS_ALARM0_INTS</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>ALARM_OFF3_STS</name>
              <description>Alarm interrupt off pending for sensor3 Write `1` to clear this interrupt.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>ALARM_OFF2_STS</name>
              <description>Alarm interrupt off pending for sensor2 Write `1` to clear this interrupt.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>ALARM_OFF1_STS</name>
              <description>Alarm interrupt off pending for sensor1 Write `1` to clear this interrupt.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>ALARM_OFF0_STS</name>
              <description>Alarm interrupt off pending for sensor0 Write `1` to clear this interrupt.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>THS_ALARM_INTC</name>
          <description>THS Alarm Interrupt Control Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>ALARM_INT3_EN</name>
              <description>Selects alarm interrupt for sensor3 0:Disable 1:Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ALARM_INT2_EN</name>
              <description>Selects alarm interrupt for sensor2 0:Disable 1:Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ALARM_INT1_EN</name>
              <description>Selects alarm interrupt for sensor1 0:Disable 1:Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ALARM_INT0_EN</name>
              <description>Selects alarm interrupt for sensor0 0:Disable 1:Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>THS_ALARM_INTS</name>
          <description>THS Alarm Interrupt Status Register</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>ALARM_INT3_STS</name>
              <description>Alarm interrupt pending for sensor3 Write `1` to clear this interrupt.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>ALARM_INT2_STS</name>
              <description>Alarm interrupt pending for sensor2 Write `1` to clear this interrupt.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>ALARM_INT1_STS</name>
              <description>Alarm interrupt pending for sensor1 Write `1` to clear this interrupt.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>ALARM_INT0_STS</name>
              <description>Alarm interrupt pending for sensor0 Write `1` to clear this interrupt.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>THS_CTRL</name>
          <description>THS Control Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x1DF002F</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>FS_DIV</name>
              <description>ADC Sample Frequency Divider CLK_IN/(N+1) , N &gt; 0x17 The default value indicates 50 kHz.</description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TACQ</name>
              <description>ADC Acquire Time CLK_IN/(n+1)  The default value indicates 2us.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>THS_DATA_INTC</name>
          <description>THS Data Interrupt Control Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>THS3_DATA_IRQ_EN</name>
              <description>Selects temperature measurement data of sensor3 0:Disable 1:Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>THS2_DATA_IRQ_EN</name>
              <description>Selects temperature measurement data of sensor2 0:Disable 1:Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>THS1_DATA_IRQ_EN</name>
              <description>Selects temperature measurement data of sensor1 0:Disable 1:Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>THS0_DATA_IRQ_EN</name>
              <description>Selects temperature measurement data of sensor0 0:Disable 1:Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>THS_DATA_INTS</name>
          <description>THS Data Interrupt Status Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>THS3_DATA_IRQ</name>
              <description>_STS Data interrupt status for sensor3 Write `1` to clear this interrupt.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>THS2_DATA_IRQ</name>
              <description>_STS Data interrupt status for sensor2 Write `1` to clear this interrupt.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>THS1_DATA_IRQ</name>
              <description>_STS Data interrupt status for sensor1 Write `1` to clear this interrupt.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>THS0_DATA_IRQ</name>
              <description>_STS Data interrupt status for sensor0 Write `1` to clear this interrupt.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>THS_EN</name>
          <description>THS Enable Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>THS3_EN</name>
              <description>Enable temperature measurement sensor3 0:Disable 1:Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>THS2_EN</name>
              <description>Enable temperature measurement sensor2 0:Disable 1:Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>THS1_EN</name>
              <description>Enable temperature measurement sensor1 0:Disable 1:Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>THS0_EN</name>
              <description>Enable temperature measurement sensor0 0:Disable 1:Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>THS_FILTER</name>
          <description>THS Median Filter Control Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>FILTER_EN</name>
              <description>Filter Enable 
0: Disable 
1: Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FILTER_TYPE</name>
              <description>Average Filter Type 
00: 2 
01: 4 
10: 8 
11: 16</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_16</name>
                  <description>16</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>THS_PER</name>
          <description>THS Period Control Register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x3A000</resetValue>
          <resetMask>0xFFFFF000</resetMask>
          <fields>
            <field>
              <name>THERMAL_PER</name>
              <description>4096*(n+1)/CLK_IN The default value indicates 10ms.</description>
              <bitRange>[31:12]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>THS_SHUT_INTC</name>
          <description>THS Shut Interrupt Control Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>SHUT_INT3_EN</name>
              <description>Selects shutdown interrupt for sensor3 0:Disable 1:Enable</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SHUT_INT2_EN</name>
              <description>Selects shutdown interrupt for sensor2 0:Disable 1:Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SHUT_INT1_EN</name>
              <description>Selects shutdown interrupt for sensor1 0:Disable 1:Enable</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SHUT_INT0_EN</name>
              <description>Selects shutdown interrupt for sensor0 0:Disable 1:Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>THS_SHUT_INTS</name>
          <description>THS Shut Interrupt Status Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>SHUT_INT3_STS</name>
              <description>Shutdown interrupt status for sensor3 Write `1` to clear this interrupt.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>SHUT_INT2_STS</name>
              <description>Shutdown interrupt status for sensor2 Write `1` to clear this interrupt.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>SHUT_INT1_STS</name>
              <description>Shutdown interrupt status for sensor1 Write `1` to clear this interrupt.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>SHUT_INT0_STS</name>
              <description>Shutdown interrupt status for sensor0 Write `1` to clear this interrupt.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TSC</name>
      <description>TSC</description>
      <groupName>generic</groupName>
      <baseAddress>0x5060000</baseAddress>
      <access>read-write</access>
      <registers>
        <cluster>
          <name>TSC</name>
          <addressOffset>0x0</addressOffset>
          <register>
            <name>TSC_PCTLR</name>
            <description>TSC Port Control Register</description>
            <addressOffset>0x10</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x1</resetMask>
            <fields>
              <field>
                <name>TS_IN_PORT0_CTRL</name>
                <description>TSInPort0Ctrl TS Input Port0 Control 0 : SPI 1 : SSI</description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>TSC_PPARR</name>
            <description>TSC Port Parameter Register</description>
            <addressOffset>0x14</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x1F</resetMask>
            <fields>
              <field>
                <name>TS_INPUT_PORT0_SSI_DATA</name>
                <description>TS Input Port0 SSI Data Order 
0: MSB first for one byte data 
1: LSB first for one byte data</description>
                <bitRange>[4:4]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>MSB</name>
                    <description>MSB first for one byte data</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>LSB</name>
                    <description>LSB first for one byte data</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TS_INPUT_PORT0_CLOCK_SIGNAL</name>
                <description>TS Input Port0 CLOCK Signal Polarity 
0: Rise edge capturing 
1: Fall edge capturing</description>
                <bitRange>[3:3]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Rise_edge</name>
                    <description>Rise edge capturing</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Fall_edge</name>
                    <description>Fall edge capturing</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TS_INPUT_PORT0_ERROR_SIGNAL</name>
                <description>TS Input Port0 ERROR Signal Polarity 
0: High level active 
1: Low level active</description>
                <bitRange>[2:2]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>High_level</name>
                    <description>High level active</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Low_level</name>
                    <description>Low level active</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TS_INPUT_PORT0_DVALID_SIGNAL</name>
                <description>TS Input Port0 DVALID Signal Polarity 
0: High level active 
1: Low level active</description>
                <bitRange>[1:1]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>High_level</name>
                    <description>High level active</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Low_level</name>
                    <description>Low level active</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>TS_INPUT_PORT0_PSYNC_SIGNAL</name>
                <description>TS Input Port0 PSYNC Signal Polarity 
0: High level active 
1: Low level active</description>
                <bitRange>[0:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>High_level</name>
                    <description>High level active</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Low_level</name>
                    <description>Low level active</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>TSC_TSFMUXR</name>
            <description>TSC TSF Input Multiplex Control Register</description>
            <addressOffset>0x20</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xF</resetMask>
            <fields>
              <field>
                <name>TSF0_INPUT_MUX_CTRL</name>
                <description>TSF0InputMuxCtrl TSF0 Input Multiplex Control 
0000: Data from TSG 
0001: Data from TS IN Port0 Others : Reserved</description>
                <bitRange>[3:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Data_from_TSG</name>
                    <description>Data from TSG</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Data_from_TS</name>
                    <description>Data from TS IN Port0 Others : Reserved</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
        </cluster>
        <cluster>
          <name>TSD</name>
          <addressOffset>0x0</addressOffset>
          <register>
            <name>TSD_CTLR</name>
            <description>TSD Control Register</description>
            <addressOffset>0x0</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x10003</resetMask>
            <fields>
              <field>
                <name>TS</name>
                <description>Descramble Flag Clear 
0: Clear 
1: Not clear</description>
                <bitRange>[16:16]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Clear</name>
                    <description>Clear</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Not_clear</name>
                    <description>Not clear</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>DESC_ARITH</name>
                <description>DescArith Descramble Arithmetic 
00: DVB CSA V1.1 
01: DVB CSA V2.1 Others: Reserved</description>
                <bitRange>[1:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>DVB_CSA_V1_point_1</name>
                    <description>DVB CSA V1.1</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>DVB_CSA_V2_point_1</name>
                    <description>DVB CSA V2.1 Others: Reserved</description>
                    <value>0b01</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>TSD_CWIR</name>
            <description>TSD Control Word Index Register</description>
            <addressOffset>0x1C</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x7F</resetMask>
            <fields>
              <field>
                <name>CWI</name>
                <description>Control Word Index This value is the control index for control word access. Range is from 0x0 to 0x7.</description>
                <bitRange>[6:4]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>CWII</name>
                <description>Control Word Internal Index 
0000: Odd Control Word 1ST 32-bit, OCW[31:0]; 
0001: Odd Control Word 2ND 32-bit, OCW[63:32]; 
0100: Even Control Word 1ST 32-bit, ECW[31:0]; 
0101: Even Control Word 2ND 32-bit, ECW[63:32]; Others: Reserved</description>
                <bitRange>[3:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Odd_Control_Word_1ST</name>
                    <description>Odd Control Word 1ST 32-bit, OCW[31:0];</description>
                    <value>0b0000</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Odd_Control_Word_2ND</name>
                    <description>Odd Control Word 2ND 32-bit, OCW[63:32];</description>
                    <value>0b0001</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Even_Control_Word_1ST</name>
                    <description>Even Control Word 1ST 32-bit, ECW[31:0];</description>
                    <value>0b0100</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Even_Control_Word_2ND</name>
                    <description>Even Control Word 2ND 32-bit, ECW[63:32]; Others: Reserved</description>
                    <value>0b0101</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>TSD_CWR</name>
            <description>TSD Control Word Register</description>
            <addressOffset>0x20</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>CWD</name>
                <description>Content of Control Word corresponding to the TSD_CWIR value</description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
        </cluster>
        <cluster>
          <name>TSF</name>
          <addressOffset>0x0</addressOffset>
          <register>
            <name>TSF_CBBAR</name>
            <description>TSF Channel Buffer Base Address Register</description>
            <addressOffset>0x50</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>TSF_BUF_B_ADDR</name>
                <description>TSFBufBAddr Data Buffer Base Address for Channel It is 4-word (16 bytes) align address. The LSB four bits should be zero.</description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>TSF_CBRPR</name>
            <description>TSF Channel Buffer Read Pointer Register</description>
            <addressOffset>0x5C</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x1FFFFF</resetMask>
            <fields>
              <field>
                <name>BUFRDPTR</name>
                <description>BufRdPtr Data Buffer Read Pointer (in Bytes) This pointer should be changed by software after the data of buffer is read.</description>
                <bitRange>[20:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>TSF_CBSZR</name>
            <description>TSF Channel Buffer Size Register</description>
            <addressOffset>0x54</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x31FFFFF</resetMask>
            <fields>
              <field>
                <name>CHDMA_INT_THD</name>
                <description>CHDMAIntThd DMA Interrupt Threshold for Channel The unit is TS packet size. When received packet (has also stored in DRAM) size is beyond (&gt;=) threshold value, the corresponding channel interrupt is generated to CPU. TSC should count the new received packet again, when exceed the specified threshold value, one new interrupt is generated again. 
00: 1/2 data buffer packet size 
01: 1/4 data buffer packet size 
10: 1/8 data buffer packet size 
11: 1/16 data buffer packet size</description>
                <bitRange>[25:24]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_1_slash_2_data</name>
                    <description>1/2 data buffer packet size</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_1_slash_4_data</name>
                    <description>1/4 data buffer packet size</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_1_slash_8_data</name>
                    <description>1/8 data buffer packet size</description>
                    <value>0b10</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_1_slash_16_data</name>
                    <description>1/16 data buffer packet size</description>
                    <value>0b11</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>CH_BUF_PKT_SZ</name>
                <description>CHBufPktSz Data Buffer Packet Size for Channel The exact buffer size of buffer is N+1 bytes. The maximum buffer size is 2 MB. This size should be 4-word (16 bytes) aligned. The LSB four bits should be zero.</description>
                <bitRange>[20:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>TSF_CBWPR</name>
            <description>TSF Channel Buffer Write Pointer Register</description>
            <addressOffset>0x58</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x1FFFFF</resetMask>
            <fields>
              <field>
                <name>BUFWRPTR</name>
                <description>BufWrPtr Data Buffer Write Pointer (in Bytes) This value is changed by hardware, when data is filled into buffer, this pointer is increased. And this pointer can be set by software, but it should not be changed by software during the corresponding channel is enabled.</description>
                <bitRange>[20:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>TSF_CCWIR</name>
            <description>TSF Channel CW Index Register</description>
            <addressOffset>0x48</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x7</resetMask>
            <fields>
              <field>
                <name>CWIND</name>
                <description>Related Control Word Index Index to the control word used by this channel when Descramble Enable of this channel enable. This value is useless when the corresponding Descramble Enable is `0`.</description>
                <bitRange>[2:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>TSF_CDER</name>
            <description>TSF Channel Descramble Enable Register</description>
            <addressOffset>0x38</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>DESCEN</name>
                <description>Descramble Enable for Channel 0~31 
0: Disable 
1: Enable These bits should not be changed during the corresponding channel enable.</description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>TSF_CENR</name>
            <description>TSF Channel Enable Register</description>
            <addressOffset>0x30</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>FILTEREN</name>
                <description>Filter Enable for Channel 0~31 
0: Disable 
1: Enable From Disable to Enable, internal status of the corresponding filter channel will be reset.</description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>TSF_CINDR</name>
            <description>TSF Channel Index Register</description>
            <addressOffset>0x3C</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x8000001F</resetMask>
            <fields>
              <field>
                <name>PES_DESCRAM_ENABLE</name>
                <description>1: enable 
0: disable</description>
                <bitRange>[31:31]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>enable</name>
                    <description>enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>disable</name>
                    <description>disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>CHIND</name>
                <description>Channel Index This value is the channel index for channel private registers access. Range is from 0x00 to 0x1f. Address range of channel private registers is 0x40~0x7f.</description>
                <bitRange>[4:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>TSF_CPER</name>
            <description>TSF Channel PES Enable Register</description>
            <addressOffset>0x34</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>PESEN</name>
                <description>PES Packet Enable for Channel 0~31 
0: Disable 
1: Enable These bits should not be changed during the corresponding channel enable.</description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>TSF_CPIDR</name>
            <description>TSF Channel PID Register</description>
            <addressOffset>0x4C</addressOffset>
            <resetValue>0x1FFF0000</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>PIDMSK</name>
                <description>Filter PID Mask for Channel</description>
                <bitRange>[31:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>PIDVAL</name>
                <description>Filter PID value for Channel</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>TSF_DIER</name>
            <description>TSF DMA Interrupt Enable Register</description>
            <addressOffset>0x10</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>DMAIE</name>
                <description>DMA Interrupt Enable DMA interrupt enable bits for channel 0~31.</description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>TSF_DISR</name>
            <description>TSF DMA Interrupt Status Register</description>
            <addressOffset>0x18</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>DMAIS</name>
                <description>DMA Interrupt Status DMA interrupt Status bits for channel 0~31. Set by hardware, and can be cleared by software writing `1`. When both these bits and the corresponding DMA Interrupt Enable bits set, the TSF interrupt will generate.</description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
              </field>
            </fields>
          </register>
          <register>
            <name>TSF_OIER</name>
            <description>TSF Overlap Interrupt Enable Register</description>
            <addressOffset>0x14</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>OLPIE</name>
                <description>Overlap Interrupt Enable Overlap interrupt enable bits for channel 0~31.</description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>TSF_OISR</name>
            <description>TSF Overlap Interrupt Status Register</description>
            <addressOffset>0x1C</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>OLPIS</name>
                <description>Overlap Interrupt Status Overlap interrupt Status bits for channel 0~31. Set by hardware, and can be cleared by software writing `1`. When both these bits and the corresponding Overlap Interrupt Enable bits set, the TSF interrupt will generate.</description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
                <modifiedWriteValues>oneToClear</modifiedWriteValues>
              </field>
            </fields>
          </register>
          <register>
            <name>TSF_PCRCR</name>
            <description>TSF PCR Control Register</description>
            <addressOffset>0x20</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x11F01</resetMask>
            <fields>
              <field>
                <name>PCRDE</name>
                <description>PCR Detecting Enable 
0: Disable 
1: Enable</description>
                <bitRange>[16:16]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>Disable</name>
                    <description>Disable</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>Enable</name>
                    <description>Enable</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>PCRCIND</name>
                <description>Channel Index m for Detecting PCR packet (m from 0 to 31)</description>
                <bitRange>[12:8]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>PCRLSB</name>
                <description>PCR Contest LSB 1 bit--PCR[0].</description>
                <bitRange>[0:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>TSF_PCRDR</name>
            <description>TSF PCR Data Register</description>
            <addressOffset>0x24</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>PCRMSB</name>
                <description>PCR Data High 32 bits--PCR[33:1].</description>
                <bitRange>[31:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>TSF_PPR</name>
            <description>TSF Packet Parameter Register</description>
            <addressOffset>0x4</addressOffset>
            <resetValue>0x470000</resetValue>
            <resetMask>0xFFFF0303</resetMask>
            <fields>
              <field>
                <name>LOST_SYNC_THD</name>
                <description>LostSyncThd Lost Sync Packet Threshold It is used for packet sync lost by checking the value of sync byte.</description>
                <bitRange>[31:28]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>SYNCTHD</name>
                <description>SyncThd Sync Packet Threshold It is used for packet sync by checking the value of sync byte.</description>
                <bitRange>[27:24]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>SYNC_BYTE_VAL</name>
                <description>SyncByteVal Sync Byte Value This is the value of sync byte used in the TS Packet.</description>
                <bitRange>[23:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>SYNCMTHD</name>
                <description>SyncMthd Packet Sync Method 
00: By PSYNC signal 
01: By sync byte 
10: By both PSYNC and Sync Byte 
11: Reserved</description>
                <bitRange>[9:8]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>By_PSYNC</name>
                    <description>By PSYNC signal</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>By_sync</name>
                    <description>By sync byte</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>By_both</name>
                    <description>By both PSYNC and Sync Byte</description>
                    <value>0b10</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>PKTSIZE</name>
                <description>PktSize Packet Size Byte size for one TS packet 
00: 188 bytes 
01: 192 bytes 
10: 204 bytes 
11: Reserved</description>
                <bitRange>[1:0]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_188</name>
                    <description>188 bytes</description>
                    <value>0b00</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_192</name>
                    <description>192 bytes</description>
                    <value>0b01</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_204</name>
                    <description>204 bytes</description>
                    <value>0b10</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
        </cluster>
        <cluster>
          <name>TSG</name>
          <addressOffset>0x0</addressOffset>
          <register>
            <name>TSG_BBAR</name>
            <description>TSG Buffer Base Address Register</description>
            <addressOffset>0x10</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>TSG_BUF_BASE</name>
                <description>TSGBufBase Buffer Base Address This value is a start address of TSG buffer. NOTE This value should be 4-word (16 bytes) align, and the lowest 4-bit of this value should be zero.</description>
                <bitRange>[31:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>TSG_BPR</name>
            <description>TSG Buffer Pointer Register</description>
            <addressOffset>0x18</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFF</resetMask>
            <fields>
              <field>
                <name>TSG_BUF_PTR</name>
                <description>TSGBufPtr Data Buffer Pointer for TS Generator Current TS generator data buffer read pointer (in byte unit)</description>
                <bitRange>[23:0]</bitRange>
                <access>read-only</access>
              </field>
            </fields>
          </register>
          <register>
            <name>TSG_BSZR</name>
            <description>TSG Buffer Size Register</description>
            <addressOffset>0x14</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFF</resetMask>
            <fields>
              <field>
                <name>TSG_BUF_SIZE</name>
                <description>TSGBufSize Data Buffer Size for TS Generator It is in byte unit. The size should be 4-word (16 bytes) align, and the lowest 4 bits should be zero.</description>
                <bitRange>[23:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>TSG_CCR</name>
            <description>TSG Clock Control Register</description>
            <addressOffset>0xC</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFFFF</resetMask>
            <fields>
              <field>
                <name>TSGCDF_N</name>
                <description>TSG Clock Divide Factor (N) The Numerator part of TSG Clock Divisor Factor.</description>
                <bitRange>[31:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>TSGCDF_D</name>
                <description>TSG Clock Divide Factor (D) The Denominator part of TSG Clock Divisor Factor. Frequency of output clock: Fo = (Fi*(N+1))/(8*(D+1)). Fi is the input special clock of TSC, and D must not less than N.</description>
                <bitRange>[15:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>TSG_PPR</name>
            <description>TSG Packet Parameter Register</description>
            <addressOffset>0x4</addressOffset>
            <resetValue>0x470000</resetValue>
            <resetMask>0xFF0083</resetMask>
            <fields>
              <field>
                <name>SYNC_BYTE_VAL</name>
                <description>SyncByteVal Sync Byte Value This is the value of sync byte used in the TS Packet.</description>
                <bitRange>[23:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>SYNC_BYTE_POS</name>
                <description>SyncBytePos Sync Byte Position 
0: The 1st byte position 
1: The 5th byte position This bit is only used for 192 bytes packet size.</description>
                <bitRange>[7:7]</bitRange>
                <access>read-write</access>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>_1st</name>
                    <description>The 1st byte position</description>
                    <value>0b0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>_5th</name>
                    <description>The 5th byte position This bit is only used for 192 bytes packet size.</description>
                    <value>0b1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>PKTSIZE</name>
                <description>PktSize Packet Size Byte Size for one TS packet 
0: 188 bytes Others: Reserved</description>
                <bitRange>[1:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
        </cluster>
        <register>
          <name>TSC_INT_STATUS</name>
          <description>TSC_INT_STATUS</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x10001</resetMask>
          <fields>
            <field>
              <name>TSG</name>
              <description>Interrupt Global Status When all TSG interrupt status bits are cleared ,this bit will be cleared by hardware.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TSF0</name>
              <description>Interrupt Global Status When all TSF0 interrupt status bits are cleared ,this bit will be cleared by hardware.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TSF_CSR</name>
          <description>TSF_CSR</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x105</resetMask>
          <fields>
            <field>
              <name>CHANNEL</name>
              <description>Channel Change PID Request This bit is used to send a request to hardware for changing the PID of the channel.It will be cleared by hardware when the channel changing finish. Writing `0` has no effect.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TSF</name>
              <description>Enable 
00: Disable TSF Input 
01: Enable TSF Input</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>R/W</name>
              <description>0 TSFGSRF TSF Global Soft Reset Writing `1` by software will reset all status and state machine of TSF. And it is cleared by hardware after finish reset. Writing `0` by software has no effect.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TSF_IESR</name>
          <description>TSF_IESR</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF000F</resetMask>
          <fields>
            <field>
              <name>TSFFOIE</name>
              <description>TS PID Filter (TSF) Internal FIFO Overrun Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TSFPPDIE</name>
              <description>TS PCR Packet Detect Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TSFCOIE</name>
              <description>TS PID Filter (TSF) Channel Overlap Interrupt Global Enable 
0: Disable 
1: Enable</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TSFCDIE</name>
              <description>TS PID Filter (TSF) Channel DMA Interrupt Global Enable 
0: Disable 
1: Enable</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TSFFOIS</name>
              <description>TS PID Filter (TSF) Internal FIFO Overrun Status Write `1` to clear.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>TSFPPDIS</name>
              <description>TS PCR Packet Found Status When it is `1`, one TS PCR Packet is found. Write `1` to clear.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>TSFCOIS</name>
              <description>TS PID Filter (TSF) Channel Overlap Status It is global status for 32 channel. It would clear to zero after all channels status bits are cleared.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TSFCDIS</name>
              <description>TS PID Filter (TSF) Channel DMA Status It is global status for 32 channel. It would clear to zero after all channels status bits are cleared.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TSG_CSR</name>
          <description>TSG_CSR</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3000307</resetMask>
          <fields>
            <field>
              <name>TSGSTS</name>
              <description>TSGSts Status for TS Generator 
00: IDLE state 
01: Running state 
10: PAUSE state Others: Reserved</description>
              <bitRange>[25:24]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IDLE</name>
                  <description>IDLE state</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Running</name>
                  <description>Running state</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PAUSE</name>
                  <description>PAUSE state Others: Reserved</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TSGL_BUF_MODE</name>
              <description>TSGLBufMode Loop Buffer Mode When set to `1`, the TSG external buffer is in loop mode.</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TSG_SYNC_BYTE_CHK_EN</name>
              <description>TSGSyncByteChkEn Sync Byte Check Enable Enable/Disable check SYNC byte for receiving new packet 
0: Disable 
1: Enable If enable check SYNC byte and an error SYNC byte is receiver, TS Generator would come into PAUSE state. If the correspond interrupt is enabled, the interrupt would happen.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable If enable check SYNC byte and an error SYNC byte is receiver, TS Generator would come into PAUSE state. If the correspond interrupt is enabled, the interrupt would happen.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TSG_PAUSE_BIT</name>
              <description>TSGPauseBit Pause Bit for TS Generator Write `1` to pause TS Generator. TS Generator would stop fetch new data from DRAM. After finished this operation, this bit will clear to zero by hardware. In PAUSE state, write `1` to resume this state.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TSG_STOP_BIT</name>
              <description>TSGStopBit Stop Bit for TS Generator Write `1` to stop TS Generator. TS Generator would stop fetch new data from DRAM. The data already in its FIFO should be sent to TS filter. After finished this operation, this bit will clear to zero by hardware.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TSG_START_BIT</name>
              <description>TSGStartBit Start Bit for TS Generator Write `1` to start TS Generator. TS Generator would fetch data from DRAM and generate SPI stream to TS filter. This bit will clear to zero by hardware after TS Generator is running.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TSG_IESR</name>
          <description>TSG_IESR</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF000F</resetMask>
          <fields>
            <field>
              <name>TSGENDIE</name>
              <description>TSGEndIE TS Generator (TSG) End Interrupt Enable 
0: Disable 
1: Enable If set this bit, the interrupt would assert to CPU when all data in external DRAM are sent to TS PID filter.</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable If set this bit, the interrupt would assert to CPU when all data in external DRAM are sent to TS PID filter.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TSGFFIE</name>
              <description>TS Generator (TSG) Full Finish Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TSGHFIE</name>
              <description>TS Generator (TSG) Half Finish Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TSG_ERR_SYNC_BYTE_IE</name>
              <description>TSGErrSyncByteIE TS Generator (TSG) Error Sync Byte Interrupt Enable 
0: Disable 
1: Enable</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TSG_END_STS</name>
              <description>TSGEndSts TS Generator (TSG) End Status Write `1` to clear.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>TSGFFSTS</name>
              <description>TSGFFSts TS Generator (TSG) Full Finish Status Write `1` to clear.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>TSGHFSTS</name>
              <description>TSGHFSts TS Generator (TSG) Half Finish Status Write `1` to clear.</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>TSG_ERR_SYNC_BYTE_STS</name>
              <description>TSGErrSyncByteSts TS Generator (TSG) Error Sync Byte Status Write `1` to clear.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="TSC">
      <name>TSG</name>
      <description>TSG</description>
      <groupName>generic</groupName>
      <baseAddress>0x5060040</baseAddress>
      <access>read-write</access>
    </peripheral>
    <peripheral derivedFrom="TSC">
      <name>TSF</name>
      <description>TSF</description>
      <groupName>generic</groupName>
      <baseAddress>0x5060100</baseAddress>
      <access>read-write</access>
    </peripheral>
    <peripheral derivedFrom="TSC">
      <name>TSD</name>
      <description>TSD</description>
      <groupName>generic</groupName>
      <baseAddress>0x5060180</baseAddress>
      <access>read-write</access>
    </peripheral>
    <peripheral>
      <name>TVE_TOP</name>
      <description>TVE_TOP</description>
      <groupName>generic</groupName>
      <baseAddress>0x6520000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>TVE_DAC_CFG0</name>
          <description>TV Encoder DAC CFG0 Register</description>
          <addressOffset>0x28</addressOffset>
          <resetValue>0x80004200</resetValue>
          <resetMask>0x83FFF311</resetMask>
          <fields>
            <field>
              <name>DAC_CLOCK_INVERT</name>
              <description>0: Not invert 
1: Invert</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CALI_IN</name>
              <description></description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LOW_BIAS</name>
              <description>500uA to 4mA</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BIAS_EXT_SEL</name>
              <description>0: disable 
1: enable (A_SEL_BIAS_ADDA)</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>enable (A_SEL_BIAS_ADDA)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BIAS_INT_SEL</name>
              <description>0: disable 
1: enable (A_SEL_BIAS_RES)</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>enable (A_SEL_BIAS_RES)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BIAS_REF_INT_EN</name>
              <description>0: disable 
1: enable (A_EN_RESREF)</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>enable (A_EN_RESREF)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAC_EN</name>
              <description>0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_DAC_CFG1</name>
          <description>TV Encoder DAC CFG1 Register</description>
          <addressOffset>0x2C</addressOffset>
          <resetValue>0x23A</resetValue>
          <resetMask>0x33F</resetMask>
          <fields>
            <field>
              <name>REF_EXT_SEL</name>
              <description>0: disable 
1: enable (A_SEL_DETREF_LDO)</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>enable (A_SEL_DETREF_LDO)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>REF_INT_SEL</name>
              <description>0: disable 
1: enable (A_SEL_DETREF_RES)</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>enable (A_SEL_DETREF_RES)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>REF2_SEL</name>
              <description>00: 0.25V 
01: 0.30V 
10: 0.35V 
11: 0.40V (a_refslct2&lt;1:0&gt;)</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_0_point_25V</name>
                  <description>0.25V</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_30V</name>
                  <description>0.30V</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_35V</name>
                  <description>0.35V</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_40V</name>
                  <description>0.40V (a_refslct2&lt;1:0&gt;)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>REF1_SEL</name>
              <description>0000: 0.50V 
0001: 0.55V 
0010: 0.60V 
0011: 0.65V 
0100: 0.70V 
0101: 0.75V 
0110: 0.80V 
0111: 0.85V 
1000: 0.90V 
1001: 0.95V 
1010: 1.00V 
1011: 1.05V 
1100: 1.10V 
1101: 1.15V 
1110: 1.20V 
1111: 1.25V (a_refslct1&lt;3:0&gt;) The reference voltage is used for hot plug detect function.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_0_point_50V</name>
                  <description>0.50V</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_55V</name>
                  <description>0.55V</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_60V</name>
                  <description>0.60V</description>
                  <value>0b0010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_65V</name>
                  <description>0.65V</description>
                  <value>0b0011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_70V</name>
                  <description>0.70V</description>
                  <value>0b0100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_75V</name>
                  <description>0.75V</description>
                  <value>0b0101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_80V</name>
                  <description>0.80V</description>
                  <value>0b0110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_85V</name>
                  <description>0.85V</description>
                  <value>0b0111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_90V</name>
                  <description>0.90V</description>
                  <value>0b1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_95V</name>
                  <description>0.95V</description>
                  <value>0b1001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_00V</name>
                  <description>1.00V</description>
                  <value>0b1010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_05V</name>
                  <description>1.05V</description>
                  <value>0b1011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_10V</name>
                  <description>1.10V</description>
                  <value>0b1100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_15V</name>
                  <description>1.15V</description>
                  <value>0b1101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_20V</name>
                  <description>1.20V</description>
                  <value>0b1110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_25V</name>
                  <description>1.25V (a_refslct1&lt;3:0&gt;) The reference voltage is used for hot plug detect function.</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_DAC_CFG2</name>
          <description>TV Encoder DAC CFG2 Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x10</resetValue>
          <resetMask>0x1FFF</resetMask>
          <fields>
            <field>
              <name>AB</name>
              <description>( I config output current for different peak voltage)</description>
              <bitRange>[12:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>S2S1</name>
              <description></description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>R_SET</name>
              <description></description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_DAC_CFG3</name>
          <description>TV Encoder DAC CFG2 Register</description>
          <addressOffset>0x34</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FF0001</resetMask>
          <fields>
            <field>
              <name>FORCE_DATA_SET</name>
              <description>Force DAC input data</description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FORCE_DATA_EN</name>
              <description>0:DAC input data from TVE 
1: DAC input data from FORCE_DATA_SET</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DAC</name>
                  <description>DAC input data from FORCE_DATA_SET</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_DAC_MAP</name>
          <description>TV Encoder DAC MAP Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x73</resetMask>
          <fields>
            <field>
              <name>DAC_MAP</name>
              <description>000: OUT0 Others: Reserved</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OUT0</name>
                  <description>OUT0 Others: Reserved</description>
                  <value>0b000</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAC_SEL</name>
              <description>00: Reserved 
01: TVE0 
10: Reserved 
11: Reserved</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TVE0</name>
                  <description>TVE0</description>
                  <value>0b01</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_DAC_STATUS</name>
          <description>TV Encoder DAC STAUTS Register</description>
          <addressOffset>0x24</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>DAC_STATUS</name>
              <description>00: Unconnected 
01: Connected 
11: Short to ground 
10: Reserved</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Unconnected</name>
                  <description>Unconnected</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Connected</name>
                  <description>Connected</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Short</name>
                  <description>Short to ground</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_DAC_TEST</name>
          <description>TV Encoder DAC TEST Register</description>
          <addressOffset>0xF0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FF0031</resetMask>
          <fields>
            <field>
              <name>DAC_TEST_LENGTH</name>
              <description>DAC TEST DATA LENGTH</description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DAC_TEST_SEL</name>
              <description>00: DAC0 Others:Reserved</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DAC0</name>
                  <description>DAC0 Others:Reserved</description>
                  <value>0b00</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAC_TEST_ENABLE</name>
              <description>0: Reserved 
1: Repeat DAC data from DAC sram</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Repeat</name>
                  <description>Repeat DAC data from DAC sram</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TVE</name>
      <description>TVE</description>
      <groupName>generic</groupName>
      <baseAddress>0x6524000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>TVE_000_REG</name>
          <description>TV Encoder Clock Gating Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x90700001</resetMask>
          <fields>
            <field>
              <name>CLOCK_GATE_DIS</name>
              <description>CLOCK_GATE_DIS 
0: Enable 
1: Disable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BIST_EN</name>
              <description>BIST_EN 
0: Normal mode 
1: Bist mode</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal_mode</name>
                  <description>Normal mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Bist_mode</name>
                  <description>Bist mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UPSAMPLE_FOR_YPBPR</name>
              <description>upsample for YPbPr 
0: 1x 
1: 2x</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1x</name>
                  <description>1x</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2x</name>
                  <description>2x</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UPSAMPLE_FOR_CVBS</name>
              <description>upsample for CVBS Out up sample 
00: 27 MHz 
01: 54 MHz 
10: 108 MHz 
11: 216 MHz</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_27</name>
                  <description>27 MHz</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_54</name>
                  <description>54 MHz</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_108</name>
                  <description>108 MHz</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_216</name>
                  <description>216 MHz</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TVE_EN</name>
              <description>TVE_EN 
0: Disable 
1: Enable Video Encoder enable, default disable, write 1 to take it out of the reset state</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable Video Encoder enable, default disable, write 1 to take it out of the reset state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_004_REG</name>
          <description>TV Encoder Configuration Register</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x10000</resetValue>
          <resetMask>0x3F1F031F</resetMask>
          <fields>
            <field>
              <name>BYPASS_TV</name>
              <description>0: Disable 
1: Enable</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAC_SRC_SEL</name>
              <description>00: TV Encoder 
01: LCD controller, override all other TV encoder setting, the DAC clock can from LCD controller. 
10: DAC test mode,DAC using DAC clock 
11: DAC test mode, DAC using AHB clock</description>
              <bitRange>[28:27]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DAC_CONTROL_LOGIC_CLOCK_SEL</name>
              <description>0: Using 27 MHz clock or 74.25 MHz clock depend on CCU setting 
1: Using 54 MHz clock or 148.5 MHz clock depend on CCU setting</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_27</name>
                  <description>Using 27 MHz clock or 74.25 MHz clock depend on CCU setting</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_54</name>
                  <description>Using 54 MHz clock or 148.5 MHz clock depend on CCU setting</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CORE_DATAPATH_LOGIC_CLOCK_SEL</name>
              <description>0: Using 27 MHz clock or 74.25 MHz clock depend on CCU setting 
1: Using 54 MHz clock or 148.5 MHz clock depend on CCU setting</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_27</name>
                  <description>Using 27 MHz clock or 74.25 MHz clock depend on CCU setting</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_54</name>
                  <description>Using 54 MHz clock or 148.5 MHz clock depend on CCU setting</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CORE_CONTROL_LOGIC_CLOCK_SEL</name>
              <description>0: Using 27 MHz clock or 74.25 MHz clock depend on CCU setting 
1: Using 54 MHz clock or 148.5 MHz clock depend on CCU setting</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_27</name>
                  <description>Using 27 MHz clock or 74.25 MHz clock depend on CCU setting</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_54</name>
                  <description>Using 54 MHz clock or 148.5 MHz clock depend on CCU setting</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CB_CR_SEQ_FOR_422_MODE</name>
              <description>0: Cb first 
1: Cr first</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Cb</name>
                  <description>Cb first</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Cr</name>
                  <description>Cr first</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INPUT_CHROMA_DATA_SAMPLING_RATE_SEL</name>
              <description>0: 4:4:4 
1: 4:2:2</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_4_colon_4_colon_4</name>
                  <description>4:4:4</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4_colon_2_colon_2</name>
                  <description>4:2:2</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>YUV_RGB_OUTPUT_EN</name>
              <description>0: CVBS 
1: Reserved</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CVBS</name>
                  <description>CVBS</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>YC_EN</name>
              <description>S-port Video enable Selection. 
0: Y/C is disable 
1: Reserved This bit selects whether the S-port(Y/C) video output is enabled or disabled.</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Y_slash_C</name>
                  <description>Y/C is disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reserved</name>
                  <description>Reserved This bit selects whether the S-port(Y/C) video output is enabled or disabled.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CVBS_EN</name>
              <description>Composite video enables selection 
0: Composite video is disabled, Only Y/C is enabled 
1: Composite video is enabled., CVBS and Y/C are enabled This bit selects whether the composite video output (CVBS) is enabled or disabled.</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>Composite video is disabled, Only Y/C is enabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>Composite video is enabled., CVBS and Y/C are enabled This bit selects whether the composite video output (CVBS) is enabled or disabled.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>COLOR_BAR_TYPE</name>
              <description>0: 75/7.5/75/7.5 (NTSC), 100/0/75/0(PAL) 
1: 100/7.5/100/7.5(NTSC), 100/0/100/0(PAL)</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_75_slash_7_point_5_slash_75_slash_7_point_5</name>
                  <description>75/7.5/75/7.5 (NTSC), 100/0/75/0(PAL)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_100_slash_7_point_5_slash_100_slash_7_point_5_openingparen_NTSC_closingparen_</name>
                  <description>100/7.5/100/7.5(NTSC), 100/0/100/0(PAL)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>COLOR_BAR_MODE</name>
              <description>Standard Color bar input selection 
0: The Video Encoder input is coming from the Display Engineer 
1: The Video Encoder input is coming from an internal standard color bar generator. This bit selects whether the Video Encoder video data input is replaced by an internal standard color bar generator or not.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>coming_from_the_Display</name>
                  <description>The Video Encoder input is coming from the Display Engineer</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>coming_from_an</name>
                  <description>The Video Encoder input is coming from an internal standard color bar generator. This bit selects whether the Video Encoder video data input is replaced by an internal standard color bar generator or not.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MODE_1080I_1250LINE_SEL</name>
              <description>0: 1125 Line mode 
1: 1250 Line mode</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1125</name>
                  <description>1125 Line mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1250</name>
                  <description>1250 Line mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TVMODE_SELECT</name>
              <description>0000: NTSC 
0001: PAL 
0010: Reserved 
0011: Reserved 
01xx: Reserved 
100x: Reserved 
101x: Reserved 
110x: Reserved 
111x: Reserved</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NTSC</name>
                  <description>NTSC</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PAL</name>
                  <description>PAL</description>
                  <value>0b0001</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_008_REG</name>
          <description>TV Encoder DAC Register1</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x70</resetMask>
          <fields>
            <field>
              <name>DAC0_SRC_SEL</name>
              <description>000: Composite Others: Reserved</description>
              <bitRange>[6:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Composite</name>
                  <description>Composite Others: Reserved</description>
                  <value>0b000</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_00C_REG</name>
          <description>TV Encoder Notch and DAC Delay Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x2014924</resetValue>
          <resetMask>0xCFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CHROMA_FILTER_ACTIVE_VALID</name>
              <description>0: Disable 
1: Enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LUMA_FILTER_LTI_ENABLE</name>
              <description>0: Disable Luma filter lti 
1: Enable Luma filter lti</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable Luma filter lti</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable Luma filter lti</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>Y_DELAY_BEFORE_DITHER</name>
              <description></description>
              <bitRange>[27:25]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HD_MODE_CB_FILTER_BYPASS</name>
              <description>0: Bypass Enable 
1: Bypass Disable</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Bypass_Enable</name>
                  <description>Bypass Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Bypass_Disable</name>
                  <description>Bypass Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HD_MODE_CR_FILTER_BYPASS</name>
              <description>0: Bypass Enable 
1: Bypass Disable</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Bypass_Enable</name>
                  <description>Bypass Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Bypass_Disable</name>
                  <description>Bypass Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHROMA_FILTER_1_444_EN</name>
              <description>0: Chroma Filter 1 444 Disable 
1: Chroma Filter 1 444 Enable</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Chroma_Filter_1_444_Disable</name>
                  <description>Chroma Filter 1 444 Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Chroma_Filter_1_444_Enable</name>
                  <description>Chroma Filter 1 444 Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHROMA_HD_MODE_FILTER_EN</name>
              <description>0: Chroma HD Filter Disable 
1: Chroma HD Filter Enable</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Chroma_HD_Filter_Disable</name>
                  <description>Chroma HD Filter Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Chroma_HD_Filter_Enable</name>
                  <description>Chroma HD Filter Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHROMA_FILTER_STAGE_1_BYPASS</name>
              <description>0: Chroma Filter Stage 1 Enable 
1: Chroma Filter Stage 1 bypass</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Chroma_Filter_Stage_1_Enable</name>
                  <description>Chroma Filter Stage 1 Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Chroma_Filter_Stage_1_bypass</name>
                  <description>Chroma Filter Stage 1 bypass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHROMA_FILTER_STAGE_2_BYPASS</name>
              <description>0: Chroma Filter Stage 2 Enable 
1: Chroma Filter Stage 2 bypass</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Chroma_Filter_Stage_2_Enable</name>
                  <description>Chroma Filter Stage 2 Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Chroma_Filter_Stage_2_bypass</name>
                  <description>Chroma Filter Stage 2 bypass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CHROMA_FILTER_STAGE_3_BYPASS</name>
              <description>0: Chroma Filter Stage 3 Enable 
1: Chroma Filter Stage 3 bypass</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Chroma_Filter_Stage_3_Enable</name>
                  <description>Chroma Filter Stage 3 Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Chroma_Filter_Stage_3_bypass</name>
                  <description>Chroma Filter Stage 3 bypass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LUMA_FILTER_BYPASS</name>
              <description>0: Luma Filter Enable 
1: Luma Filter bypass</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Luma_Filter_Enable</name>
                  <description>Luma Filter Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Luma_Filter_bypass</name>
                  <description>Luma Filter bypass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>NOTCH_EN</name>
              <description>0: The luma notch filter is bypassed 
1: The luma notch filter is operating Luma notch filter on/off selection</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>bypassed</name>
                  <description>The luma notch filter is bypassed</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>operating</name>
                  <description>The luma notch filter is operating Luma notch filter on/off selection</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>C_DELAY_BEFORE_DITHER</name>
              <description></description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_010_REG</name>
          <description>TV Encoder Chroma Frequency Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0x21F07C1F</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CHROMA_FREQ</name>
              <description>Specify the ratio between the color burst frequency. 32 bits unsigned fraction. Default value is h21f07c1f, which is compatible with NTSC specs. 3.5795455 MHz (X`21F07C1F`): NTSC-M, NTSC-J 4.43361875 MHz(X`2A098ACB`): PAL-B, D, G, H,I, N 3.582056 MHz (X`21F69446`): PAL-N(Argentina) 3.579611 MHz (X`21E6EFE3`): PAL-M</description>
              <bitRange>[31:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_014_REG</name>
          <description>TV Encoder Front/Back Porch Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x760020</resetValue>
          <resetMask>0x1FF0FFF</resetMask>
          <fields>
            <field>
              <name>BACK_PORCH</name>
              <description>Specify the width of the back porch in encoder clock cycles. Min value is ( +17 . 8 bits unsigned integer. 720p mode, is 260 1080i/p mode, is 192</description>
              <bitRange>[24:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRONT_PORCH</name>
              <description>Must be even. Specify the width of the front porch in encoder clock cycles. 6 bits unsigned even integer. Allowed range is 10 to 62. In 1080i mode the value is 44.</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_018_REG</name>
          <description>TV Encoder HD Mode VSYNC Register</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x16</resetValue>
          <resetMask>0xFFF0FFF</resetMask>
          <fields>
            <field>
              <name>BROAD_PLUS_CYCLE_NUMBER_IN_HD_MODE_VSYNC</name>
              <description></description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FRONT_PORCH_LIKE_IN_HD_MODE_VSYNC</name>
              <description></description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_01C_REG</name>
          <description>TV Encoder Line Number Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x16020D</resetValue>
          <resetMask>0xFF07FF</resetMask>
          <fields>
            <field>
              <name>FIRST_VIDEO_LINE</name>
              <description>Specify the index of the first line in a field/frame to have active video. 8 bits unsigned integer. For interlaced video: When VSync5=B`0`, FirstVideoLine is restricted to be greater than 7. When VSync5=B`1`, FirstVideoLine is restricted to be greater than 9.</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>NUM_LINES</name>
              <description>Specify the total number of lines in a video frame. 11 bits unsigned integer. Allowed range is 0 to 2048. For interlaced video: When NTSC, and FirstVideoLine is greater than 20, then NumLines is restricted to be greater than 2*(FirstVideoLine+18). When NTSC, and FirstVideoLine is not greater than 20, then NumLines is restricted to be greater than 77. When PAL, and FirstVideoLine is greater than 22, then NumLines is restricted to be greater than 2*(FirstVideoLine+18). When PAL, and FirstVideoLine is not greater than 22, then NumLines is restricted to be greater than 81. If NumLines is even, then it is restricted to be divisible by 4. If NumLines is odd, then it is restricted to be divisible by 4 with a remainder of 1.</description>
              <bitRange>[10:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_020_REG</name>
          <description>TV Encoder Level Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0xF0011A</resetValue>
          <resetMask>0x3FF03FF</resetMask>
          <fields>
            <field>
              <name>BLANK_LEVEL</name>
              <description>Specify the blank level setting for active lines. This is 10 bits unsigned integer. Allowed range is from 0 to 1023.</description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BLACK_LEVEL</name>
              <description>Specify the black level setting. This is 10 bits unsigned integer. Allowed range is from 240 to 1023.</description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_030_REG</name>
          <description>TV Encoder Auto Detection Enable Register</description>
          <addressOffset>0x30</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80010001</resetMask>
          <fields>
            <field>
              <name>DAC_AUTO_DETECT_MODE_SEL</name>
              <description>0: Old Mode 
1: New Mode</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Old</name>
                  <description>Old Mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>New</name>
                  <description>New Mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAC0_AUTO_DETECT_INTERRUPT_EN</name>
              <description></description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DAC0_AUTO_DETECT_ENABLE</name>
              <description></description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_034_REG</name>
          <description>TV Encoder Auto Detection Interrupt Status Register</description>
          <addressOffset>0x34</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>DAC0_AUTO_DETECT_INTERRUPT_ACTIVE_FLAG</name>
              <description>Write 1 to inactive DAC0 auto detection interrupt</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_038_REG</name>
          <description>TV Encoder Auto Detection Status Register</description>
          <addressOffset>0x38</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>DAC0_STATUS</name>
              <description>00: Unconnected 
01: Connected 
11: Short to ground 
10: Reserved</description>
              <bitRange>[1:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Unconnected</name>
                  <description>Unconnected</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Connected</name>
                  <description>Connected</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Short</name>
                  <description>Short to ground</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_03C_REG</name>
          <description>TV Encoder Auto Detection De-bounce Setting Register</description>
          <addressOffset>0x3C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FF000F</resetMask>
          <fields>
            <field>
              <name>DAC_TEST_REGISTER</name>
              <description>DAC test register.</description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DAC0_DE_BOUNCE_TIMES</name>
              <description>The de_bounce time for hot plug detect function.</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_0F8_REG</name>
          <description>TV Encoder Auto Detect Configuration Register0</description>
          <addressOffset>0xF8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FF</resetMask>
          <fields>
            <field>
              <name>DETECT_PULSE_VALUE</name>
              <description>Use for DAC data input at auto detect pluse. Set the pulse amplitude.</description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_0FC_REG</name>
          <description>TV Encoder Auto Detect Configuration Register1</description>
          <addressOffset>0xFC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7FFF7FFF</resetMask>
          <fields>
            <field>
              <name>DETECT_PULSE_PERIODS</name>
              <description>Use 32K clock</description>
              <bitRange>[30:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DETECT_PULSE_START</name>
              <description>Detect signal start time</description>
              <bitRange>[14:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_100_REG</name>
          <description>TV Encoder Color Burst Phase Reset Configuration Register</description>
          <addressOffset>0x100</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>COLOR_PHASE_RESET</name>
              <description>Color burst phase period selection These bits select the number of fields or lines after which the color burst phase is reset to its initial value as specified by the ChromaPhase parameter, This parameter is application only for interlaced video. 
00: 8 field 
01: 4 field 
10: 2 lines 
11: only once</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_8</name>
                  <description>8 field</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_4</name>
                  <description>4 field</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_2</name>
                  <description>2 lines</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>only_once</name>
                  <description>only once</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_104_REG</name>
          <description>TV Encoder VSYNC Number Register</description>
          <addressOffset>0x104</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>VSYNC5</name>
              <description>VSync5 Number of equalization pulse selection This bit selects whether the number of equalization pulses is 5 or 6. This parameter is applicable only for interlaced video. 
0: 5 equalization pulse(default) 
1: 6 equalization pulses</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_5</name>
                  <description>5 equalization pulse(default)</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_6</name>
                  <description>6 equalization pulses</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_108_REG</name>
          <description>TV Encoder Notch Filter Frequency Register</description>
          <addressOffset>0x108</addressOffset>
          <resetValue>0x2</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>NOTCH_FREQ</name>
              <description>Luma notch filter center frequency selection These bits select the luma notch filter (which is a band-reject filter) center frequency. In two of the selections, the filter width affects also the selection of the center frequency. 
000: 1.1875 
001: 1.1406 
010: 1.0938 when notch_wide value is B`1` (this selection is proper for CCIR-NTSC), or 1.0000 when notch_wide value is B`0` 
011: 0.9922. This selection is proper for NTSC with square pixels 
100: 0.9531. This selection is proper for PAL with square pixel 
101: 0.8359 when notch_wide value is B`1` (this selection is proper for CCIR-PAL), or 0.7734 when notch_wide value is B`0` 
110: 0.7813 
111: 0.7188</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_1_point_1875</name>
                  <description>1.1875</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_1406</name>
                  <description>1.1406</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_1_point_0938</name>
                  <description>1.0938 when notch_wide value is B`1` (this selection is proper for CCIR-NTSC), or 1.0000 when notch_wide value is B`0`</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_9922</name>
                  <description>0.9922. This selection is proper for NTSC with square pixels</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_9531</name>
                  <description>0.9531. This selection is proper for PAL with square pixel</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_8359</name>
                  <description>0.8359 when notch_wide value is B`1` (this selection is proper for CCIR-PAL), or 0.7734 when notch_wide value is B`0`</description>
                  <value>0b101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_7813</name>
                  <description>0.7813</description>
                  <value>0b110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_0_point_7188</name>
                  <description>0.7188</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_10C_REG</name>
          <description>TV Encoder Cb/Cr Level/Gain Register</description>
          <addressOffset>0x10C</addressOffset>
          <resetValue>0x4F</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>CR_BURST_LEVEL</name>
              <description>Specify the amplitude of the Cr burst. 8 bit 2`s complement integer. Allowed range is from (-127) to 127.</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CB_BURST_LEVEL</name>
              <description>Specify the amplitude of the Cb burst. 8 bit 2`s complement integer. Allowed range is from (-127) to 127.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_110_REG</name>
          <description>TV Encoder Tint and Color Burst Phase Register</description>
          <addressOffset>0x110</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF00FF</resetMask>
          <fields>
            <field>
              <name>TINT</name>
              <description>Specify the tint adjustment of the chroma signal for CVBS and Y/C outputs. The adjustment is effected by setting the sub-carrier phase to the value of this parameter. 8.8 bit unsigned fraction. Units are cycles of the color burst frequency.</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CHROMA_PHASE</name>
              <description>Specify the color burst initial phase ( . 8.8 bit unsigned fraction. Units are cycles of the color burst frequency. The color burst is set to this phase at the first and then reset to the same value at further s as specified by the bits of the parameter (see above)</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_114_REG</name>
          <description>TV Encoder Burst Width Register</description>
          <addressOffset>0x114</addressOffset>
          <resetValue>0x16447E</resetValue>
          <resetMask>0xFF7F7FFF</resetMask>
          <fields>
            <field>
              <name>BACK_PORCH</name>
              <description>Breezeway like in HD mode VSync 720p mode, is 220 2080i/p mode is 88(default)</description>
              <bitRange>[31:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BREEZEWAY</name>
              <description>Must be even. Specify the width of the breezeway in encoder clock cycles. 5 bit unsigned integer. Allowed range is 0 to 31. In 1080i mode, is 44 In 1080p mode, is 44 In 720p mode,is 40</description>
              <bitRange>[22:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BURST_WIDTH</name>
              <description>Specify the width of the color frequency burst in encoder clock cycles. 7 bit unsigned integer. Allowed range is 0 to 127. In hd mode, ignored</description>
              <bitRange>[14:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HSYNC_WIDTH</name>
              <description>Specify the width of the horizontal sync pulse in encoder clock cycles. Min value is 16. Max value is ( ). Default value is 126. The sum of and is restricted to be divisible by 4. In 720p mode, is 40 In 1080i/p mode, is 44</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_118_REG</name>
          <description>TV Encoder Cb/Cr Gain Register</description>
          <addressOffset>0x118</addressOffset>
          <resetValue>0xA0A0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>CR_GAIN</name>
              <description>Specify the Cr color gain. 8-bit unsigned fraction.</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CB_GAIN</name>
              <description>Specify the Cb color gain. 8-bit unsigned fraction.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_11C_REG</name>
          <description>TV Encoder Sync and VBI Level Register</description>
          <addressOffset>0x11C</addressOffset>
          <resetValue>0x1000F0</resetValue>
          <resetMask>0x3FF03FF</resetMask>
          <fields>
            <field>
              <name>SYNC_LEVEL</name>
              <description>Specify the sync pulse level setting. 8-bit unsigned integer. Allowed range is from 0 to -1 or -1 (whichever is smaller).</description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VBLANK_LEVEL</name>
              <description>Specify the blank level setting for non active lines. 10-bit unsigned integer. Allow range is from 0 to 1023.</description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_120_REG</name>
          <description>TV Encoder White Level Register</description>
          <addressOffset>0x120</addressOffset>
          <resetValue>0x1E80320</resetValue>
          <resetMask>0x3FF03FF</resetMask>
          <fields>
            <field>
              <name>HD_SYNC_BREEZEWAY_LEVEL</name>
              <description>Specify the breezeway level setting. 10-bit unsigned integer. Allowed range is from 0 to 1023.</description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>WHITE_LEVEL</name>
              <description>Specify the white level setting. 10-bit unsigned integer. Allowed range is from black_level+1 or vbi_blank_level +1 (whichever is greater) to 1023.</description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_124_REG</name>
          <description>TV Encoder Video Active Line Register</description>
          <addressOffset>0x124</addressOffset>
          <resetValue>0x5A0</resetValue>
          <resetMask>0xFFF</resetMask>
          <fields>
            <field>
              <name>ACTIVE_LINE</name>
              <description>Specify the width of the video line in encoder clock cycles. 12-bit unsigned multiple of 4 integer. Allowed range is from 0 to 4092.</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_128_REG</name>
          <description>TV Encoder Video Chroma BW and CompGain Register</description>
          <addressOffset>0x128</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x30003</resetMask>
          <fields>
            <field>
              <name>CHROMA_BW</name>
              <description>Chroma filter bandwidth selection This bit specifies whether the bandwidth of the chroma filter is: 
00: Narrow width 0.6 MHz 
01: Wide width 1.2 MHz 
10: Extra width 1.8 MHz 
11: Ultra width 2.5 MHz Default is 0.6 MHz(value 0)</description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Narrow</name>
                  <description>Narrow width 0.6 MHz</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Wide</name>
                  <description>Wide width 1.2 MHz</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Extra</name>
                  <description>Extra width 1.8 MHz</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Ultra</name>
                  <description>Ultra width 2.5 MHz Default is 0.6 MHz(value 0)</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>COMP_CH_GAIN</name>
              <description>Chroma gain selection for the composite video signal. These bits specify the gain of the chroma signal for composing with the luma signal to generate the composite video signal: 
00: 100% 
01: 25% 
10: 50% 
11: 75%</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_100_percent_</name>
                  <description>100%</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_25_percent_</name>
                  <description>25%</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_50_percent_</name>
                  <description>50%</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_75_percent_</name>
                  <description>75%</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_12C_REG</name>
          <description>TV Encoder Register</description>
          <addressOffset>0x12C</addressOffset>
          <resetValue>0x101</resetValue>
          <resetMask>0x101</resetMask>
          <fields>
            <field>
              <name>NOTCH_WIDTH</name>
              <description>Luma notch filter width selection This bit selects the luma notch filter (which is a band-reject filter) width. 
0: Narrow 
1: Wide</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Narrow</name>
                  <description>Narrow</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Wide</name>
                  <description>Wide</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>COMP_YUV_EN</name>
              <description>This bit selects if the components video output are the RGB components or the YUV components. 
0: The three component outputs are the RGB components. 
1: The three component outputs are the YUV components, (i.e. the color conversion unit is by-passed)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>three_component_outputs_are_the_RGB</name>
                  <description>The three component outputs are the RGB components.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>three_component_outputs_are_the_YUV</name>
                  <description>The three component outputs are the YUV components, (i.e. the color conversion unit is by-passed)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_130_REG</name>
          <description>TV Encoder Re-sync Parameters Register</description>
          <addressOffset>0x130</addressOffset>
          <resetValue>0x100001</resetValue>
          <resetMask>0xC7FF07FF</resetMask>
          <fields>
            <field>
              <name>RE_SYNC_FIELD</name>
              <description>Re-sync field</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RE_SYNC_DIS</name>
              <description>0: Re-Sync Enable 
1: Re-Sync Disable</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>re_Sync_Enable</name>
                  <description>Re-Sync Enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>re_Sync_Disable</name>
                  <description>Re-Sync Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RE_SYNC_LINE_NUM</name>
              <description>Re-sync line number from TCON</description>
              <bitRange>[26:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RE_SYNC_PIXEL_NUM</name>
              <description>Re-sync line pixel from TCON</description>
              <bitRange>[10:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_134_REG</name>
          <description>TV Encoder Slave Parameter Register</description>
          <addressOffset>0x134</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x101</resetMask>
          <fields>
            <field>
              <name>SLAVE_THRESH</name>
              <description>Horizontal line adjustment threshold selection This bit selects whether the number of lines after which the Video Encoder starts the horizontal line length adjustment is slave mode is 0 or 30. 
0: Number of lines is 0 
1: Number of lines is 30</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Number of lines is 0</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>30</name>
                  <description>Number of lines is 30</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SLAVE_MODE</name>
              <description>Slave mode selection This bit selects whether the Video Encoder is sync slave, partial slave or sync master. It should be set to B`0`. 
0: The Video Encoder is not a full sync slave (i.e. it is a partial sync slave or a sync master) 
1: Reserved</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Video</name>
                  <description>The Video Encoder is not a full sync slave (i.e. it is a partial sync slave or a sync master)</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_138_REG</name>
          <description>TV Encoder Configuration Register0</description>
          <addressOffset>0x138</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x101</resetMask>
          <fields>
            <field>
              <name>INVERT_TOP</name>
              <description>Field parity input signal (top_field) polarity selection. This bit selects whether the top field is indicated by a high level of the field parity signal or by the low level. The bit is applicable both when the Video Encoder is the sync master and when the Video Encoder is the sync slave. 
0: Top field is indicated by low level 
1: Top field is indicated by high level</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>indicated_by_low_level</name>
                  <description>Top field is indicated by low level</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>indicated_by_high_level</name>
                  <description>Top field is indicated by high level</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UV_ORDER</name>
              <description>This bit selects if the sample order at the chroma input to the Video Encoder is Cb first (i.e. Cb 0 Cr 0 Cb 1 Cr 1) or Cr first (i.e. Cr 0 Cb 0 Cr 1 Cb 1). 
0: The chroma sample input order is Cb first 
1: The chroma sample input order is Cr first</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Cb</name>
                  <description>The chroma sample input order is Cb first</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Cr</name>
                  <description>The chroma sample input order is Cr first</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_13C_REG</name>
          <description>TV Encoder Configuration Register1</description>
          <addressOffset>0x13C</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0x7010001</resetMask>
          <fields>
            <field>
              <name>RGB_SYNC</name>
              <description>R, G and B signals sync embedding selection. These bits specify whether the sync signal is added to each of the R, G and B components (b`1`) or not (b`0`). The bit[26] specify if the R signal has embedded syncs, the bit[25] specify if the G signal has embedded syncs and the bit[24] specify if the B signal has embedded syncs. When comp_yuv is equal to b`1`, these bits are N.A. and should be set to b`000`. When the value is different from b`000`, RGB_SETUP should be set to b`1`.</description>
              <bitRange>[26:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RGB_SETUP</name>
              <description>`Set-up` enable for RGB outputs. This bit specifies if the `set-up` implied value (black_level - blank_level) specified for the CVBS signal is used also for the RGB signals. 
0: The `set-up` is not used, or i.e. comp_yuv is equal to b`1`. 
1: The implied `set-up` is used for the RGB signals</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>`set_minus_up`</name>
                  <description>The `set-up` is not used, or i.e. comp_yuv is equal to b`1`.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>implied</name>
                  <description>The implied `set-up` is used for the RGB signals</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BYPASS_YCLAMP</name>
              <description>Y input clamping selection This bit selects whether the Video Encoder Y input is clamped to 64 to 940 or not. When not clamped the expected range is 0 to 1023. The U and V inputs are always clamped to the range 64 to 960. 
0: The Video Encoder Y input is clamped 
1: The Video Encoder Y input is not clamped</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>clamped</name>
                  <description>The Video Encoder Y input is clamped</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>not_clamped</name>
                  <description>The Video Encoder Y input is not clamped</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_380_REG</name>
          <description>TV Encoder Low Pass Control Register</description>
          <addressOffset>0x380</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3F01</resetMask>
          <fields>
            <field>
              <name>USER_DEFLICKER_COEF</name>
              <description>up : coef/32 Center :1-coef/16 Down :coef/32</description>
              <bitRange>[13:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FIX_COEF_DEFLICKER</name>
              <description>0: Auto deflicker 
1: User deflicker</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Auto</name>
                  <description>Auto deflicker</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>User</name>
                  <description>User deflicker</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ENABLE_DEFLICKER</name>
              <description>0: Disable deflicker 
1: Enable deflicker</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable deflicker</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable deflicker</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EN</name>
              <description>LP function enable 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_384_REG</name>
          <description>TV Encoder Low Pass Filter Control Register</description>
          <addressOffset>0x384</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3F3F3F</resetMask>
          <fields>
            <field>
              <name>HP_RATIO</name>
              <description>Default high-pass filter ratio In two complement,the range is from -31 to 31.</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BP0_RATIO</name>
              <description>Default band-pass filter0 ratio In two complement,the range is from -31 to 31.</description>
              <bitRange>[13:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BP1_RATIO</name>
              <description>Default band-pass filter1 ratio In two complement,the range is from -31 to 31.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_388_REG</name>
          <description>TV Encoder Low Pass Gain Register</description>
          <addressOffset>0x388</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>GAIN</name>
              <description>Peaking gain setting.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_38C_REG</name>
          <description>TV Encoder Low Pass Gain Control Register</description>
          <addressOffset>0x38C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF001F</resetMask>
          <fields>
            <field>
              <name>DIF_UP</name>
              <description>Gain control: limitation threshold.</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BETA</name>
              <description>Gain control: large gain limitation.</description>
              <bitRange>[4:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_390_REG</name>
          <description>TV Encoder Low Pass Shoot Control Register</description>
          <addressOffset>0x390</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3F</resetMask>
          <fields>
            <field>
              <name>NEG_GAIN</name>
              <description>Undershoot gain control.</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_394_REG</name>
          <description>TV Encoder Low Pass Coring Register</description>
          <addressOffset>0x394</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>CORTHR</name>
              <description>Coring threshold.</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TVE_3A0_REG</name>
          <description>TV Encoder Noise Reduction Register</description>
          <addressOffset>0x3A0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF0001</resetMask>
          <fields>
            <field>
              <name>T_VALUE</name>
              <description></description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EN</name>
              <description></description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TCON_TV0</name>
      <description>TCON_TV0</description>
      <groupName>generic</groupName>
      <baseAddress>0x6515000</baseAddress>
      <access>read-write</access>
      <registers>
        <cluster>
          <dim>3</dim>
          <dimIncrement>4</dimIncrement>
          <name>_N[%s]</name>
          <addressOffset>0x140</addressOffset>
          <register>
            <name>TV_CEU_COEF_RANG_REG</name>
            <description>TV CEU Coefficient Range Register(N=0,1,2)</description>
            <addressOffset>0x0</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x3FF03FF</resetMask>
            <fields>
              <field>
                <name>CEU_COEF_RANGE_MIN</name>
                <description>Unsigned 10-bit value, range of [0,1023]</description>
                <bitRange>[25:16]</bitRange>
                <access>read-write</access>
              </field>
              <field>
                <name>CEU_COEF_RANGE_MAX</name>
                <description>Unsigned 10-bit value, range of [0,1023]</description>
                <bitRange>[9:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>TV_FILL_BEGIN_REG</name>
            <description>TV Fill Data Begin Register</description>
            <addressOffset>0x1C4</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFF</resetMask>
            <fields>
              <field>
                <name>FILL_BEGIN</name>
                <description>Set the begin point of the fill data area.</description>
                <bitRange>[23:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>TV_FILL_DATA_REG</name>
            <description>TV Fill Data Value Register</description>
            <addressOffset>0x1CC</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0x3FFFFFFF</resetMask>
            <fields>
              <field>
                <name>FILL_VALUE</name>
                <description>Set the data value which is used to fill into the blanking area between two frames in HDMI 3D mode.</description>
                <bitRange>[29:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
          <register>
            <name>TV_FILL_END_REG</name>
            <description>TV Fill Data End Register</description>
            <addressOffset>0x1C8</addressOffset>
            <resetValue>0x0</resetValue>
            <resetMask>0xFFFFFF</resetMask>
            <fields>
              <field>
                <name>FILL_END</name>
                <description>Set the end point of the fill data area.</description>
                <bitRange>[23:0]</bitRange>
                <access>read-write</access>
              </field>
            </fields>
          </register>
        </cluster>
        <register>
          <name>TV_BASIC0_REG</name>
          <description>TV Basic Timing Register0</description>
          <addressOffset>0x94</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF0FFF</resetMask>
          <fields>
            <field>
              <name>XI</name>
              <description>source width is X+1</description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>YI</name>
              <description>source height is Y+1</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_BASIC1_REG</name>
          <description>TV Basic Timing Register1</description>
          <addressOffset>0x98</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF0FFF</resetMask>
          <fields>
            <field>
              <name>LS_XO</name>
              <description>Width is LS_XO+1</description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LS_YO</name>
              <description>Width is LS_YO+1</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_BASIC2_REG</name>
          <description>TV Basic Timing Register2</description>
          <addressOffset>0x9C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF0FFF</resetMask>
          <fields>
            <field>
              <name>TV_XO</name>
              <description>Width is TV_XO+1</description>
              <bitRange>[27:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TV_YO</name>
              <description>Height is TV_YO+1</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_BASIC3_REG</name>
          <description>TV Basic Timing Register3</description>
          <addressOffset>0xA0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FFF0FFF</resetMask>
          <fields>
            <field>
              <name>HT</name>
              <description>Horizontal total time T = (HT+1) * T</description>
              <bitRange>[28:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HBP</name>
              <description>Horizontal back porch T = (HBP +1) * T</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_BASIC4_REG</name>
          <description>TV Basic Timing Register4</description>
          <addressOffset>0xA4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FFF0FFF</resetMask>
          <fields>
            <field>
              <name>VT</name>
              <description>Vertical total time (in HD line) T = VT/2 * T</description>
              <bitRange>[28:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VBP</name>
              <description>Vertical back porch (in HD line) T = (VBP +1) * T</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_BASIC5_REG</name>
          <description>TV Basic Timing Register5</description>
          <addressOffset>0xA8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FF03FF</resetMask>
          <fields>
            <field>
              <name>HSPW</name>
              <description>Horizontal Sync Pulse Width (in dclk) T = (HSPW+1) * T HT&gt; (HSPW+1)</description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>VSPW</name>
              <description>Vertical Sync Pulse Width (in lines) T = (VSPW+1) * T VT/2 &gt; (VSPW+1)</description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_CEU_COEF_MUL_REG_0</name>
          <description>TV CEU Coefficient MUL Register(N=0,1,2,4,5,6,8,9,10)</description>
          <addressOffset>0x110</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x100</resetMask>
          <fields>
            <field>
              <name>CEU_COEF_MUL_VALUE</name>
              <description>CEU_Coef_Mul_Value only can be 0 or 1. REG Map: N=0: Rr N=1: Rg N=2: Rb N=4: Gr N=5: Gg N=6: Gb N=8: Br N=9: Bg N=10: Bb</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register derivedFrom="TV_CEU_COEF_MUL_REG_0">
          <name>TV_CEU_COEF_MUL_REG_1</name>
          <addressOffset>0x114</addressOffset>
        </register>
        <register derivedFrom="TV_CEU_COEF_MUL_REG_0">
          <name>TV_CEU_COEF_MUL_REG_2</name>
          <addressOffset>0x118</addressOffset>
        </register>
        <register derivedFrom="TV_CEU_COEF_MUL_REG_0">
          <name>TV_CEU_COEF_MUL_REG_4</name>
          <addressOffset>0x120</addressOffset>
        </register>
        <register derivedFrom="TV_CEU_COEF_MUL_REG_0">
          <name>TV_CEU_COEF_MUL_REG_5</name>
          <addressOffset>0x124</addressOffset>
        </register>
        <register derivedFrom="TV_CEU_COEF_MUL_REG_0">
          <name>TV_CEU_COEF_MUL_REG_6</name>
          <addressOffset>0x128</addressOffset>
        </register>
        <register derivedFrom="TV_CEU_COEF_MUL_REG_0">
          <name>TV_CEU_COEF_MUL_REG_8</name>
          <addressOffset>0x130</addressOffset>
        </register>
        <register derivedFrom="TV_CEU_COEF_MUL_REG_0">
          <name>TV_CEU_COEF_MUL_REG_9</name>
          <addressOffset>0x134</addressOffset>
        </register>
        <register derivedFrom="TV_CEU_COEF_MUL_REG_0">
          <name>TV_CEU_COEF_MUL_REG_10</name>
          <addressOffset>0x138</addressOffset>
        </register>
        <register>
          <name>TV_CEU_CTL_REG</name>
          <description>TV CEU Control Register</description>
          <addressOffset>0x100</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80000000</resetMask>
          <fields>
            <field>
              <name>CEU_EN</name>
              <description>0: Bypass 
1: Enable Enable CEU function.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Bypass</name>
                  <description>Bypass</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable Enable CEU function.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_CTL_REG</name>
          <description>TV Control Register</description>
          <addressOffset>0x90</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x800001F2</resetMask>
          <fields>
            <field>
              <name>TV_EN</name>
              <description>0: Disable 
1: Enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>START_DELAY</name>
              <description>This is for DE0 and DE1.</description>
              <bitRange>[8:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TV_SRC_SEL_GOBAL</name>
              <description>0: reserved 
1: BLUE data</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>BLUE_data</name>
                  <description>BLUE data</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_DATA_IO_POL0_REG</name>
          <description>TV Data IO Polarity0 Register</description>
          <addressOffset>0x330</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FF03FF</resetMask>
          <fields>
            <field>
              <name>R/CB_CHANNEL</name>
              <description>R/Cb Channel Data_Inv [bit9:0 ] 
0: normal polarity 
1: invert the specify output</description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>G/Y_CHANNEL</name>
              <description>G/Y Channel Data_Inv [bit9:0 ] 
0: normal polarity 
1: invert the specify output</description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_DATA_IO_POL1_REG</name>
          <description>TV Data IO Polarity1 Register</description>
          <addressOffset>0x334</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3FF0000</resetMask>
          <fields>
            <field>
              <name>B/CR_CHANNEL</name>
              <description>B/Cr Channel Data_Inv 
0: normal polarity 
1: invert the specify output</description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_DATA_IO_TRI0_REG</name>
          <description>TV Data IO Trigger0 Register</description>
          <addressOffset>0x338</addressOffset>
          <resetValue>0x3FF03FF</resetValue>
          <resetMask>0x3FF03FF</resetMask>
          <fields>
            <field>
              <name>R/CB_CHANNEL</name>
              <description>R/Cb Channel Data_Output_Tri_En 
1: disable 
0: enable Only higher 6-bit is valid.</description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>G/Y_CHANNEL</name>
              <description>G/Y Channel Data_Output_Tri_En 
1: disable 
0: enable Only higher 6-bit is valid.</description>
              <bitRange>[9:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_DATA_IO_TRI1_REG</name>
          <description>TV Data IO Trigger1 Register</description>
          <addressOffset>0x33C</addressOffset>
          <resetValue>0x3FF0000</resetValue>
          <resetMask>0x3FF0000</resetMask>
          <fields>
            <field>
              <name>B/CR_CHANNEL</name>
              <description>B/Cr Channel Data_Output_Tri_En 
1: disable 
0: enable Only higher 6-bit is valid.</description>
              <bitRange>[25:16]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_DEBUG_REG</name>
          <description>TV Debug Register</description>
          <addressOffset>0xFC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x50002FFF</resetMask>
          <fields>
            <field>
              <name>TV_FIFO_UNDERFLOW</name>
              <description>0: Not underflow 
1: Underflow The flag shows whether the FIFOs in underflow status.</description>
              <bitRange>[30:30]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_underflow</name>
                  <description>Not underflow</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Underflow</name>
                  <description>Underflow The flag shows whether the FIFOs in underflow status.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TV_FIELD_POL</name>
              <description>0: Second field 
1: First field The flag indicates the current field polarity.</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Second</name>
                  <description>Second field</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>First</name>
                  <description>First field The flag indicates the current field polarity.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ECC_FIFO_BYPASS</name>
              <description>0: Used 
1: Bypass Setup that whether to bypass ECC FIFO.</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Used</name>
                  <description>Used</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Bypass</name>
                  <description>Bypass Setup that whether to bypass ECC FIFO.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TV_CURRENT_LINE</name>
              <description>Current scan line.</description>
              <bitRange>[11:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_ECC_FIFO_REG</name>
          <description>TV ECC FIFO Register</description>
          <addressOffset>0xF8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xC0FF0108</resetMask>
          <fields>
            <field>
              <name>ECC_FIFO_BIST_EN</name>
              <description>0: Disable 
1: Enable Enable ECC FIFO BIST test function.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable Enable ECC FIFO BIST test function.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ECC_FIFO_ERR_FLAG</name>
              <description>Indicates the error information in ECC FIFO.</description>
              <bitRange>[30:30]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ECC_FIFO_ERR_BITS</name>
              <description>Indicates the error information in ECC FIFO.</description>
              <bitRange>[23:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ECC_FIFO_BLANK_EN</name>
              <description>0: Disable ECC function in blanking 
1: Enable ECC function in blanking ECC function is tent to trigger in blanking area at HV mode, set `0` when in HV mode.</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable ECC function in blanking</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable ECC function in blanking ECC function is tent to trigger in blanking area at HV mode, set `0` when in HV mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ECC_FIFO</name>
              <description>0:Enable 1:Disable Enable ECC FIFO function.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_FILL_CTL_REG</name>
          <description>TV Fill Data Control Register</description>
          <addressOffset>0x300</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80000000</resetMask>
          <fields>
            <field>
              <name>TV_FILL_EN</name>
              <description>0: Bypass 
1: Enable Enable the fill data function in blanking area. This is only used in HDMI 3D mode.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Bypass</name>
                  <description>Bypass</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable Enable the fill data function in blanking area. This is only used in HDMI 3D mode.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_GCTL_REG</name>
          <description>TV Global Control Register</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x80000000</resetMask>
          <fields>
            <field>
              <name>TV_EN</name>
              <description>0: Disable 
1: Enable When it is disabled, the module will be reset to idle state.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable When it is disabled, the module will be reset to idle state.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_GINT0_REG</name>
          <description>TV Global Interrupt Register0</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x50005000</resetMask>
          <fields>
            <field>
              <name>TV_VB_INT_EN</name>
              <description>0: Disable 
1: Enable Enable the Vb interrupt.</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable Enable the Vb interrupt.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TV_LINE_INT_EN</name>
              <description>0: Disable 
1: Enable Enable the line interrupt.</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable Enable the line interrupt.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TV_VB_INT_FLAG</name>
              <description>Assert during vertical no-display period every frame. Write 0 to clear it.</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TV_LINT_INT_FLAG</name>
              <description>Trigger when SY1 match the current TV scan line Write 0 to clear it.</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_GINT1_REG</name>
          <description>TV Global Interrupt Register1</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFF</resetMask>
          <fields>
            <field>
              <name>TV_LINE_INT_NUM</name>
              <description>Scan line for TV line trigger(including inactive lines) Setting it for the specified line of trigger 1.</description>
              <bitRange>[11:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_IO_POL_REG</name>
          <description>TV IO Polarity Register</description>
          <addressOffset>0x88</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF000000</resetMask>
          <fields>
            <field>
              <name>IO3_INV</name>
              <description>0: Not invert 
1: Invert Enable invert function of IO3.</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert Enable invert function of IO3.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IO2_INV</name>
              <description>0: Not invert 
1: Invert Enable invert function of IO2.</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert Enable invert function of IO2.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IO1_INV</name>
              <description>0: Not invert 
1: Invert Enable invert function of IO1.</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert Enable invert function of IO1.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IO0_INV</name>
              <description>0: Not invert 
1: Invert Enable invert function of IO0.</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Not_invert</name>
                  <description>Not invert</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Invert</name>
                  <description>Invert Enable invert function of IO0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_IO_TRI_REG</name>
          <description>TV IO Control Register</description>
          <addressOffset>0x8C</addressOffset>
          <resetValue>0xF000000</resetValue>
          <resetMask>0xF000000</resetMask>
          <fields>
            <field>
              <name>IO3_OUTPUT_TRI_EN</name>
              <description>1: Disable 
0: Enable Enable the output of IO3.</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable Enable the output of IO3.</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IO2_OUTPUT_TRI_EN</name>
              <description>1: Disable 
0: Enable Enable the output of IO2.</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable Enable the output of IO2.</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IO1_OUTPUR_TRI_EN</name>
              <description>1: Disable 
0: Enable Enable the output of IO1.</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable Enable the output of IO1.</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IO0_OUTPUT_TRI_EN</name>
              <description>1: Disable 
0: Enable Enable the output of IO0.</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable Enable the output of IO0.</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_PIXELDEPTH_MODE_REG</name>
          <description>TV Pixel-depth Mode Register</description>
          <addressOffset>0x340</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>COLORBAR</name>
              <description>Colorbar Pixeldepth mode(The bit is valid only when Colorbar output) 
0: 8-bit mode When data source is colorbar, the 8-bit mode of colorbar pattern is transferred. 
1: 10-bit mode When data source is colorbar, the 10-bit mode of colorbar pattern is transferred.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_8_bit_mode</name>
                  <description>8-bit mode When data source is colorbar, the 8-bit mode of colorbar pattern is transferred.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_10_bit_mode</name>
                  <description>10-bit mode When data source is colorbar, the 10-bit mode of colorbar pattern is transferred.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_SAFE_PERIOD_REG</name>
          <description>TV Safe Period Register</description>
          <addressOffset>0x1F0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1FFFFFF7</resetMask>
          <fields>
            <field>
              <name>SAFE_PERIOD_FIFO_NUM</name>
              <description>When the data length in line buffer is more than SAFE_PERIOD_FIFO_NUM,LCD controller will allow dram controller to stop working to change frequency.</description>
              <bitRange>[28:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SAFE_PERIOD_LINE</name>
              <description>Set a fixed line and during the line time,LCD controller allow dram controller to change frequency.The fixed line should be set in the blanking area.</description>
              <bitRange>[15:4]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SAFE_PERIOD_MODE</name>
              <description>Select the save mode 
000: unsafe 
001: safe 
010: safe at FIFO_CURR_NUM &gt; SAFE_PERIOD_FIFO_NUM 
011: safe at 2 and safe at sync active 
100: safe at line</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TV_SRC_CTL_REG</name>
          <description>TV Source Control Register</description>
          <addressOffset>0x40</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7</resetMask>
          <fields>
            <field>
              <name>TV_SRC_SEL</name>
              <description>000: DE 
001: Color Check 
010: Grayscale Check 
011: Black by White Check 
100: Reserved 
101: Reserved 
111: Gridding Check</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DE</name>
                  <description>DE</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Color</name>
                  <description>Color Check</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Grayscale</name>
                  <description>Grayscale Check</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Black</name>
                  <description>Black by White Check</description>
                  <value>0b011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Gridding</name>
                  <description>Gridding Check</description>
                  <value>0b111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="TCON_TV0">
      <name>TCON_TV1</name>
      <description>TCON_TV1</description>
      <groupName>generic</groupName>
      <baseAddress>0x6516000</baseAddress>
      <access>read-write</access>
    </peripheral>
    <peripheral>
      <name>TWI0</name>
      <description>TWI0</description>
      <groupName>generic</groupName>
      <baseAddress>0x5002000</baseAddress>
      <access>read-write</access>
      <registers>
        <register>
          <name>TWI_ADDR</name>
          <description>TWI Slave Address</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>SLA</name>
              <description>Slave Address 7-bit addressing: SLA6, SLA5, SLA4, SLA3, SLA2, SLA1, SLA0 10-bit addressing: 1, 1, 1, 1, 0, SLAX[9:8]</description>
              <bitRange>[7:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GCE</name>
              <description>General Call Address Enable 
0: Disable 
1: Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_CCR</name>
          <description>TWI Clock Control Register</description>
          <addressOffset>0x14</addressOffset>
          <resetValue>0x80</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>CLK_DUTY</name>
              <description>Setting duty cycle of Clock as Master 
0: 50% 
1: 40%</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_50_percent_</name>
                  <description>50%</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_40_percent_</name>
                  <description>40%</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_M</name>
              <description></description>
              <bitRange>[6:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CLK_N</name>
              <description>The TWI bus is sampled by the TWI at the frequency defined by F0: Fsamp = F0 = Fin / 2^CLK_N The TWI OSCL output frequency, in master mode, is F1 / 10: F1 = F0 / (CLK_M + 1) Foscl = F1 / 10 = Fin / (2^CLK_N * (CLK_M + 1)*10) Specially, Foscl = F1/11 when CLK_M=0 and CLK_DUTY=40% due to the delay of SCL sample debounce. For Example Fin = 24 MHz (APB clock input) For 400 kHz full speed 2Wire, CLK_N = 1, CLK_M=2 F0 = 24 MHz/2^1=12 MHz, F1= F0/(10*(2+1)) = 0.4 MHz For 100 kHz standard speed 2Wire, CLK_N=1, CLK_M=11 F0=24 MHz/2^1=12 MHz, F1=F0/(10*(11+1)) = 0.1 MHz</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_CNTR</name>
          <description>TWI Control Register</description>
          <addressOffset>0xC</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFD</resetMask>
          <fields>
            <field>
              <name>INT_EN</name>
              <description>Interrupt Enable 
0: The interrupt line always low 
1: The interrupt line will go high when INT_FLAG is set.</description>
              <bitRange>[7:7]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>interrupt_line_always_low</name>
                  <description>The interrupt line always low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>interrupt_line_will_go</name>
                  <description>The interrupt line will go high when INT_FLAG is set.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUS_EN</name>
              <description>TWI Bus Enable 
0: The TWI bus ISDA/ISCL is ignored and the TWI Controller will not respond to any address on the bus 
1: The TWI will respond to call to its slave address - and to the general call address if the GCE bit in the ADDR register is set. Note: In master operation mode, this bit should be set to `1`.</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>TWI_bus</name>
                  <description>The TWI bus ISDA/ISCL is ignored and the TWI Controller will not respond to any address on the bus</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TWI_will_respond</name>
                  <description>The TWI will respond to call to its slave address - and to the general call address if the GCE bit in the ADDR register is set. Note: In master operation mode, this bit should be set to `1`.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>M_STA</name>
              <description>Master Mode Start When M_STA is set to `1`, TWI Controller enters master mode and will transmit a START condition on the bus when the bus is free. If the M_STA bit is set to `1` when the TWI Controller is already in master mode and one or more bytes have been transmitted, then a repeated START condition will be sent. If the M_STA bit is set to `1` when the TWI is being accessed in slave mode, the TWI will complete the data transfer in slave mode then enter master mode when the bus has been released. The M_STA bit is cleared automatically after a START condition has been sent. Writing a `0` to this bit has no effect.</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>M_STP</name>
              <description>Master Mode Stop If M_STP is set to `1` in master mode, a STOP condition is transmitted on the TWI bus. If the M_STP bit is set to `1` in slave mode, the TWI will indicate if a STOP condition has been received, but no STOP condition will be transmitted on the TWI bus. If both M_STA and M_STP bits are set, the TWI will first transmit the STOP condition (if in master mode) then transmit the START condition. The M_STP bit is cleared automatically: writing a `0` to this bit has no effect.</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>INT_FLAG</name>
              <description>Interrupt Flag INT_FLAG is automatically set to `1` when any of 28 (out of the possible 29) states is entered (see `STAT Register` below). The only state that does not set INT_FLAG is state F8h. If the INT_EN bit is set, the interrupt line goes high when IFLG is set to `1`. If the TWI is operating in slave mode, data transfer is suspended when INT_FLAG is set and the low period of the TWI bus clock line (SCL) is stretched until `1` is written to INT_FLAG. The TWI clock line is then released and the interrupt line goes low.</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>A_ACK</name>
              <description>Assert Acknowledge When A_ACK is set to `1`, an Acknowledge (low level on SDA) will be sent during the acknowledge clock pulse on the TWI bus if: (1). Either the whole of a matching 7-bit slave address or the first or the second byte of a matching 10-bit slave address has been received. (2). The general call address has been received and the GCE bit in the ADDR register is set to `1`. (3). A data byte has been received in master or slave mode. When A_ACK is `0`, a Not Acknowledge (high level on SDA) will be sent when a data byte is received in master or slave mode. If A_ACK is cleared to `0` in slave transmitter mode, the byte in the DATA register is assumed to be the `last byte`. After this byte has been transmitted, the TWI will enter state C8h then return to the idle state (status code F8h) when INT_FLAG is cleared. The TWI will not respond as a slave unless A_ACK is set.</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CLK_COUNT_MODE</name>
              <description>0: scl clock high period count on oscl 
1: scl clock high period count on iscl</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>scl_clock_high_period_count_on_oscl</name>
                  <description>scl clock high period count on oscl</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>scl_clock_high_period_count_on_iscl</name>
                  <description>scl clock high period count on iscl</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DATA</name>
          <description>TWI Data Byte</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>TWI_DATA</name>
              <description>Data byte transmitted or received</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_BUS_CTRL</name>
          <description>TWI_DRV Bus Control Register</description>
          <addressOffset>0x210</addressOffset>
          <resetValue>0x80C0</resetValue>
          <resetMask>0x1FFCF</resetMask>
          <fields>
            <field>
              <name>CLK_COUNT_MODE</name>
              <description>0: scl clock high period count on oscl 
1: scl clock high period count on iscl</description>
              <bitRange>[16:16]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>scl_clock_high_period_count_on_oscl</name>
                  <description>scl clock high period count on oscl</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>scl_clock_high_period_count_on_iscl</name>
                  <description>scl clock high period count on iscl</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_DUTY</name>
              <description>Setting duty cycle of Clock as Master 
0: 50% 
1: 40%</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>_50_percent_</name>
                  <description>50%</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>_40_percent_</name>
                  <description>40%</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_N</name>
              <description>TWI_DRV bus sampling clock F0=24 MHz/2^CLK_N</description>
              <bitRange>[14:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CLK_M</name>
              <description>TWI_DRV output SCL frequency is F =F1/10=(F0/(CLK_M+1))/10 Specially,Foscl = F1/11 when CLK_M=0 and CLK_DUTY=40% due to the delay of SCL sample debounce.</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SCL_STA</name>
              <description>SCL current status</description>
              <bitRange>[7:7]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SDA_STA</name>
              <description>SDA current status</description>
              <bitRange>[6:6]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SCL_MOV</name>
              <description>SCL manual output value</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDA_MOV</name>
              <description>SDA manual output value</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SCL_MOE</name>
              <description>SCL manual output en</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDA_MOE</name>
              <description>SDA manual output en</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_CFG</name>
          <description>TWI_DRV Transmission Configuration Register</description>
          <addressOffset>0x204</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PKT_INTERVAL</name>
              <description>Define the interval between each packet for PKT_INTERVAL F cycles.</description>
              <bitRange>[31:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PACKET_CNT</name>
              <description>FIFO data be transmitted as PACKET_CNT packets in current format.</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_CTRL</name>
          <description>TWI_DRV Control Register</description>
          <addressOffset>0x200</addressOffset>
          <resetValue>0xF81000</resetValue>
          <resetMask>0xBFFFFF03</resetMask>
          <fields>
            <field>
              <name>START_TRAN</name>
              <description>0: Transmission idle 
1: Start transmission Automatically cleared to `0` when finished. If slave not respond for the expected status over the time defined by TIMEOUT, current transmission will stop. All format setting and data will be loaded from registers and FIFO when transmission start.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Transmission_idle</name>
                  <description>Transmission idle</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Start_transmission</name>
                  <description>Start transmission Automatically cleared to `0` when finished. If slave not respond for the expected status over the time defined by TIMEOUT, current transmission will stop. All format setting and data will be loaded from registers and FIFO when transmission start.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESTART_MODE</name>
              <description>0: RESTART 
1: STOP+START Define the TWI_DRV action after sending register address.</description>
              <bitRange>[29:29]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESTART</name>
                  <description>RESTART</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STOP_plus_START</name>
                  <description>STOP+START Define the TWI_DRV action after sending register address.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>READ_TRAN_MODE</name>
              <description>0: send slave_id+W 
1: do not send slave_id+W Setting this bit to 1 if reading from a slave which register width is equal to 0 .</description>
              <bitRange>[28:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>send</name>
                  <description>send slave_id+W</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>do_not_send</name>
                  <description>do not send slave_id+W Setting this bit to 1 if reading from a slave which register width is equal to 0 .</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TRAN_RESULT</name>
              <description>000: OK 
001: FAIL Other: Reserved</description>
              <bitRange>[27:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TWI_STA</name>
              <description>0x00: bus error 
0x08: START condition transmitted 
0x10: Repeated START condition transmitted 
0x18: Address + Write bit transmitted, ACK received 
0x20: Address + Write bit transmitted, ACK not received 
0x28: Data byte transmitted in master mode, ACK received 
0x30: Data byte transmitted in master mode, ACK not received 
0x38: Arbitration lost in address or data byte 
0x40: Address + Read bit transmitted, ACK received 
0x48: Address + Read bit transmitted, ACK not received 
0x50: Data byte received in master mode, ACK received 
0x58: Data byte received in master mode, ACK not received 
0x01: Timeout when sending 9 SCL clk Other: Reserved</description>
              <bitRange>[23:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TIMEOUT_N</name>
              <description>When sending the 9 clock, assert fail signal when slave device does not response after N*F cycles. And software must do a reset to TWI_DRV module and send a stop condition to slave.</description>
              <bitRange>[15:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SOFT_RESET</name>
              <description>0: normal 
1: reset</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <description>normal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reset</name>
                  <description>reset</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TWI_DRV_EN</name>
              <description>0: Module disable 
1: Module enable (only use in TWI Master Mode)</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Module_disable</name>
                  <description>Module disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Module_enable</name>
                  <description>Module enable (only use in TWI Master Mode)</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_DMA_CFG</name>
          <description>TWI_DRV DMA Configure Register</description>
          <addressOffset>0x218</addressOffset>
          <resetValue>0x100010</resetValue>
          <resetMask>0x13F013F</resetMask>
          <fields>
            <field>
              <name>DMA_RX_EN</name>
              <description></description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RX_TRIG</name>
              <description>When DMA_RX_EN set, send DMA RX Req when the data byte number in RECV_FIFO reaches RX_TRIG or Read Packet Transmission completed with RECV_FIFO not empty</description>
              <bitRange>[21:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMA_TX_EN</name>
              <description></description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TX_TRIG</name>
              <description>When DMA_TX_EN set, send DMA TX Req when there is no less than DMA_TX_TRIG empty byte number in SEND_FIFO</description>
              <bitRange>[5:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_FIFO_CON</name>
          <description>TWI_DRV FIFO Content Register</description>
          <addressOffset>0x21C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x7F007F</resetMask>
          <fields>
            <field>
              <name>RECV_FIFO_CLEAR</name>
              <description>Set this bit to clear RECV_FIFO pointer, and this bit is cleared automatically</description>
              <bitRange>[22:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RECV_FIFO_CONTENT</name>
              <description>The number of data in RECV_FIFO</description>
              <bitRange>[21:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SEND_FIFO_CLEAR</name>
              <description>Set this bit to clear SEND_FIFO pointer, and this bit is cleared automatically</description>
              <bitRange>[6:6]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SEND_FIFO_CONTENT</name>
              <description>The number of data in SEND_FIFO</description>
              <bitRange>[5:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_FMT</name>
          <description>TWI_DRV Packet Format Register</description>
          <addressOffset>0x20C</addressOffset>
          <resetValue>0x10001</resetValue>
          <resetMask>0xFFFFFF</resetMask>
          <fields>
            <field>
              <name>ADDR_BYTE</name>
              <description>How many bytes be sent as slave device reg address 0~255</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DATA_BYTE</name>
              <description>How many bytes be sent/received as data 1~65535</description>
              <bitRange>[15:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_INT_CTRL</name>
          <description>TWI_DRV Interrupt Control Register</description>
          <addressOffset>0x214</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xF000F</resetMask>
          <fields>
            <field>
              <name>RX_REQ_INT_EN</name>
              <description></description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TX_REQ_INT_EN</name>
              <description></description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TRAN_ERR_INT_EN</name>
              <description></description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TRAN_COM_INT_EN</name>
              <description></description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RX_REQ_PD</name>
              <description>Set when the data byte number in RECV_FIFO reaches RX_TRIG</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>TX_REQ_PD</name>
              <description>Set when there is no less than DMA_TX_TRIG empty byte number in SEND_FIFO</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>TRAN_ERR_PD</name>
              <description>Packet transmission failed pending</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
            <field>
              <name>TRAN_COM_PD</name>
              <description>Packet transmission completed pending</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_RECV_FIFO_ACC</name>
          <description>TWI_DRV Receive Data FIFO Access Register</description>
          <addressOffset>0x304</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>RECV_DATA_FIFO</name>
              <description>Address of a 32x8 RECV_FIFO, which stores data received from slave device</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_SEND_FIFO_ACC</name>
          <description>TWI_DRV Send Data FIFO Access Register</description>
          <addressOffset>0x300</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>SEND_DATA_FIFO</name>
              <description>Address of a 32x8 SEND_FIFO, which stores reg address and data sending to slave device</description>
              <bitRange>[7:0]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_DRV_SLV</name>
          <description>TWI_DRV Slave ID Register</description>
          <addressOffset>0x208</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFFFF</resetMask>
          <fields>
            <field>
              <name>SLV_ID</name>
              <description>Slave device ID 7-bit addressing SLA6, SLA5, SLA4, SLA3, SLA2, SLA1, SLA0 10-bit addressing 1, 1, 1, 1, 0, SLAX[9:8]</description>
              <bitRange>[15:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CMD</name>
              <description>R/W operation to slave device 
0: write 
1: read</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>write</name>
                  <description>write</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>read</name>
                  <description>read</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SLV_ID_X</name>
              <description>SLAX[7:0], low 8 bits for slave device ID with 10-bit addressing</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_EFR</name>
          <description>TWI Enhance Feature Register</description>
          <addressOffset>0x1C</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x3</resetMask>
          <fields>
            <field>
              <name>DBN</name>
              <description>Data Byte Number Follow Read Command Control 00 : No data byte can be written after read command 01 : Only 1 byte data can be written after read command 10 : 2 bytes data can be written after read command 11 : 3 bytes data can be written after read command</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_LCR</name>
          <description>TWI Line Control Register</description>
          <addressOffset>0x20</addressOffset>
          <resetValue>0x3A</resetValue>
          <resetMask>0x3F</resetMask>
          <fields>
            <field>
              <name>SCL_STATE</name>
              <description>Current State of TWI_SCL 0 : Low 1 : High</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SDA_STATE</name>
              <description>Current State of TWI_SDA 0 : Low 1 : High</description>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SCL_CTL</name>
              <description>TWI_SCL Line State Control Bit When line control mode is enabled (bit[2] set), this bit decides the output level of TWI_SCL. 0 : Output low level 1 : Output high level</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SCL_CTL_EN</name>
              <description>TWI_SCL Line State Control Enable When this bit is set, the state of TWI_SCL is controlled by the value of bit[3]. 0 : Disable TWI_SCL line control mode 1 : Enable TWI_SCL line control mode</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDA_CTL</name>
              <description>TWI_SDA Line State Control Bit When line control mode is enabled (bit[0] set), this bit decides the output level of TWI_SDA. 0 : Output low level 1 : Output high level</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDA_CTL_EN</name>
              <description>TWI_SDA Line State Control Enable When this bit is set, the state of TWI_SDA is controlled by the value of bit[1]. 0 : Disable TWI_SDA line control mode 1 : Enable TWI_SDA line control mode</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_SRST</name>
          <description>TWI Software Reset</description>
          <addressOffset>0x18</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0x1</resetMask>
          <fields>
            <field>
              <name>SOFT_RST</name>
              <description>Soft Reset Write `1` to this bit to reset the TWI and clear to `0` when completing Soft Reset operation.</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_STAT</name>
          <description>TWI Status Register</description>
          <addressOffset>0x10</addressOffset>
          <resetValue>0xF8</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>STA</name>
              <description>Status Information Byte Code Status 
0x00: Bus error 
0x08: START condition transmitted 
0x10: Repeated START condition transmitted 
0x18: Address + Write bit transmitted, ACK received 
0x20: Address + Write bit transmitted, ACK not received 
0x28: Data byte transmitted in master mode, ACK received 
0x30: Data byte transmitted in master mode, ACK not received 
0x38: Arbitration lost in address or data byte 
0x40: Address + Read bit transmitted, ACK received 
0x48: Address + Read bit transmitted, ACK not received 
0x50: Data byte received in master mode, ACK transmitted 
0x58: Data byte received in master mode, not ACK transmitted 
0x60: Slave address + Write bit received, ACK transmitted 
0x68: Arbitration lost in address as master, slave address + Write bit received, ACK transmitted 
0x70: General Call address received, ACK transmitted 
0x78: Arbitration lost in address as master, General Call address received, ACK transmitted 
0x80: Data byte received after slave address received, ACK transmitted 
0x88: Data byte received after slave address received, not ACK transmitted 
0x90: Data byte received after General Call received, ACK transmitted 
0x98: Data byte received after General Call received, not ACK transmitted 
0xA0: STOP or repeated START condition received in slave mode 
0xA8: Slave address + Read bit received, ACK transmitted 
0xB0: Arbitration lost in address as master, slave address + Read bit received, ACK transmitted 
0xB8: Data byte transmitted in slave mode, ACK received 
0xC0: Data byte transmitted in slave mode, ACK not received 
0xC8: Last byte transmitted in slave mode, ACK received 
0xD0: Second Address byte + Write bit transmitted, ACK received 
0xD8: Second Address byte + Write bit transmitted, ACK not received 
0xF8: No relevant status information, INT_FLAG=0 Others: Reserved</description>
              <bitRange>[7:0]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>TWI_XADDR</name>
          <description>TWI Extended Slave Address</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x0</resetValue>
          <resetMask>0xFF</resetMask>
          <fields>
            <field>
              <name>SLAX</name>
              <description>Extend Slave Address SLAX[7:0]</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="TWI0">
      <name>TWI1</name>
      <description>TWI1</description>
      <groupName>generic</groupName>
      <baseAddress>0x5002400</baseAddress>
      <access>read-write</access>
    </peripheral>
    <peripheral derivedFrom="TWI0">
      <name>TWI2</name>
      <description>TWI2</description>
      <groupName>generic</groupName>
      <baseAddress>0x5002800</baseAddress>
      <access>read-write</access>
    </peripheral>
    <peripheral derivedFrom="TWI0">
      <name>TWI3</name>
      <description>TWI3</description>
      <groupName>generic</groupName>
      <baseAddress>0x5002C00</baseAddress>
      <access>read-write</access>
    </peripheral>
    <peripheral derivedFrom="TWI0">
      <name>TWI4</name>
      <description>TWI4</description>
      <groupName>generic</groupName>
      <baseAddress>0x5003000</baseAddress>
      <access>read-write</access>
    </peripheral>
    <peripheral derivedFrom="TWI0">
      <name>R-TWI0</name>
      <description>R-TWI0</description>
      <groupName>generic</groupName>
      <baseAddress>0x7081400</baseAddress>
      <access>read-write</access>
    </peripheral>
  </peripherals>
</device>
