# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../tema.srcs/sources_1/new/senzor_2.v" \
"../../../../tema.srcs/sources_1/new/senzor_1.v" \
"../../../../tema.srcs/sources_1/new/MUX.v" \
"../../../../tema.srcs/sources_1/new/ecran_1.v" \
"../../../../tema.srcs/sources_1/new/ecran_2.v" \
"../../../../tema.srcs/sources_1/new/Arduino_ATmega328.v" \
"../../../../tema.ip_user_files/bd/block_design/ip/block_design_senzor_2_0_1/sim/block_design_senzor_2_0_1.v" \
"../../../../tema.ip_user_files/bd/block_design/ip/block_design_senzor_1_0_1/sim/block_design_senzor_1_0_1.v" \
"../../../../tema.ip_user_files/bd/block_design/ip/block_design_MUX_0_1/sim/block_design_MUX_0_1.v" \
"../../../../tema.ip_user_files/bd/block_design/ip/block_design_ecran_1_0_0/sim/block_design_ecran_1_0_0.v" \
"../../../../tema.ip_user_files/bd/block_design/ip/block_design_ecran_2_0_0/sim/block_design_ecran_2_0_0.v" \
"../../../../tema.ip_user_files/bd/block_design/ip/block_design_Arduino_ATmega328_0_0/sim/block_design_Arduino_ATmega328_0_0.v" \
"../../../../tema.ip_user_files/bd/block_design/sim/block_design.v" \
"../../../../tema.srcs/sources_1/bd/block_design/hdl/block_design_wrapper.v" \
"../../../../tema.srcs/sim_1/new/simulare.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
