// Seed: 1150530975
module module_0;
  assign id_1 = 1;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri id_6,
    input wand id_7,
    input tri1 id_8,
    input supply1 id_9,
    input wand id_10,
    output uwire id_11,
    output supply0 id_12
);
  wire id_14;
  wire id_15;
  module_0 modCall_1 ();
  id_16(
      .id_0(id_0)
  );
endmodule
module module_2 (
    input supply1 id_0,
    output supply1 id_1,
    input wand id_2,
    output logic id_3,
    input wire id_4,
    input wor id_5,
    output supply1 id_6,
    input wand id_7,
    output wor id_8,
    input logic id_9
    , id_11
);
  always id_3 <= #1 id_9;
  assign id_3 = id_9;
  wire id_12;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
