https://github.com/seanpm2001/Learn-Verilog-AMS/discussions/1
