{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758224259868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758224259868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 18 16:37:39 2025 " "Processing started: Thu Sep 18 16:37:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758224259868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758224259868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL1 -c PBL1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL1 -c PBL1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758224259868 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758224259956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758224259956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_TOP.v 1 1 " "Found 1 design units, including 1 entities, in source file ULA_TOP.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_TOP " "Found entity 1: ULA_TOP" {  } { { "ULA_TOP.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758224263203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758224263203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_7seg " "Found entity 1: decodificador_7seg" {  } { { "decodificador_7seg.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/decodificador_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758224263204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758224263204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/bcd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758224263204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758224263204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758224263204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758224263204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_para_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8_para_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_para_1 " "Found entity 1: mux_8_para_1" {  } { { "mux_8_para_1.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/mux_8_para_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758224263204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758224263204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_subtrator_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_subtrator_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_subtrator_4bits " "Found entity 1: somador_subtrator_4bits" {  } { { "somador_subtrator_4bits.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/somador_subtrator_4bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758224263204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758224263204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_and_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_and_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_and_4bits " "Found entity 1: unidade_and_4bits" {  } { { "unidade_and_4bits.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/unidade_and_4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758224263205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758224263205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_or_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_or_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_or_4bits " "Found entity 1: unidade_or_4bits" {  } { { "unidade_or_4bits.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/unidade_or_4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758224263205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758224263205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma_cin_a.v 1 1 " "Found 1 design units, including 1 entities, in source file soma_cin_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 soma_cin_a " "Found entity 1: soma_cin_a" {  } { { "soma_cin_a.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/soma_cin_a.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758224263205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758224263205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mutiplicacao_5x4.v 1 1 " "Found 1 design units, including 1 entities, in source file mutiplicacao_5x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mutiplicacao_5x4 " "Found entity 1: mutiplicacao_5x4" {  } { { "mutiplicacao_5x4.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/mutiplicacao_5x4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758224263205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758224263205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_xor_5x4.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_xor_5x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_xor_5x4 " "Found entity 1: unidade_xor_5x4" {  } { { "unidade_xor_5x4.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/unidade_xor_5x4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758224263205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758224263205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisao_5por4.v 1 1 " "Found 1 design units, including 1 entities, in source file divisao_5por4.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisao_5por4 " "Found entity 1: divisao_5por4" {  } { { "divisao_5por4.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/divisao_5por4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758224263206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758224263206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_para_1_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8_para_1_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_para_1_8bits " "Found entity 1: mux_8_para_1_8bits" {  } { { "mux_8_para_1_8bits.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/mux_8_para_1_8bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758224263206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758224263206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_zero.v 1 1 " "Found 1 design units, including 1 entities, in source file flag_zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag_zero " "Found entity 1: flag_zero" {  } { { "flag_zero.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/flag_zero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758224263206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758224263206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "nB0 nb0 flag_error.v(13) " "Verilog HDL Declaration information at flag_error.v(13): object \"nB0\" differs only in case from object \"nb0\" in the same scope" {  } { { "flag_error.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/flag_error.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758224263206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "nB1 nb1 flag_error.v(13) " "Verilog HDL Declaration information at flag_error.v(13): object \"nB1\" differs only in case from object \"nb1\" in the same scope" {  } { { "flag_error.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/flag_error.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758224263206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "nB2 nb2 flag_error.v(13) " "Verilog HDL Declaration information at flag_error.v(13): object \"nB2\" differs only in case from object \"nb2\" in the same scope" {  } { { "flag_error.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/flag_error.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758224263206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "nB3 nb3 flag_error.v(13) " "Verilog HDL Declaration information at flag_error.v(13): object \"nB3\" differs only in case from object \"nb3\" in the same scope" {  } { { "flag_error.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/flag_error.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758224263206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_error.v 1 1 " "Found 1 design units, including 1 entities, in source file flag_error.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag_error " "Found entity 1: flag_error" {  } { { "flag_error.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/flag_error.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758224263206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758224263206 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "soma_2 mutiplicacao_5x4.v(35) " "Verilog HDL Implicit Net warning at mutiplicacao_5x4.v(35): created implicit net for \"soma_2\"" {  } { { "mutiplicacao_5x4.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/mutiplicacao_5x4.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758224263206 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ULA_TOP.v(115) " "Verilog HDL Instantiation warning at ULA_TOP.v(115): instance has no name" {  } { { "ULA_TOP.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 115 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1758224263207 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ULA_TOP.v(116) " "Verilog HDL Instantiation warning at ULA_TOP.v(116): instance has no name" {  } { { "ULA_TOP.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 116 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1758224263207 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ULA_TOP.v(118) " "Verilog HDL Instantiation warning at ULA_TOP.v(118): instance has no name" {  } { { "ULA_TOP.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 118 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1758224263207 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ULA_TOP.v(120) " "Verilog HDL Instantiation warning at ULA_TOP.v(120): instance has no name" {  } { { "ULA_TOP.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 120 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1758224263207 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA_TOP " "Elaborating entity \"ULA_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1758224263225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_cin_a soma_cin_a:U_somaCin " "Elaborating entity \"soma_cin_a\" for hierarchy \"soma_cin_a:U_somaCin\"" {  } { { "ULA_TOP.v" "U_somaCin" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758224263226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder soma_cin_a:U_somaCin\|full_adder:U_s1 " "Elaborating entity \"full_adder\" for hierarchy \"soma_cin_a:U_somaCin\|full_adder:U_s1\"" {  } { { "soma_cin_a.v" "U_s1" { Text "/home/aluno/Documentos/PBL1/PBL1/soma_cin_a.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758224263226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_subtrator_4bits somador_subtrator_4bits:U_Soma " "Elaborating entity \"somador_subtrator_4bits\" for hierarchy \"somador_subtrator_4bits:U_Soma\"" {  } { { "ULA_TOP.v" "U_Soma" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758224263227 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd somador_subtrator_4bits.v(15) " "Verilog HDL or VHDL warning at somador_subtrator_4bits.v(15): object \"gnd\" assigned a value but never read" {  } { { "somador_subtrator_4bits.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/somador_subtrator_4bits.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1758224263227 "|ULA_TOP|somador_subtrator_4bits:U_Soma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cout somador_subtrator_4bits.v(8) " "Output port \"cout\" at somador_subtrator_4bits.v(8) has no driver" {  } { { "somador_subtrator_4bits.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/somador_subtrator_4bits.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1758224263227 "|ULA_TOP|somador_subtrator_4bits:U_Soma"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ov somador_subtrator_4bits.v(10) " "Output port \"ov\" at somador_subtrator_4bits.v(10) has no driver" {  } { { "somador_subtrator_4bits.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/somador_subtrator_4bits.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1758224263227 "|ULA_TOP|somador_subtrator_4bits:U_Soma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_and_4bits unidade_and_4bits:U_AND " "Elaborating entity \"unidade_and_4bits\" for hierarchy \"unidade_and_4bits:U_AND\"" {  } { { "ULA_TOP.v" "U_AND" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758224263228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_or_4bits unidade_or_4bits:U_OR " "Elaborating entity \"unidade_or_4bits\" for hierarchy \"unidade_or_4bits:U_OR\"" {  } { { "ULA_TOP.v" "U_OR" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758224263228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mutiplicacao_5x4 mutiplicacao_5x4:U_Mult " "Elaborating entity \"mutiplicacao_5x4\" for hierarchy \"mutiplicacao_5x4:U_Mult\"" {  } { { "ULA_TOP.v" "U_Mult" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758224263228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_xor_5x4 unidade_xor_5x4:U_xor " "Elaborating entity \"unidade_xor_5x4\" for hierarchy \"unidade_xor_5x4:U_xor\"" {  } { { "ULA_TOP.v" "U_xor" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758224263230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisao_5por4 divisao_5por4:U_div " "Elaborating entity \"divisao_5por4\" for hierarchy \"divisao_5por4:U_div\"" {  } { { "ULA_TOP.v" "U_div" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758224263230 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd divisao_5por4.v(7) " "Verilog HDL or VHDL warning at divisao_5por4.v(7): object \"gnd\" assigned a value but never read" {  } { { "divisao_5por4.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/divisao_5por4.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1758224263230 "|divisao_5por4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_para_1_8bits mux_8_para_1_8bits:U_MUX " "Elaborating entity \"mux_8_para_1_8bits\" for hierarchy \"mux_8_para_1_8bits:U_MUX\"" {  } { { "ULA_TOP.v" "U_MUX" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758224263230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_para_1 mux_8_para_1_8bits:U_MUX\|mux_8_para_1:MUX_BIT0 " "Elaborating entity \"mux_8_para_1\" for hierarchy \"mux_8_para_1_8bits:U_MUX\|mux_8_para_1:MUX_BIT0\"" {  } { { "mux_8_para_1_8bits.v" "MUX_BIT0" { Text "/home/aluno/Documentos/PBL1/PBL1/mux_8_para_1_8bits.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758224263230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:U_BCD " "Elaborating entity \"bcd\" for hierarchy \"bcd:U_BCD\"" {  } { { "ULA_TOP.v" "U_BCD" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758224263231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador_7seg decodificador_7seg:comb_24 " "Elaborating entity \"decodificador_7seg\" for hierarchy \"decodificador_7seg:comb_24\"" {  } { { "ULA_TOP.v" "comb_24" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758224263232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_zero flag_zero:comb_26 " "Elaborating entity \"flag_zero\" for hierarchy \"flag_zero:comb_26\"" {  } { { "ULA_TOP.v" "comb_26" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758224263232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_error flag_error:comb_27 " "Elaborating entity \"flag_error\" for hierarchy \"flag_error:comb_27\"" {  } { { "ULA_TOP.v" "comb_27" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758224263232 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "resultado_ula\[7\] " "Net \"resultado_ula\[7\]\" is missing source, defaulting to GND" {  } { { "ULA_TOP.v" "resultado_ula\[7\]" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758224263243 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "resultado_ula\[6\] " "Net \"resultado_ula\[6\]\" is missing source, defaulting to GND" {  } { { "ULA_TOP.v" "resultado_ula\[6\]" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758224263243 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "resultado_ula\[5\] " "Net \"resultado_ula\[5\]\" is missing source, defaulting to GND" {  } { { "ULA_TOP.v" "resultado_ula\[5\]" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758224263243 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1758224263243 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "resultado_ula\[7\] " "Net \"resultado_ula\[7\]\" is missing source, defaulting to GND" {  } { { "ULA_TOP.v" "resultado_ula\[7\]" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758224263243 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "resultado_ula\[6\] " "Net \"resultado_ula\[6\]\" is missing source, defaulting to GND" {  } { { "ULA_TOP.v" "resultado_ula\[6\]" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758224263243 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "resultado_ula\[5\] " "Net \"resultado_ula\[5\]\" is missing source, defaulting to GND" {  } { { "ULA_TOP.v" "resultado_ula\[5\]" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758224263243 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1758224263243 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "resultado_ula\[7\] " "Net \"resultado_ula\[7\]\" is missing source, defaulting to GND" {  } { { "ULA_TOP.v" "resultado_ula\[7\]" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758224263243 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "resultado_ula\[6\] " "Net \"resultado_ula\[6\]\" is missing source, defaulting to GND" {  } { { "ULA_TOP.v" "resultado_ula\[6\]" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758224263243 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "resultado_ula\[5\] " "Net \"resultado_ula\[5\]\" is missing source, defaulting to GND" {  } { { "ULA_TOP.v" "resultado_ula\[5\]" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758224263243 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1758224263243 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "resultado_ula\[7\] " "Net \"resultado_ula\[7\]\" is missing source, defaulting to GND" {  } { { "ULA_TOP.v" "resultado_ula\[7\]" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758224263243 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "resultado_ula\[6\] " "Net \"resultado_ula\[6\]\" is missing source, defaulting to GND" {  } { { "ULA_TOP.v" "resultado_ula\[6\]" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758224263243 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "resultado_ula\[5\] " "Net \"resultado_ula\[5\]\" is missing source, defaulting to GND" {  } { { "ULA_TOP.v" "resultado_ula\[5\]" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758224263243 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1758224263243 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "resultado_ula\[7\] " "Net \"resultado_ula\[7\]\" is missing source, defaulting to GND" {  } { { "ULA_TOP.v" "resultado_ula\[7\]" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758224263243 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "resultado_ula\[6\] " "Net \"resultado_ula\[6\]\" is missing source, defaulting to GND" {  } { { "ULA_TOP.v" "resultado_ula\[6\]" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758224263243 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "resultado_ula\[5\] " "Net \"resultado_ula\[5\]\" is missing source, defaulting to GND" {  } { { "ULA_TOP.v" "resultado_ula\[5\]" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758224263243 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1758224263243 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "resultado_ula\[7\] " "Net \"resultado_ula\[7\]\" is missing source, defaulting to GND" {  } { { "ULA_TOP.v" "resultado_ula\[7\]" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758224263243 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "resultado_ula\[6\] " "Net \"resultado_ula\[6\]\" is missing source, defaulting to GND" {  } { { "ULA_TOP.v" "resultado_ula\[6\]" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758224263243 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "resultado_ula\[5\] " "Net \"resultado_ula\[5\]\" is missing source, defaulting to GND" {  } { { "ULA_TOP.v" "resultado_ula\[5\]" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758224263243 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1758224263243 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "resultado_ula\[7\] " "Net \"resultado_ula\[7\]\" is missing source, defaulting to GND" {  } { { "ULA_TOP.v" "resultado_ula\[7\]" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758224263244 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "resultado_ula\[6\] " "Net \"resultado_ula\[6\]\" is missing source, defaulting to GND" {  } { { "ULA_TOP.v" "resultado_ula\[6\]" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758224263244 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "resultado_ula\[5\] " "Net \"resultado_ula\[5\]\" is missing source, defaulting to GND" {  } { { "ULA_TOP.v" "resultado_ula\[5\]" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758224263244 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1758224263244 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "resultado_ula\[7\] " "Net \"resultado_ula\[7\]\" is missing source, defaulting to GND" {  } { { "ULA_TOP.v" "resultado_ula\[7\]" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758224263244 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "resultado_ula\[6\] " "Net \"resultado_ula\[6\]\" is missing source, defaulting to GND" {  } { { "ULA_TOP.v" "resultado_ula\[6\]" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758224263244 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "resultado_ula\[5\] " "Net \"resultado_ula\[5\]\" is missing source, defaulting to GND" {  } { { "ULA_TOP.v" "resultado_ula\[5\]" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758224263244 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1758224263244 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "resultado_ula\[7\] " "Net \"resultado_ula\[7\]\" is missing source, defaulting to GND" {  } { { "ULA_TOP.v" "resultado_ula\[7\]" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758224263244 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "resultado_ula\[6\] " "Net \"resultado_ula\[6\]\" is missing source, defaulting to GND" {  } { { "ULA_TOP.v" "resultado_ula\[6\]" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758224263244 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "resultado_ula\[5\] " "Net \"resultado_ula\[5\]\" is missing source, defaulting to GND" {  } { { "ULA_TOP.v" "resultado_ula\[5\]" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758224263244 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1758224263244 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2 " "Ignored 2 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1758224263332 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1758224263332 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1758224263499 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "ULA_TOP.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758224263569 "|ULA_TOP|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "ULA_TOP.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758224263569 "|ULA_TOP|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "ULA_TOP.v" "" { Text "/home/aluno/Documentos/PBL1/PBL1/ULA_TOP.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758224263569 "|ULA_TOP|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1758224263569 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1758224263606 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Documentos/PBL1/PBL1/output_files/PBL1.map.smsg " "Generated suppressed messages file /home/aluno/Documentos/PBL1/PBL1/output_files/PBL1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758224264000 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1758224264038 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758224264038 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1758224264053 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1758224264053 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1758224264053 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1758224264053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758224264056 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 18 16:37:44 2025 " "Processing ended: Thu Sep 18 16:37:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758224264056 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758224264056 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758224264056 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758224264056 ""}
