Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date             : Sat Jun 22 10:35:18 2024
| Host             : DESKTOP-PF8MJD1 running 64-bit major release  (build 9200)
| Command          : report_power -file SF51_JR6101_top_power_routed.rpt -pb SF51_JR6101_top_power_summary_routed.pb -rpx SF51_JR6101_top_power_routed.rpx
| Design           : SF51_JR6101_top
| Device           : xc7vx690tffg1157-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.163        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.816        |
| Device Static (W)        | 0.347        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 83.4         |
| Junction Temperature (C) | 26.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.072 |       12 |       --- |             --- |
| Slice Logic              |     0.012 |    51855 |       --- |             --- |
|   LUT as Logic           |     0.008 |    10223 |    433200 |            2.36 |
|   LUT as Shift Register  |     0.002 |     3615 |    174200 |            2.08 |
|   Register               |     0.001 |    27301 |    866400 |            3.15 |
|   CARRY4                 |    <0.001 |      656 |    108300 |            0.61 |
|   BUFG                   |    <0.001 |        5 |        32 |           15.63 |
|   LUT as Distributed RAM |    <0.001 |       24 |    174200 |            0.01 |
|   F7/F8 Muxes            |    <0.001 |      752 |    433200 |            0.17 |
|   Others                 |     0.000 |     2502 |       --- |             --- |
|   BUFR                   |     0.000 |        4 |       320 |            1.25 |
| Signals                  |     0.030 |    39836 |       --- |             --- |
| Block RAM                |     0.073 |      163 |      1470 |           11.09 |
| MMCM                     |     0.211 |        2 |        20 |           10.00 |
| I/O                      |     0.417 |       76 |       600 |           12.67 |
| Static Power             |     0.347 |          |           |                 |
| Total                    |     1.163 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.415 |       0.212 |      0.203 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.346 |       0.292 |      0.053 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.041 |       0.040 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.016 |       0.006 |      0.010 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| F1_EMCCLK                                                                                  | F1_EMCCLK                                                            |            20.0 |
| clk_out1_clk_wiz_0                                                                         | clk_wiz_0/inst/clk_out1_clk_wiz_0                                    |             8.0 |
| clk_out1_clk_wiz_1                                                                         | clk_wiz_1_inst/inst/clk_out1_clk_wiz_1                               |           100.0 |
| clk_out2_clk_wiz_0                                                                         | clk_wiz_0/inst/clk_out2                                              |            20.0 |
| clk_out2_clk_wiz_0                                                                         | clk_wiz_0/inst/clk_out2_clk_wiz_0                                    |            20.0 |
| clk_out2_clk_wiz_1                                                                         | clk_wiz_1_inst/inst/clk_out2_clk_wiz_1                               |            50.0 |
| clk_out4_clk_wiz_1                                                                         | clk_wiz_1_inst/inst/clk_out4_clk_wiz_1                               |             5.0 |
| clkfbout_clk_wiz_0                                                                         | clk_wiz_0/inst/clkfbout_clk_wiz_0                                    |            20.0 |
| clkfbout_clk_wiz_1                                                                         | clk_wiz_1_inst/inst/clkfbout_clk_wiz_1                               |            20.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| SF51_JR6101_top            |     0.816 |
|   clk_wiz_0                |     0.106 |
|     inst                   |     0.106 |
|   clk_wiz_1_inst           |     0.108 |
|     inst                   |     0.108 |
|   dbg_hub                  |     0.002 |
|     inst                   |     0.002 |
|       BSCANID.u_xsdbm_id   |     0.002 |
|   u_ila_0                  |     0.117 |
|     inst                   |     0.117 |
|       ila_core_inst        |     0.116 |
|   u_pixl_top               |     0.479 |
|     lvds1_fifo512bit_1k    |     0.014 |
|       U0                   |     0.014 |
|     lvds2_fifo512bit_1k    |     0.002 |
|       U0                   |     0.002 |
|     u_pixl_receive1        |     0.301 |
|     u_pixl_receive2        |     0.051 |
|     u_pixl_receive3        |     0.037 |
|     u_pixl_receive4        |     0.036 |
|     u_pp_pix1              |     0.002 |
|       u_mem_pix            |     0.002 |
|     u_pp_pix1_downSampling |     0.002 |
|       u_mem_pix            |     0.002 |
|     u_spi_config           |     0.003 |
+----------------------------+-----------+


