<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="VGA_interface_synth_1" LaunchDir="C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/VGA_interface_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="BRAM_2048_32bit_synth_1" LaunchDir="C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/BRAM_2048_32bit_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ROM_1024_32bit_synth_1" LaunchDir="C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/ROM_1024_32bit_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="BRAM_2048_16bit_synth_1" LaunchDir="C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/BRAM_2048_16bit_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="VGA_interface_synth_1"/>
		<Parent Id="BRAM_2048_32bit_synth_1"/>
		<Parent Id="ROM_1024_32bit_synth_1"/>
		<Parent Id="BRAM_2048_16bit_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/Hugo/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="VGA_interface_synth_1"/>
		<Parent Id="BRAM_2048_32bit_synth_1"/>
		<Parent Id="ROM_1024_32bit_synth_1"/>
		<Parent Id="BRAM_2048_16bit_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

