# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6591 \
    name layer20_out_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_0 \
    op interface \
    ports { layer20_out_0_dout { I 16 vector } layer20_out_0_num_data_valid { I 8 vector } layer20_out_0_fifo_cap { I 8 vector } layer20_out_0_empty_n { I 1 bit } layer20_out_0_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6592 \
    name layer20_out_1 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_1 \
    op interface \
    ports { layer20_out_1_dout { I 16 vector } layer20_out_1_num_data_valid { I 8 vector } layer20_out_1_fifo_cap { I 8 vector } layer20_out_1_empty_n { I 1 bit } layer20_out_1_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6593 \
    name layer20_out_2 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_2 \
    op interface \
    ports { layer20_out_2_dout { I 16 vector } layer20_out_2_num_data_valid { I 8 vector } layer20_out_2_fifo_cap { I 8 vector } layer20_out_2_empty_n { I 1 bit } layer20_out_2_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6594 \
    name layer20_out_3 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_3 \
    op interface \
    ports { layer20_out_3_dout { I 16 vector } layer20_out_3_num_data_valid { I 8 vector } layer20_out_3_fifo_cap { I 8 vector } layer20_out_3_empty_n { I 1 bit } layer20_out_3_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6595 \
    name layer20_out_4 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_4 \
    op interface \
    ports { layer20_out_4_dout { I 16 vector } layer20_out_4_num_data_valid { I 8 vector } layer20_out_4_fifo_cap { I 8 vector } layer20_out_4_empty_n { I 1 bit } layer20_out_4_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6596 \
    name layer20_out_5 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_5 \
    op interface \
    ports { layer20_out_5_dout { I 16 vector } layer20_out_5_num_data_valid { I 8 vector } layer20_out_5_fifo_cap { I 8 vector } layer20_out_5_empty_n { I 1 bit } layer20_out_5_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6597 \
    name layer20_out_6 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_6 \
    op interface \
    ports { layer20_out_6_dout { I 16 vector } layer20_out_6_num_data_valid { I 8 vector } layer20_out_6_fifo_cap { I 8 vector } layer20_out_6_empty_n { I 1 bit } layer20_out_6_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6598 \
    name layer20_out_7 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_7 \
    op interface \
    ports { layer20_out_7_dout { I 16 vector } layer20_out_7_num_data_valid { I 8 vector } layer20_out_7_fifo_cap { I 8 vector } layer20_out_7_empty_n { I 1 bit } layer20_out_7_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6599 \
    name layer20_out_8 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_8 \
    op interface \
    ports { layer20_out_8_dout { I 16 vector } layer20_out_8_num_data_valid { I 8 vector } layer20_out_8_fifo_cap { I 8 vector } layer20_out_8_empty_n { I 1 bit } layer20_out_8_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6600 \
    name layer20_out_9 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_9 \
    op interface \
    ports { layer20_out_9_dout { I 16 vector } layer20_out_9_num_data_valid { I 8 vector } layer20_out_9_fifo_cap { I 8 vector } layer20_out_9_empty_n { I 1 bit } layer20_out_9_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6601 \
    name layer20_out_10 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_10 \
    op interface \
    ports { layer20_out_10_dout { I 16 vector } layer20_out_10_num_data_valid { I 8 vector } layer20_out_10_fifo_cap { I 8 vector } layer20_out_10_empty_n { I 1 bit } layer20_out_10_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6602 \
    name layer20_out_11 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_11 \
    op interface \
    ports { layer20_out_11_dout { I 16 vector } layer20_out_11_num_data_valid { I 8 vector } layer20_out_11_fifo_cap { I 8 vector } layer20_out_11_empty_n { I 1 bit } layer20_out_11_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6603 \
    name layer20_out_12 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_12 \
    op interface \
    ports { layer20_out_12_dout { I 16 vector } layer20_out_12_num_data_valid { I 8 vector } layer20_out_12_fifo_cap { I 8 vector } layer20_out_12_empty_n { I 1 bit } layer20_out_12_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6604 \
    name layer20_out_13 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_13 \
    op interface \
    ports { layer20_out_13_dout { I 16 vector } layer20_out_13_num_data_valid { I 8 vector } layer20_out_13_fifo_cap { I 8 vector } layer20_out_13_empty_n { I 1 bit } layer20_out_13_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6605 \
    name layer20_out_14 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_14 \
    op interface \
    ports { layer20_out_14_dout { I 16 vector } layer20_out_14_num_data_valid { I 8 vector } layer20_out_14_fifo_cap { I 8 vector } layer20_out_14_empty_n { I 1 bit } layer20_out_14_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6606 \
    name layer20_out_15 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_15 \
    op interface \
    ports { layer20_out_15_dout { I 16 vector } layer20_out_15_num_data_valid { I 8 vector } layer20_out_15_fifo_cap { I 8 vector } layer20_out_15_empty_n { I 1 bit } layer20_out_15_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6607 \
    name layer20_out_16 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_16 \
    op interface \
    ports { layer20_out_16_dout { I 16 vector } layer20_out_16_num_data_valid { I 8 vector } layer20_out_16_fifo_cap { I 8 vector } layer20_out_16_empty_n { I 1 bit } layer20_out_16_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6608 \
    name layer20_out_17 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_17 \
    op interface \
    ports { layer20_out_17_dout { I 16 vector } layer20_out_17_num_data_valid { I 8 vector } layer20_out_17_fifo_cap { I 8 vector } layer20_out_17_empty_n { I 1 bit } layer20_out_17_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6609 \
    name layer20_out_18 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_18 \
    op interface \
    ports { layer20_out_18_dout { I 16 vector } layer20_out_18_num_data_valid { I 8 vector } layer20_out_18_fifo_cap { I 8 vector } layer20_out_18_empty_n { I 1 bit } layer20_out_18_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6610 \
    name layer20_out_19 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_19 \
    op interface \
    ports { layer20_out_19_dout { I 16 vector } layer20_out_19_num_data_valid { I 8 vector } layer20_out_19_fifo_cap { I 8 vector } layer20_out_19_empty_n { I 1 bit } layer20_out_19_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6611 \
    name layer20_out_20 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_20 \
    op interface \
    ports { layer20_out_20_dout { I 16 vector } layer20_out_20_num_data_valid { I 8 vector } layer20_out_20_fifo_cap { I 8 vector } layer20_out_20_empty_n { I 1 bit } layer20_out_20_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6612 \
    name layer20_out_21 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_21 \
    op interface \
    ports { layer20_out_21_dout { I 16 vector } layer20_out_21_num_data_valid { I 8 vector } layer20_out_21_fifo_cap { I 8 vector } layer20_out_21_empty_n { I 1 bit } layer20_out_21_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6613 \
    name layer20_out_22 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_22 \
    op interface \
    ports { layer20_out_22_dout { I 16 vector } layer20_out_22_num_data_valid { I 8 vector } layer20_out_22_fifo_cap { I 8 vector } layer20_out_22_empty_n { I 1 bit } layer20_out_22_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6614 \
    name layer20_out_23 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_23 \
    op interface \
    ports { layer20_out_23_dout { I 16 vector } layer20_out_23_num_data_valid { I 8 vector } layer20_out_23_fifo_cap { I 8 vector } layer20_out_23_empty_n { I 1 bit } layer20_out_23_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6615 \
    name layer20_out_24 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_24 \
    op interface \
    ports { layer20_out_24_dout { I 16 vector } layer20_out_24_num_data_valid { I 8 vector } layer20_out_24_fifo_cap { I 8 vector } layer20_out_24_empty_n { I 1 bit } layer20_out_24_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6616 \
    name layer20_out_25 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_25 \
    op interface \
    ports { layer20_out_25_dout { I 16 vector } layer20_out_25_num_data_valid { I 8 vector } layer20_out_25_fifo_cap { I 8 vector } layer20_out_25_empty_n { I 1 bit } layer20_out_25_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6617 \
    name layer20_out_26 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_26 \
    op interface \
    ports { layer20_out_26_dout { I 16 vector } layer20_out_26_num_data_valid { I 8 vector } layer20_out_26_fifo_cap { I 8 vector } layer20_out_26_empty_n { I 1 bit } layer20_out_26_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6618 \
    name layer20_out_27 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_27 \
    op interface \
    ports { layer20_out_27_dout { I 16 vector } layer20_out_27_num_data_valid { I 8 vector } layer20_out_27_fifo_cap { I 8 vector } layer20_out_27_empty_n { I 1 bit } layer20_out_27_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6619 \
    name layer20_out_28 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_28 \
    op interface \
    ports { layer20_out_28_dout { I 16 vector } layer20_out_28_num_data_valid { I 8 vector } layer20_out_28_fifo_cap { I 8 vector } layer20_out_28_empty_n { I 1 bit } layer20_out_28_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6620 \
    name layer20_out_29 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_29 \
    op interface \
    ports { layer20_out_29_dout { I 16 vector } layer20_out_29_num_data_valid { I 8 vector } layer20_out_29_fifo_cap { I 8 vector } layer20_out_29_empty_n { I 1 bit } layer20_out_29_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6621 \
    name layer20_out_30 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_30 \
    op interface \
    ports { layer20_out_30_dout { I 16 vector } layer20_out_30_num_data_valid { I 8 vector } layer20_out_30_fifo_cap { I 8 vector } layer20_out_30_empty_n { I 1 bit } layer20_out_30_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6622 \
    name layer20_out_31 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_31 \
    op interface \
    ports { layer20_out_31_dout { I 16 vector } layer20_out_31_num_data_valid { I 8 vector } layer20_out_31_fifo_cap { I 8 vector } layer20_out_31_empty_n { I 1 bit } layer20_out_31_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6623 \
    name layer20_out_32 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_32 \
    op interface \
    ports { layer20_out_32_dout { I 16 vector } layer20_out_32_num_data_valid { I 8 vector } layer20_out_32_fifo_cap { I 8 vector } layer20_out_32_empty_n { I 1 bit } layer20_out_32_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6624 \
    name layer20_out_33 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_33 \
    op interface \
    ports { layer20_out_33_dout { I 16 vector } layer20_out_33_num_data_valid { I 8 vector } layer20_out_33_fifo_cap { I 8 vector } layer20_out_33_empty_n { I 1 bit } layer20_out_33_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6625 \
    name layer20_out_34 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_34 \
    op interface \
    ports { layer20_out_34_dout { I 16 vector } layer20_out_34_num_data_valid { I 8 vector } layer20_out_34_fifo_cap { I 8 vector } layer20_out_34_empty_n { I 1 bit } layer20_out_34_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6626 \
    name layer20_out_35 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_35 \
    op interface \
    ports { layer20_out_35_dout { I 16 vector } layer20_out_35_num_data_valid { I 8 vector } layer20_out_35_fifo_cap { I 8 vector } layer20_out_35_empty_n { I 1 bit } layer20_out_35_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6627 \
    name layer20_out_36 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_36 \
    op interface \
    ports { layer20_out_36_dout { I 16 vector } layer20_out_36_num_data_valid { I 8 vector } layer20_out_36_fifo_cap { I 8 vector } layer20_out_36_empty_n { I 1 bit } layer20_out_36_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6628 \
    name layer20_out_37 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_37 \
    op interface \
    ports { layer20_out_37_dout { I 16 vector } layer20_out_37_num_data_valid { I 8 vector } layer20_out_37_fifo_cap { I 8 vector } layer20_out_37_empty_n { I 1 bit } layer20_out_37_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6629 \
    name layer20_out_38 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_38 \
    op interface \
    ports { layer20_out_38_dout { I 16 vector } layer20_out_38_num_data_valid { I 8 vector } layer20_out_38_fifo_cap { I 8 vector } layer20_out_38_empty_n { I 1 bit } layer20_out_38_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6630 \
    name layer20_out_39 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_39 \
    op interface \
    ports { layer20_out_39_dout { I 16 vector } layer20_out_39_num_data_valid { I 8 vector } layer20_out_39_fifo_cap { I 8 vector } layer20_out_39_empty_n { I 1 bit } layer20_out_39_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6631 \
    name layer20_out_40 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_40 \
    op interface \
    ports { layer20_out_40_dout { I 16 vector } layer20_out_40_num_data_valid { I 8 vector } layer20_out_40_fifo_cap { I 8 vector } layer20_out_40_empty_n { I 1 bit } layer20_out_40_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6632 \
    name layer20_out_41 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_41 \
    op interface \
    ports { layer20_out_41_dout { I 16 vector } layer20_out_41_num_data_valid { I 8 vector } layer20_out_41_fifo_cap { I 8 vector } layer20_out_41_empty_n { I 1 bit } layer20_out_41_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6633 \
    name layer20_out_42 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_42 \
    op interface \
    ports { layer20_out_42_dout { I 16 vector } layer20_out_42_num_data_valid { I 8 vector } layer20_out_42_fifo_cap { I 8 vector } layer20_out_42_empty_n { I 1 bit } layer20_out_42_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6634 \
    name layer20_out_43 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_43 \
    op interface \
    ports { layer20_out_43_dout { I 16 vector } layer20_out_43_num_data_valid { I 8 vector } layer20_out_43_fifo_cap { I 8 vector } layer20_out_43_empty_n { I 1 bit } layer20_out_43_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6635 \
    name layer20_out_44 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_44 \
    op interface \
    ports { layer20_out_44_dout { I 16 vector } layer20_out_44_num_data_valid { I 8 vector } layer20_out_44_fifo_cap { I 8 vector } layer20_out_44_empty_n { I 1 bit } layer20_out_44_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6636 \
    name layer20_out_45 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_45 \
    op interface \
    ports { layer20_out_45_dout { I 16 vector } layer20_out_45_num_data_valid { I 8 vector } layer20_out_45_fifo_cap { I 8 vector } layer20_out_45_empty_n { I 1 bit } layer20_out_45_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6637 \
    name layer20_out_46 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_46 \
    op interface \
    ports { layer20_out_46_dout { I 16 vector } layer20_out_46_num_data_valid { I 8 vector } layer20_out_46_fifo_cap { I 8 vector } layer20_out_46_empty_n { I 1 bit } layer20_out_46_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6638 \
    name layer20_out_47 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_47 \
    op interface \
    ports { layer20_out_47_dout { I 16 vector } layer20_out_47_num_data_valid { I 8 vector } layer20_out_47_fifo_cap { I 8 vector } layer20_out_47_empty_n { I 1 bit } layer20_out_47_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6639 \
    name layer20_out_48 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_48 \
    op interface \
    ports { layer20_out_48_dout { I 16 vector } layer20_out_48_num_data_valid { I 8 vector } layer20_out_48_fifo_cap { I 8 vector } layer20_out_48_empty_n { I 1 bit } layer20_out_48_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6640 \
    name layer20_out_49 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_49 \
    op interface \
    ports { layer20_out_49_dout { I 16 vector } layer20_out_49_num_data_valid { I 8 vector } layer20_out_49_fifo_cap { I 8 vector } layer20_out_49_empty_n { I 1 bit } layer20_out_49_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6641 \
    name layer20_out_50 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_50 \
    op interface \
    ports { layer20_out_50_dout { I 16 vector } layer20_out_50_num_data_valid { I 8 vector } layer20_out_50_fifo_cap { I 8 vector } layer20_out_50_empty_n { I 1 bit } layer20_out_50_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6642 \
    name layer20_out_51 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_51 \
    op interface \
    ports { layer20_out_51_dout { I 16 vector } layer20_out_51_num_data_valid { I 8 vector } layer20_out_51_fifo_cap { I 8 vector } layer20_out_51_empty_n { I 1 bit } layer20_out_51_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6643 \
    name layer20_out_52 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_52 \
    op interface \
    ports { layer20_out_52_dout { I 16 vector } layer20_out_52_num_data_valid { I 8 vector } layer20_out_52_fifo_cap { I 8 vector } layer20_out_52_empty_n { I 1 bit } layer20_out_52_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6644 \
    name layer20_out_53 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_53 \
    op interface \
    ports { layer20_out_53_dout { I 16 vector } layer20_out_53_num_data_valid { I 8 vector } layer20_out_53_fifo_cap { I 8 vector } layer20_out_53_empty_n { I 1 bit } layer20_out_53_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6645 \
    name layer20_out_54 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_54 \
    op interface \
    ports { layer20_out_54_dout { I 16 vector } layer20_out_54_num_data_valid { I 8 vector } layer20_out_54_fifo_cap { I 8 vector } layer20_out_54_empty_n { I 1 bit } layer20_out_54_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6646 \
    name layer20_out_55 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_55 \
    op interface \
    ports { layer20_out_55_dout { I 16 vector } layer20_out_55_num_data_valid { I 8 vector } layer20_out_55_fifo_cap { I 8 vector } layer20_out_55_empty_n { I 1 bit } layer20_out_55_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6647 \
    name layer20_out_56 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_56 \
    op interface \
    ports { layer20_out_56_dout { I 16 vector } layer20_out_56_num_data_valid { I 8 vector } layer20_out_56_fifo_cap { I 8 vector } layer20_out_56_empty_n { I 1 bit } layer20_out_56_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6648 \
    name layer20_out_57 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_57 \
    op interface \
    ports { layer20_out_57_dout { I 16 vector } layer20_out_57_num_data_valid { I 8 vector } layer20_out_57_fifo_cap { I 8 vector } layer20_out_57_empty_n { I 1 bit } layer20_out_57_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6649 \
    name layer20_out_58 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_58 \
    op interface \
    ports { layer20_out_58_dout { I 16 vector } layer20_out_58_num_data_valid { I 8 vector } layer20_out_58_fifo_cap { I 8 vector } layer20_out_58_empty_n { I 1 bit } layer20_out_58_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6650 \
    name layer20_out_59 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_59 \
    op interface \
    ports { layer20_out_59_dout { I 16 vector } layer20_out_59_num_data_valid { I 8 vector } layer20_out_59_fifo_cap { I 8 vector } layer20_out_59_empty_n { I 1 bit } layer20_out_59_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6651 \
    name layer20_out_60 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_60 \
    op interface \
    ports { layer20_out_60_dout { I 16 vector } layer20_out_60_num_data_valid { I 8 vector } layer20_out_60_fifo_cap { I 8 vector } layer20_out_60_empty_n { I 1 bit } layer20_out_60_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6652 \
    name layer20_out_61 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_61 \
    op interface \
    ports { layer20_out_61_dout { I 16 vector } layer20_out_61_num_data_valid { I 8 vector } layer20_out_61_fifo_cap { I 8 vector } layer20_out_61_empty_n { I 1 bit } layer20_out_61_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6653 \
    name layer20_out_62 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_62 \
    op interface \
    ports { layer20_out_62_dout { I 16 vector } layer20_out_62_num_data_valid { I 8 vector } layer20_out_62_fifo_cap { I 8 vector } layer20_out_62_empty_n { I 1 bit } layer20_out_62_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6654 \
    name layer20_out_63 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer20_out_63 \
    op interface \
    ports { layer20_out_63_dout { I 16 vector } layer20_out_63_num_data_valid { I 8 vector } layer20_out_63_fifo_cap { I 8 vector } layer20_out_63_empty_n { I 1 bit } layer20_out_63_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6655 \
    name layer26_out_0 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer26_out_0 \
    op interface \
    ports { layer26_out_0_din { O 16 vector } layer26_out_0_num_data_valid { I 8 vector } layer26_out_0_fifo_cap { I 8 vector } layer26_out_0_full_n { I 1 bit } layer26_out_0_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6656 \
    name layer26_out_1 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer26_out_1 \
    op interface \
    ports { layer26_out_1_din { O 16 vector } layer26_out_1_num_data_valid { I 8 vector } layer26_out_1_fifo_cap { I 8 vector } layer26_out_1_full_n { I 1 bit } layer26_out_1_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6657 \
    name layer26_out_2 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer26_out_2 \
    op interface \
    ports { layer26_out_2_din { O 16 vector } layer26_out_2_num_data_valid { I 8 vector } layer26_out_2_fifo_cap { I 8 vector } layer26_out_2_full_n { I 1 bit } layer26_out_2_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6658 \
    name layer26_out_3 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer26_out_3 \
    op interface \
    ports { layer26_out_3_din { O 16 vector } layer26_out_3_num_data_valid { I 8 vector } layer26_out_3_fifo_cap { I 8 vector } layer26_out_3_full_n { I 1 bit } layer26_out_3_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


