<?xml version="1.0" encoding="utf-8"?>

<!--
(c) SCSC 2015-2016 autogenerated by moredump.py as part of 'drun prep'.
  Changes made to this file may cause incorrect behaviour and will be lost if it is regenerated.

  XML file defining registers for periph_scu subsystem moredump
  Chip hash: 0147


-->

<subsystem xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.samsung.com ../Registers.xsd"
  name="periph_scu">
  <block name="periph_scu_module" comment="">
    <register addr="e0000000" rw_flags="RW" width="4" name="SCU_CONTROL" comment="SCU Control Register - bit 0 is SCU Enable"/>
    <register addr="e0000004" rw_flags="R" width="4" name="SCU_CONFIG" comment="SCU Configuration Register - contains info about the SCU setup."/>
    <register addr="e0000008" rw_flags="R" width="4" name="SCU_POWER_STATE" comment="Specifies the state of the Cortex-R7 processors with reference to power modes."/>
    <register addr="e000000c" rw_flags="RW" width="4" name="SCU_INVALIDATE_ALL" comment="Invalidates the SCU tag RAMs on a per Cortex-R7 processor and per way basis."/>
    <register addr="e0000040" rw_flags="R" width="4" name="SCU_AXI1_FILTER_START_ADDRESS" comment="Provides the start address for use with master port 1 in a two-master port configuration. Only bits 31:20 are valid."/>
    <register addr="e0000044" rw_flags="R" width="4" name="SCU_AXI1_FILTER_END_ADDRESS" comment="Provides the end address for use with master port 1 in a two-master port configuration. Only bits 31:20 are valid."/>
    <register addr="e0000048" rw_flags="R" width="4" name="SCU_PERI_FILTER_START_ADDRESS" comment="Provides the start address for use with AXI peripherals port. Only bits 31:20 are valid."/>
    <register addr="e000004c" rw_flags="R" width="4" name="SCU_PERI_FILTER_END_ADDRESS" comment="Provides the end address for use with AXI peripherals port. Only bits 31:20 are valid."/>
    <register addr="e0000050" rw_flags="RW" width="4" name="SCU_ACCESS_CONTROL" comment="Controls access to the following registers on a per processor basis: * SCU Control Register on page 9-6. * SCU CPU Power Status Register on page 9-9. * SCU Invalidate All Register on page 9-10. * SCU Error Bank First Entry Register on page 9-14. * SCU Error Bank Second Entry Register on page 9-15."/>
  </block>
</subsystem>
