# compile verilog/system verilog design source files
verilog xil_defaultlib "C:/Users/Administrator/Desktop/singlecpu2/SingleCPU.srcs/sources_1/new/param.v" --include "../../../../SingleCPU.srcs/sources_1/ip/cpuclk" --include "../../../../SingleCPU.srcs/sources_1/new" \
"../../../../SingleCPU.srcs/sources_1/ip/dram_1/sim/dram.v" \
"../../../../SingleCPU.srcs/sources_1/ip/prgrom_1/sim/prgrom.v" \
"../../../../SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" \
"../../../../SingleCPU.srcs/sources_1/ip/cpuclk/cpuclk.v" \
"../../../../SingleCPU.srcs/sources_1/new/IMM_sel.v" \
"../../../../SingleCPU.srcs/sources_1/new/Jalr_sel.v" \
"../../../../SingleCPU.srcs/sources_1/new/NPC.v" \
"../../../../SingleCPU.srcs/sources_1/new/PC.v" \
"../../../../SingleCPU.srcs/sources_1/new/RF.v" \
"../../../../SingleCPU.srcs/sources_1/new/SEXT.v" \
"../../../../SingleCPU.srcs/sources_1/new/Wd_sel.v" \
"../../../../SingleCPU.srcs/sources_1/new/alltop.v" \
"../../../../SingleCPU.srcs/sources_1/new/alu.v" \
"../../../../SingleCPU.srcs/sources_1/new/alub_sel.v" \
"../../../../SingleCPU.srcs/sources_1/new/compile.v" \
"../../../../SingleCPU.srcs/sources_1/new/control.v" \
"../../../../SingleCPU.srcs/sources_1/new/display.v" \
"../../../../SingleCPU.srcs/sources_1/new/execute.v" \
"../../../../SingleCPU.srcs/sources_1/new/fetch.v" \
"../../../../SingleCPU.srcs/sources_1/new/miniRV.v" \
"../../../../SingleCPU.srcs/sources_1/new/top.v" \
"../../../../SingleCPU.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
