module arm_ram #(
  BASEADDR=0,
  DEPTH = 1  // number of entries
)(
    input clk,                         // clock
    input address[$clog2(DEPTH)-1:0], // address to read or write
    output reg [SIZE-1:0] read_data,   // data read
    input [SIZE-1:0] write_data,       // data to write
    input write_en                     // write enable (1 = write)  ) 
  {
  simple_ram ram(#SIZE(32),#DEPTH(DEPTH),.clk(clk));
    
  always {
    out = 0;
  }
}
