{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1520611071348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1520611071350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  9 21:27:51 2018 " "Processing started: Fri Mar  9 21:27:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1520611071350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1520611071350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stringRecognizer -c stringRecognizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off stringRecognizer -c stringRecognizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1520611071350 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1520611071758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_chain.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_chain.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Chain-behave " "Found design unit 1: Scan_Chain-behave" {  } { { "scan_chain.vhdl" "" { Text "/home/student/devesh/string_new/scan_chain.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520611072251 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Chain " "Found entity 1: Scan_Chain" {  } { { "scan_chain.vhdl" "" { Text "/home/student/devesh/string_new/scan_chain.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520611072251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520611072251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file scan_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Reg-behave " "Found design unit 1: Scan_Reg-behave" {  } { { "scan_reg.vhdl" "" { Text "/home/student/devesh/string_new/scan_reg.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520611072253 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Reg " "Found entity 1: Scan_Reg" {  } { { "scan_reg.vhdl" "" { Text "/home/student/devesh/string_new/scan_reg.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520611072253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520611072253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopLevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file TopLevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "/home/student/devesh/string_new/TopLevel.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520611072254 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "/home/student/devesh/string_new/TopLevel.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520611072254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520611072254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhd" "" { Text "/home/student/devesh/string_new/Testbench.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520611072255 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "/home/student/devesh/string_new/Testbench.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520611072255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520611072255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terror.vhd 2 1 " "Found 2 design units, including 1 entities, in source file terror.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TERROR-behave " "Found design unit 1: TERROR-behave" {  } { { "terror.vhd" "" { Text "/home/student/devesh/string_new/terror.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520611072256 ""} { "Info" "ISGN_ENTITY_NAME" "1 TERROR " "Found entity 1: TERROR" {  } { { "terror.vhd" "" { Text "/home/student/devesh/string_new/terror.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520611072256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520611072256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stringRecognizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stringRecognizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stringRecognizer-behave " "Found design unit 1: stringRecognizer-behave" {  } { { "stringRecognizer.vhd" "" { Text "/home/student/devesh/string_new/stringRecognizer.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520611072256 ""} { "Info" "ISGN_ENTITY_NAME" "1 stringRecognizer " "Found entity 1: stringRecognizer" {  } { { "stringRecognizer.vhd" "" { Text "/home/student/devesh/string_new/stringRecognizer.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520611072256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520611072256 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.vhd " "Entity \"MUX\" obtained from \"MUX.vhd\" instead of from Quartus II megafunction library" {  } { { "MUX.vhd" "" { Text "/home/student/devesh/string_new/MUX.vhd" 20 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1520611072257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX.vhd 4 2 " "Found 4 design units, including 2 entities, in source file MUX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_bit-behave " "Found design unit 1: MUX_bit-behave" {  } { { "MUX.vhd" "" { Text "/home/student/devesh/string_new/MUX.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520611072257 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MUX-behave " "Found design unit 2: MUX-behave" {  } { { "MUX.vhd" "" { Text "/home/student/devesh/string_new/MUX.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520611072257 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_bit " "Found entity 1: MUX_bit" {  } { { "MUX.vhd" "" { Text "/home/student/devesh/string_new/MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520611072257 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX " "Found entity 2: MUX" {  } { { "MUX.vhd" "" { Text "/home/student/devesh/string_new/MUX.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520611072257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520611072257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "KNIFE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file KNIFE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KNIFE-behave " "Found design unit 1: KNIFE-behave" {  } { { "KNIFE.vhd" "" { Text "/home/student/devesh/string_new/KNIFE.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520611072258 ""} { "Info" "ISGN_ENTITY_NAME" "1 KNIFE " "Found entity 1: KNIFE" {  } { { "KNIFE.vhd" "" { Text "/home/student/devesh/string_new/KNIFE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520611072258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520611072258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUN-behave " "Found design unit 1: GUN-behave" {  } { { "GUN.vhd" "" { Text "/home/student/devesh/string_new/GUN.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520611072259 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUN " "Found entity 1: GUN" {  } { { "GUN.vhd" "" { Text "/home/student/devesh/string_new/GUN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520611072259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520611072259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "/home/student/devesh/string_new/DUT.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520611072260 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "/home/student/devesh/string_new/DUT.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520611072260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520611072260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D_FF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file D_FF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-WhatDoYouCare " "Found design unit 1: D_FF-WhatDoYouCare" {  } { { "D_FF.vhd" "" { Text "/home/student/devesh/string_new/D_FF.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520611072260 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.vhd" "" { Text "/home/student/devesh/string_new/D_FF.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520611072260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520611072260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-behave " "Found design unit 1: comparator-behave" {  } { { "comparator.vhd" "" { Text "/home/student/devesh/string_new/comparator.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520611072262 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "/home/student/devesh/string_new/comparator.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520611072262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520611072262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bomb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOMB-behave " "Found design unit 1: BOMB-behave" {  } { { "bomb.vhd" "" { Text "/home/student/devesh/string_new/bomb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520611072264 ""} { "Info" "ISGN_ENTITY_NAME" "1 BOMB " "Found entity 1: BOMB" {  } { { "bomb.vhd" "" { Text "/home/student/devesh/string_new/bomb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520611072264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520611072264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1520611072333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Chain Scan_Chain:scan_instance " "Elaborating entity \"Scan_Chain\" for hierarchy \"Scan_Chain:scan_instance\"" {  } { { "TopLevel.vhdl" "scan_instance" { Text "/home/student/devesh/string_new/TopLevel.vhdl" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520611072337 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused scan_chain.vhdl(46) " "Verilog HDL or VHDL warning at scan_chain.vhdl(46): object \"unused\" assigned a value but never read" {  } { { "scan_chain.vhdl" "" { Text "/home/student/devesh/string_new/scan_chain.vhdl" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1520611072339 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:In_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\"" {  } { { "scan_chain.vhdl" "In_Reg" { Text "/home/student/devesh/string_new/scan_chain.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520611072339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:Out_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\"" {  } { { "scan_chain.vhdl" "Out_Reg" { Text "/home/student/devesh/string_new/scan_chain.vhdl" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520611072340 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "scan_reg.vhdl(36) " "VHDL Subtype or Type Declaration warning at scan_reg.vhdl(36): subtype or type has null range" {  } { { "scan_reg.vhdl" "" { Text "/home/student/devesh/string_new/scan_reg.vhdl" 36 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1520611072341 "|TopLevel|Scan_Chain:scan_instance|Scan_Reg:Out_Reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DUT DUT:dut2 " "Elaborating entity \"DUT\" for hierarchy \"DUT:dut2\"" {  } { { "TopLevel.vhdl" "dut2" { Text "/home/student/devesh/string_new/TopLevel.vhdl" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520611072341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stringRecognizer DUT:dut2\|stringRecognizer:dut " "Elaborating entity \"stringRecognizer\" for hierarchy \"DUT:dut2\|stringRecognizer:dut\"" {  } { { "DUT.vhd" "dut" { Text "/home/student/devesh/string_new/DUT.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520611072342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BOMB DUT:dut2\|stringRecognizer:dut\|BOMB:aa " "Elaborating entity \"BOMB\" for hierarchy \"DUT:dut2\|stringRecognizer:dut\|BOMB:aa\"" {  } { { "stringRecognizer.vhd" "aa" { Text "/home/student/devesh/string_new/stringRecognizer.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520611072342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_bit DUT:dut2\|stringRecognizer:dut\|BOMB:aa\|MUX_bit:reset0 " "Elaborating entity \"MUX_bit\" for hierarchy \"DUT:dut2\|stringRecognizer:dut\|BOMB:aa\|MUX_bit:reset0\"" {  } { { "bomb.vhd" "reset0" { Text "/home/student/devesh/string_new/bomb.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520611072343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX DUT:dut2\|stringRecognizer:dut\|BOMB:aa\|MUX:mux_1 " "Elaborating entity \"MUX\" for hierarchy \"DUT:dut2\|stringRecognizer:dut\|BOMB:aa\|MUX:mux_1\"" {  } { { "bomb.vhd" "mux_1" { Text "/home/student/devesh/string_new/bomb.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520611072345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator DUT:dut2\|stringRecognizer:dut\|BOMB:aa\|comparator:comp " "Elaborating entity \"comparator\" for hierarchy \"DUT:dut2\|stringRecognizer:dut\|BOMB:aa\|comparator:comp\"" {  } { { "bomb.vhd" "comp" { Text "/home/student/devesh/string_new/bomb.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520611072348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF DUT:dut2\|stringRecognizer:dut\|BOMB:aa\|D_FF:filp0 " "Elaborating entity \"D_FF\" for hierarchy \"DUT:dut2\|stringRecognizer:dut\|BOMB:aa\|D_FF:filp0\"" {  } { { "bomb.vhd" "filp0" { Text "/home/student/devesh/string_new/bomb.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520611072349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KNIFE DUT:dut2\|stringRecognizer:dut\|KNIFE:K " "Elaborating entity \"KNIFE\" for hierarchy \"DUT:dut2\|stringRecognizer:dut\|KNIFE:K\"" {  } { { "stringRecognizer.vhd" "K" { Text "/home/student/devesh/string_new/stringRecognizer.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520611072350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERROR DUT:dut2\|stringRecognizer:dut\|TERROR:T " "Elaborating entity \"TERROR\" for hierarchy \"DUT:dut2\|stringRecognizer:dut\|TERROR:T\"" {  } { { "stringRecognizer.vhd" "T" { Text "/home/student/devesh/string_new/stringRecognizer.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520611072357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GUN DUT:dut2\|stringRecognizer:dut\|GUN:G " "Elaborating entity \"GUN\" for hierarchy \"DUT:dut2\|stringRecognizer:dut\|GUN:G\"" {  } { { "stringRecognizer.vhd" "G" { Text "/home/student/devesh/string_new/stringRecognizer.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520611072364 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1520611073040 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1520611073040 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1520611073040 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1520611073040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "788 " "Peak virtual memory: 788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1520611073161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  9 21:27:53 2018 " "Processing ended: Fri Mar  9 21:27:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1520611073161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1520611073161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1520611073161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1520611073161 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1520611102107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1520611102108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  9 21:28:21 2018 " "Processing started: Fri Mar  9 21:28:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1520611102108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1520611102108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off stringRecognizer -c stringRecognizer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off stringRecognizer -c stringRecognizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1520611102109 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1520611102148 ""}
{ "Info" "0" "" "Project  = stringRecognizer" {  } {  } 0 0 "Project  = stringRecognizer" 0 0 "Fitter" 0 0 1520611102149 ""}
{ "Info" "0" "" "Revision = stringRecognizer" {  } {  } 0 0 "Revision = stringRecognizer" 0 0 "Fitter" 0 0 1520611102149 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1520611102391 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "stringRecognizer 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"stringRecognizer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1520611102395 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1520611102447 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1520611102447 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1520611102523 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1520611102538 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1520611102618 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1520611102618 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1520611102618 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1520611102618 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1520611102618 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1520611102618 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "stringRecognizer.sdc " "Synopsys Design Constraints File file not found: 'stringRecognizer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1520611102685 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1520611102685 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1520611102690 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1520611102690 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1520611102690 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1520611102690 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         TCLK " "   1.000         TCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1520611102690 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         TRST " "   1.000         TRST" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1520611102690 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1520611102690 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1520611102695 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1520611102696 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1520611102706 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "TCLK Global clock " "Automatically promoted signal \"TCLK\" to use Global clock" {  } { { "TopLevel.vhdl" "" { Text "/home/student/devesh/string_new/TopLevel.vhdl" 16 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1520611102715 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "TCLK " "Pin \"TCLK\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/home/student/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/student/altera/14.0/quartus/linux64/pin_planner.ppl" { TCLK } } } { "/home/student/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/student/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TCLK" } } } } { "TopLevel.vhdl" "" { Text "/home/student/devesh/string_new/TopLevel.vhdl" 16 -1 0 } } { "/home/student/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/student/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/devesh/string_new/" { { 0 { 0 ""} 0 345 9684 10422 0}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1520611102716 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|PO\[5\] Global clock " "Automatically promoted signal \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|PO\[5\]\" to use Global clock" {  } { { "scan_reg.vhdl" "" { Text "/home/student/devesh/string_new/scan_reg.vhdl" 17 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1520611102716 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "TRST Global clock " "Automatically promoted some destinations of signal \"TRST\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\|L1\[0\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\|L1\[0\]\" may be non-global or may not use global clock" {  } { { "scan_reg.vhdl" "" { Text "/home/student/devesh/string_new/scan_reg.vhdl" 42 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1520611102716 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[6\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[6\]\" may be non-global or may not use global clock" {  } { { "scan_reg.vhdl" "" { Text "/home/student/devesh/string_new/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1520611102716 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|PO\[6\]~0 " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|PO\[6\]~0\" may be non-global or may not use global clock" {  } { { "scan_reg.vhdl" "" { Text "/home/student/devesh/string_new/scan_reg.vhdl" 17 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1520611102716 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|cap_shft~0 " "Destination \"Scan_Chain:scan_instance\|cap_shft~0\" may be non-global or may not use global clock" {  } { { "scan_chain.vhdl" "" { Text "/home/student/devesh/string_new/scan_chain.vhdl" 45 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1520611102716 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DUT:dut2\|stringRecognizer:dut\|TERROR:T\|D_FF:filp0\|Q " "Destination \"DUT:dut2\|stringRecognizer:dut\|TERROR:T\|D_FF:filp0\|Q\" may be non-global or may not use global clock" {  } { { "D_FF.vhd" "" { Text "/home/student/devesh/string_new/D_FF.vhd" 27 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1520611102716 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DUT:dut2\|stringRecognizer:dut\|TERROR:T\|MUX_bit:reset2\|c0~0 " "Destination \"DUT:dut2\|stringRecognizer:dut\|TERROR:T\|MUX_bit:reset2\|c0~0\" may be non-global or may not use global clock" {  } { { "MUX.vhd" "" { Text "/home/student/devesh/string_new/MUX.vhd" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1520611102716 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DUT:dut2\|stringRecognizer:dut\|TERROR:T\|MUX_bit:reset1\|c0~0 " "Destination \"DUT:dut2\|stringRecognizer:dut\|TERROR:T\|MUX_bit:reset1\|c0~0\" may be non-global or may not use global clock" {  } { { "MUX.vhd" "" { Text "/home/student/devesh/string_new/MUX.vhd" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1520611102716 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[0\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[0\]\" may be non-global or may not use global clock" {  } { { "scan_reg.vhdl" "" { Text "/home/student/devesh/string_new/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1520611102716 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[4\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[4\]\" may be non-global or may not use global clock" {  } { { "scan_reg.vhdl" "" { Text "/home/student/devesh/string_new/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1520611102716 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DUT:dut2\|stringRecognizer:dut\|TERROR:T\|comparator:comp_1\|c~0 " "Destination \"DUT:dut2\|stringRecognizer:dut\|TERROR:T\|comparator:comp_1\|c~0\" may be non-global or may not use global clock" {  } { { "comparator.vhd" "" { Text "/home/student/devesh/string_new/comparator.vhd" 5 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1520611102716 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Quartus II" 0 -1 1520611102716 ""}  } { { "TopLevel.vhdl" "" { Text "/home/student/devesh/string_new/TopLevel.vhdl" 17 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1520611102716 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "TRST " "Pin \"TRST\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/home/student/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/student/altera/14.0/quartus/linux64/pin_planner.ppl" { TRST } } } { "/home/student/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/student/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TRST" } } } } { "TopLevel.vhdl" "" { Text "/home/student/devesh/string_new/TopLevel.vhdl" 17 -1 0 } } { "/home/student/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/student/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TRST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student/devesh/string_new/" { { 0 { 0 ""} 0 346 9684 10422 0}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1520611102716 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1520611102716 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1520611102720 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1520611102738 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1520611102746 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1520611102747 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1520611102747 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1520611102747 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520611102758 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1520611102768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1520611102863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520611102941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1520611102945 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1520611103234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520611103234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1520611103253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+02 ns 3.0% " "2e+02 ns of routing delay (approximately 3.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1520611103396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "/home/student/devesh/string_new/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 11 { 0 ""} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1520611103417 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1520611103417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520611103733 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1520611103733 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1520611103733 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1520611103745 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520611103756 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1520611103772 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/student/devesh/string_new/output_files/stringRecognizer.fit.smsg " "Generated suppressed messages file /home/student/devesh/string_new/output_files/stringRecognizer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1520611103818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "819 " "Peak virtual memory: 819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1520611103868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  9 21:28:23 2018 " "Processing ended: Fri Mar  9 21:28:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1520611103868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1520611103868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1520611103868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1520611103868 ""}
