// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module linear_activation (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_in_V_dout,
        data_in_V_empty_n,
        data_in_V_read,
        data_out_V_din,
        data_out_V_full_n,
        data_out_V_write
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_pp0_stage0 = 9'd2;
parameter    ap_ST_fsm_pp0_stage1 = 9'd4;
parameter    ap_ST_fsm_pp0_stage2 = 9'd8;
parameter    ap_ST_fsm_pp0_stage3 = 9'd16;
parameter    ap_ST_fsm_pp0_stage4 = 9'd32;
parameter    ap_ST_fsm_state17 = 9'd64;
parameter    ap_ST_fsm_pp1_stage0 = 9'd128;
parameter    ap_ST_fsm_state26 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] data_in_V_dout;
input   data_in_V_empty_n;
output   data_in_V_read;
output  [31:0] data_out_V_din;
input   data_out_V_full_n;
output   data_out_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_in_V_read;
reg data_out_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [9:0] L1_WEIGHTS_address0;
reg    L1_WEIGHTS_ce0;
wire   [2047:0] L1_WEIGHTS_q0;
wire   [5:0] L1_BIAS_address0;
reg    L1_BIAS_ce0;
wire   [31:0] L1_BIAS_q0;
reg    data_in_V_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] exitcond5_reg_2404;
reg    data_out_V_blk_n;
reg    ap_enable_reg_pp1_iter7;
wire    ap_block_pp1_stage0;
reg   [0:0] exitcond_reg_3710;
reg   [0:0] ap_reg_pp1_iter6_exitcond_reg_3710;
reg   [31:0] acc_63_reg_379;
reg   [31:0] acc_62_reg_391;
reg   [31:0] acc_61_reg_403;
reg   [31:0] acc_60_reg_415;
reg   [31:0] acc_59_reg_427;
reg   [31:0] acc_58_reg_439;
reg   [31:0] acc_57_reg_451;
reg   [31:0] acc_56_reg_463;
reg   [31:0] acc_55_reg_475;
reg   [31:0] acc_54_reg_487;
reg   [31:0] acc_53_reg_499;
reg   [31:0] acc_52_reg_511;
reg   [31:0] acc_51_reg_523;
reg   [31:0] acc_50_reg_535;
reg   [31:0] acc_49_reg_547;
reg   [31:0] acc_48_reg_559;
reg   [31:0] acc_47_reg_571;
reg   [31:0] acc_46_reg_583;
reg   [31:0] acc_45_reg_595;
reg   [31:0] acc_44_reg_607;
reg   [31:0] acc_43_reg_619;
reg   [31:0] acc_42_reg_631;
reg   [31:0] acc_41_reg_643;
reg   [31:0] acc_40_reg_655;
reg   [31:0] acc_39_reg_667;
reg   [31:0] acc_38_reg_679;
reg   [31:0] acc_37_reg_691;
reg   [31:0] acc_36_reg_703;
reg   [31:0] acc_35_reg_715;
reg   [31:0] acc_34_reg_727;
reg   [31:0] acc_33_reg_739;
reg   [31:0] acc_32_reg_751;
reg   [31:0] acc_31_reg_763;
reg   [31:0] acc_30_reg_775;
reg   [31:0] acc_29_reg_787;
reg   [31:0] acc_28_reg_799;
reg   [31:0] acc_27_reg_811;
reg   [31:0] acc_26_reg_823;
reg   [31:0] acc_25_reg_835;
reg   [31:0] acc_24_reg_847;
reg   [31:0] acc_23_reg_859;
reg   [31:0] acc_22_reg_871;
reg   [31:0] acc_21_reg_883;
reg   [31:0] acc_20_reg_895;
reg   [31:0] acc_19_reg_907;
reg   [31:0] acc_18_reg_919;
reg   [31:0] acc_17_reg_931;
reg   [31:0] acc_16_reg_943;
reg   [31:0] acc_15_reg_955;
reg   [31:0] acc_14_reg_967;
reg   [31:0] acc_13_reg_979;
reg   [31:0] acc_12_reg_991;
reg   [31:0] acc_11_reg_1003;
reg   [31:0] acc_10_reg_1015;
reg   [31:0] acc_9_reg_1027;
reg   [31:0] acc_8_reg_1039;
reg   [31:0] acc_7_reg_1051;
reg   [31:0] acc_6_reg_1063;
reg   [31:0] acc_5_reg_1075;
reg   [31:0] acc_4_reg_1087;
reg   [31:0] acc_3_reg_1099;
reg   [31:0] acc_2_reg_1111;
reg   [31:0] acc_1_reg_1123;
reg   [31:0] acc_0_reg_1135;
reg   [9:0] ii_reg_1147;
reg   [6:0] ires_reg_1158;
wire   [31:0] grp_fu_1169_p2;
reg   [31:0] reg_1337;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_state12_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] ap_reg_pp0_iter1_exitcond5_reg_2404;
reg    ap_enable_reg_pp1_iter6;
wire    ap_block_state18_pp1_stage0_iter0;
wire    ap_block_state19_pp1_stage0_iter1;
wire    ap_block_state20_pp1_stage0_iter2;
wire    ap_block_state21_pp1_stage0_iter3;
wire    ap_block_state22_pp1_stage0_iter4;
wire    ap_block_state23_pp1_stage0_iter5;
wire    ap_block_state24_pp1_stage0_iter6;
reg    ap_block_state25_pp1_stage0_iter7;
reg    ap_block_pp1_stage0_11001;
reg   [0:0] ap_reg_pp1_iter5_exitcond_reg_3710;
wire   [0:0] exitcond5_fu_1343_p2;
reg   [0:0] ap_reg_pp0_iter2_exitcond5_reg_2404;
wire   [9:0] ii_2_fu_1349_p2;
reg   [9:0] ii_2_reg_2408;
reg   [31:0] tmp_139_reg_2418;
reg    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state8_pp0_stage1_iter1;
wire    ap_block_state13_pp0_stage1_iter2;
reg    ap_block_pp0_stage1_11001;
wire   [31:0] tmp_137_fu_1360_p1;
reg   [31:0] tmp_137_reg_2435;
reg   [31:0] tmp_1_reg_2440;
reg   [31:0] tmp_10_reg_2445;
reg   [31:0] tmp_12_reg_2450;
reg   [31:0] tmp_14_reg_2455;
reg   [31:0] tmp_16_reg_2460;
reg   [31:0] tmp_18_reg_2465;
reg   [31:0] tmp_20_reg_2470;
reg   [31:0] tmp_22_reg_2475;
reg   [31:0] tmp_24_reg_2480;
reg   [31:0] tmp_26_reg_2485;
reg   [31:0] tmp_28_reg_2490;
reg   [31:0] tmp_30_reg_2495;
reg   [31:0] tmp_32_reg_2500;
reg   [31:0] tmp_34_reg_2505;
reg   [31:0] tmp_36_reg_2510;
reg   [31:0] tmp_38_reg_2515;
reg   [31:0] tmp_40_reg_2520;
reg   [31:0] tmp_42_reg_2525;
reg   [31:0] tmp_44_reg_2530;
reg   [31:0] tmp_46_reg_2535;
reg   [31:0] tmp_48_reg_2540;
reg   [31:0] tmp_50_reg_2545;
reg   [31:0] tmp_52_reg_2550;
reg   [31:0] tmp_54_reg_2555;
reg   [31:0] tmp_56_reg_2560;
reg   [31:0] tmp_58_reg_2565;
reg   [31:0] tmp_60_reg_2570;
reg   [31:0] tmp_62_reg_2575;
reg   [31:0] tmp_64_reg_2580;
reg   [31:0] tmp_66_reg_2585;
reg   [31:0] tmp_68_reg_2590;
reg   [31:0] tmp_70_reg_2595;
reg   [31:0] tmp_72_reg_2600;
reg   [31:0] tmp_74_reg_2605;
reg   [31:0] tmp_76_reg_2610;
reg   [31:0] tmp_78_reg_2615;
reg   [31:0] tmp_80_reg_2620;
reg   [31:0] tmp_82_reg_2625;
reg   [31:0] tmp_84_reg_2630;
reg   [31:0] tmp_86_reg_2635;
reg   [31:0] tmp_88_reg_2640;
reg   [31:0] tmp_90_reg_2645;
reg   [31:0] tmp_92_reg_2650;
reg   [31:0] tmp_94_reg_2655;
reg   [31:0] tmp_96_reg_2660;
reg   [31:0] tmp_98_reg_2665;
reg   [31:0] tmp_100_reg_2670;
reg   [31:0] tmp_102_reg_2675;
reg   [31:0] tmp_104_reg_2680;
reg   [31:0] tmp_106_reg_2685;
reg   [31:0] tmp_108_reg_2690;
reg   [31:0] tmp_110_reg_2695;
reg   [31:0] tmp_112_reg_2700;
reg   [31:0] tmp_114_reg_2705;
reg   [31:0] tmp_116_reg_2710;
reg   [31:0] tmp_118_reg_2715;
reg   [31:0] tmp_120_reg_2720;
reg   [31:0] tmp_122_reg_2725;
reg   [31:0] tmp_124_reg_2730;
reg   [31:0] tmp_126_reg_2735;
reg   [31:0] tmp_128_reg_2740;
reg   [31:0] tmp_130_reg_2745;
reg   [31:0] tmp_132_reg_2750;
wire   [31:0] tmp_9_fu_1994_p1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state9_pp0_stage2_iter1;
wire    ap_block_state14_pp0_stage2_iter2;
wire    ap_block_pp0_stage2_11001;
wire   [31:0] tmp_4_fu_1998_p1;
wire   [31:0] tmp_11_fu_2002_p1;
wire   [31:0] tmp_13_fu_2006_p1;
wire   [31:0] tmp_15_fu_2010_p1;
wire   [31:0] tmp_17_fu_2014_p1;
wire   [31:0] tmp_19_fu_2018_p1;
wire   [31:0] tmp_21_fu_2022_p1;
wire   [31:0] tmp_23_fu_2026_p1;
wire   [31:0] tmp_25_fu_2030_p1;
wire   [31:0] tmp_27_fu_2034_p1;
wire   [31:0] tmp_29_fu_2038_p1;
wire   [31:0] tmp_31_fu_2042_p1;
wire   [31:0] tmp_33_fu_2046_p1;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state10_pp0_stage3_iter1;
wire    ap_block_state15_pp0_stage3_iter2;
wire    ap_block_pp0_stage3_11001;
wire   [31:0] tmp_35_fu_2050_p1;
wire   [31:0] tmp_37_fu_2054_p1;
wire   [31:0] tmp_39_fu_2058_p1;
wire   [31:0] tmp_41_fu_2062_p1;
wire   [31:0] tmp_43_fu_2066_p1;
wire   [31:0] tmp_45_fu_2070_p1;
wire   [31:0] tmp_47_fu_2074_p1;
wire   [31:0] tmp_49_fu_2078_p1;
wire   [31:0] tmp_51_fu_2082_p1;
wire   [31:0] tmp_53_fu_2086_p1;
wire   [31:0] tmp_55_fu_2090_p1;
wire   [31:0] tmp_57_fu_2094_p1;
wire   [31:0] tmp_59_fu_2098_p1;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state11_pp0_stage4_iter1;
wire    ap_block_state16_pp0_stage4_iter2;
wire    ap_block_pp0_stage4_11001;
wire   [31:0] tmp_61_fu_2102_p1;
wire   [31:0] tmp_63_fu_2106_p1;
wire   [31:0] tmp_65_fu_2110_p1;
wire   [31:0] tmp_67_fu_2114_p1;
wire   [31:0] tmp_69_fu_2118_p1;
wire   [31:0] tmp_71_fu_2122_p1;
wire   [31:0] tmp_73_fu_2126_p1;
wire   [31:0] tmp_75_fu_2130_p1;
wire   [31:0] tmp_77_fu_2134_p1;
wire   [31:0] tmp_79_fu_2138_p1;
wire   [31:0] tmp_81_fu_2142_p1;
wire   [31:0] tmp_83_fu_2146_p1;
wire   [31:0] grp_fu_1285_p2;
reg   [31:0] tmp_5_reg_2950;
reg    ap_enable_reg_pp0_iter1;
wire   [31:0] grp_fu_1289_p2;
reg   [31:0] tmp_5_1_reg_2955;
wire   [31:0] grp_fu_1293_p2;
reg   [31:0] tmp_5_2_reg_2960;
wire   [31:0] grp_fu_1297_p2;
reg   [31:0] tmp_5_3_reg_2965;
wire   [31:0] grp_fu_1301_p2;
reg   [31:0] tmp_5_4_reg_2970;
wire   [31:0] grp_fu_1305_p2;
reg   [31:0] tmp_5_5_reg_2975;
wire   [31:0] grp_fu_1309_p2;
reg   [31:0] tmp_5_6_reg_2980;
wire   [31:0] grp_fu_1313_p2;
reg   [31:0] tmp_5_7_reg_2985;
wire   [31:0] grp_fu_1317_p2;
reg   [31:0] tmp_5_8_reg_2990;
wire   [31:0] grp_fu_1321_p2;
reg   [31:0] tmp_5_9_reg_2995;
wire   [31:0] grp_fu_1325_p2;
reg   [31:0] tmp_5_s_reg_3000;
wire   [31:0] grp_fu_1329_p2;
reg   [31:0] tmp_5_10_reg_3005;
wire   [31:0] grp_fu_1333_p2;
reg   [31:0] tmp_5_11_reg_3010;
wire   [31:0] tmp_85_fu_2150_p1;
wire   [31:0] tmp_87_fu_2154_p1;
wire   [31:0] tmp_89_fu_2158_p1;
wire   [31:0] tmp_91_fu_2162_p1;
wire   [31:0] tmp_93_fu_2166_p1;
wire   [31:0] tmp_95_fu_2170_p1;
wire   [31:0] tmp_97_fu_2174_p1;
wire   [31:0] tmp_99_fu_2178_p1;
wire   [31:0] tmp_101_fu_2182_p1;
wire   [31:0] tmp_103_fu_2186_p1;
wire   [31:0] tmp_105_fu_2190_p1;
wire   [31:0] tmp_107_fu_2194_p1;
wire   [31:0] tmp_109_fu_2198_p1;
reg   [31:0] tmp_5_12_reg_3080;
reg   [31:0] tmp_5_13_reg_3085;
reg   [31:0] tmp_5_14_reg_3090;
reg   [31:0] tmp_5_15_reg_3095;
reg   [31:0] tmp_5_16_reg_3100;
reg   [31:0] tmp_5_17_reg_3105;
reg   [31:0] tmp_5_18_reg_3110;
reg   [31:0] tmp_5_19_reg_3115;
reg   [31:0] tmp_5_20_reg_3120;
reg   [31:0] tmp_5_21_reg_3125;
reg   [31:0] tmp_5_22_reg_3130;
reg   [31:0] tmp_5_23_reg_3135;
reg   [31:0] tmp_5_24_reg_3140;
wire   [31:0] tmp_111_fu_2202_p1;
wire   [31:0] tmp_113_fu_2206_p1;
wire   [31:0] tmp_115_fu_2210_p1;
wire   [31:0] tmp_117_fu_2214_p1;
wire   [31:0] tmp_119_fu_2218_p1;
wire   [31:0] tmp_121_fu_2222_p1;
wire   [31:0] tmp_123_fu_2226_p1;
wire   [31:0] tmp_125_fu_2230_p1;
wire   [31:0] tmp_127_fu_2234_p1;
wire   [31:0] tmp_129_fu_2238_p1;
wire   [31:0] tmp_131_fu_2242_p1;
wire   [31:0] tmp_133_fu_2246_p1;
reg   [31:0] tmp_5_25_reg_3205;
reg   [31:0] tmp_5_26_reg_3210;
reg   [31:0] tmp_5_27_reg_3215;
reg   [31:0] tmp_5_28_reg_3220;
reg   [31:0] tmp_5_29_reg_3225;
reg   [31:0] tmp_5_30_reg_3230;
reg   [31:0] tmp_5_31_reg_3235;
reg   [31:0] tmp_5_32_reg_3240;
reg   [31:0] tmp_5_33_reg_3245;
reg   [31:0] tmp_5_34_reg_3250;
reg   [31:0] tmp_5_35_reg_3255;
reg   [31:0] tmp_5_36_reg_3260;
reg   [31:0] tmp_5_37_reg_3265;
reg   [31:0] tmp_5_38_reg_3270;
reg   [31:0] tmp_5_39_reg_3275;
reg   [31:0] tmp_5_40_reg_3280;
reg   [31:0] tmp_5_41_reg_3285;
reg   [31:0] tmp_5_42_reg_3290;
reg   [31:0] tmp_5_43_reg_3295;
reg   [31:0] tmp_5_44_reg_3300;
reg   [31:0] tmp_5_45_reg_3305;
reg   [31:0] tmp_5_46_reg_3310;
reg   [31:0] tmp_5_47_reg_3315;
reg   [31:0] tmp_5_48_reg_3320;
reg   [31:0] tmp_5_49_reg_3325;
reg   [31:0] tmp_5_50_reg_3330;
reg   [31:0] tmp_5_51_reg_3335;
reg   [31:0] tmp_5_52_reg_3340;
reg   [31:0] tmp_5_53_reg_3345;
reg   [31:0] tmp_5_54_reg_3350;
reg   [31:0] tmp_5_55_reg_3355;
reg   [31:0] tmp_5_56_reg_3360;
reg   [31:0] tmp_5_57_reg_3365;
reg   [31:0] tmp_5_58_reg_3370;
reg   [31:0] tmp_5_59_reg_3375;
reg   [31:0] tmp_5_60_reg_3380;
reg   [31:0] tmp_5_61_reg_3385;
reg   [31:0] tmp_5_62_reg_3390;
wire   [31:0] grp_fu_1174_p2;
reg   [31:0] acc_1_1_reg_3395;
wire   [31:0] grp_fu_1179_p2;
reg   [31:0] acc_2_1_reg_3400;
wire   [31:0] grp_fu_1184_p2;
reg   [31:0] acc_3_1_reg_3405;
wire   [31:0] grp_fu_1189_p2;
reg   [31:0] acc_4_1_reg_3410;
wire   [31:0] grp_fu_1194_p2;
reg   [31:0] acc_5_1_reg_3415;
wire   [31:0] grp_fu_1199_p2;
reg   [31:0] acc_6_1_reg_3420;
wire   [31:0] grp_fu_1204_p2;
reg   [31:0] acc_7_1_reg_3425;
wire   [31:0] grp_fu_1209_p2;
reg   [31:0] acc_8_1_reg_3430;
wire   [31:0] grp_fu_1214_p2;
reg   [31:0] acc_9_1_reg_3435;
wire   [31:0] grp_fu_1219_p2;
reg   [31:0] acc_10_1_reg_3440;
wire   [31:0] grp_fu_1224_p2;
reg   [31:0] acc_11_1_reg_3445;
wire   [31:0] grp_fu_1229_p2;
reg   [31:0] acc_12_1_reg_3450;
reg   [31:0] acc_13_1_reg_3455;
reg   [31:0] acc_14_1_reg_3460;
reg   [31:0] acc_15_1_reg_3465;
reg   [31:0] acc_16_1_reg_3470;
reg   [31:0] acc_17_1_reg_3475;
reg   [31:0] acc_18_1_reg_3480;
reg   [31:0] acc_19_1_reg_3485;
reg   [31:0] acc_20_1_reg_3490;
reg   [31:0] acc_21_1_reg_3495;
reg   [31:0] acc_22_1_reg_3500;
reg   [31:0] acc_23_1_reg_3505;
reg   [31:0] acc_24_1_reg_3510;
reg   [31:0] acc_25_1_reg_3515;
reg   [31:0] acc_26_1_reg_3520;
reg   [31:0] acc_27_1_reg_3525;
reg   [31:0] acc_28_1_reg_3530;
reg   [31:0] acc_29_1_reg_3535;
reg   [31:0] acc_30_1_reg_3540;
reg   [31:0] acc_31_1_reg_3545;
reg   [31:0] acc_32_1_reg_3550;
reg   [31:0] acc_33_1_reg_3555;
reg   [31:0] acc_34_1_reg_3560;
reg   [31:0] acc_35_1_reg_3565;
reg   [31:0] acc_36_1_reg_3570;
reg   [31:0] acc_37_1_reg_3575;
reg   [31:0] acc_38_1_reg_3580;
reg   [31:0] acc_39_1_reg_3585;
reg   [31:0] acc_40_1_reg_3590;
reg   [31:0] acc_41_1_reg_3595;
reg   [31:0] acc_42_1_reg_3600;
reg   [31:0] acc_43_1_reg_3605;
reg   [31:0] acc_44_1_reg_3610;
reg   [31:0] acc_45_1_reg_3615;
reg   [31:0] acc_46_1_reg_3620;
reg   [31:0] acc_47_1_reg_3625;
reg   [31:0] acc_48_1_reg_3630;
reg   [31:0] acc_49_1_reg_3635;
reg   [31:0] acc_50_1_reg_3640;
reg   [31:0] acc_51_1_reg_3645;
wire   [0:0] exitcond_fu_2250_p2;
wire    ap_CS_fsm_pp1_stage0;
reg   [0:0] ap_reg_pp1_iter1_exitcond_reg_3710;
reg   [0:0] ap_reg_pp1_iter2_exitcond_reg_3710;
reg   [0:0] ap_reg_pp1_iter3_exitcond_reg_3710;
reg   [0:0] ap_reg_pp1_iter4_exitcond_reg_3710;
wire   [6:0] ires_1_fu_2256_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [5:0] tmp_138_fu_2267_p1;
reg   [5:0] tmp_138_reg_3719;
wire   [31:0] tmp_135_fu_2271_p66;
reg   [31:0] tmp_135_reg_3729;
reg   [31:0] L1_BIAS_load_reg_3734;
reg    ap_block_state1;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage4_subdone;
wire    ap_CS_fsm_state17;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state18;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg   [31:0] ap_phi_mux_acc_51_phi_fu_527_p4;
wire    ap_block_pp0_stage4;
reg   [31:0] ap_phi_mux_acc_50_phi_fu_539_p4;
reg   [31:0] ap_phi_mux_acc_49_phi_fu_551_p4;
reg   [31:0] ap_phi_mux_acc_48_phi_fu_563_p4;
reg   [31:0] ap_phi_mux_acc_47_phi_fu_575_p4;
reg   [31:0] ap_phi_mux_acc_46_phi_fu_587_p4;
reg   [31:0] ap_phi_mux_acc_45_phi_fu_599_p4;
reg   [31:0] ap_phi_mux_acc_44_phi_fu_611_p4;
reg   [31:0] ap_phi_mux_acc_43_phi_fu_623_p4;
reg   [31:0] ap_phi_mux_acc_42_phi_fu_635_p4;
reg   [31:0] ap_phi_mux_acc_41_phi_fu_647_p4;
reg   [31:0] ap_phi_mux_acc_40_phi_fu_659_p4;
reg   [31:0] ap_phi_mux_acc_39_phi_fu_671_p4;
reg   [31:0] ap_phi_mux_acc_38_phi_fu_683_p4;
wire    ap_block_pp0_stage3;
reg   [31:0] ap_phi_mux_acc_37_phi_fu_695_p4;
reg   [31:0] ap_phi_mux_acc_36_phi_fu_707_p4;
reg   [31:0] ap_phi_mux_acc_35_phi_fu_719_p4;
reg   [31:0] ap_phi_mux_acc_34_phi_fu_731_p4;
reg   [31:0] ap_phi_mux_acc_33_phi_fu_743_p4;
reg   [31:0] ap_phi_mux_acc_32_phi_fu_755_p4;
reg   [31:0] ap_phi_mux_acc_31_phi_fu_767_p4;
reg   [31:0] ap_phi_mux_acc_30_phi_fu_779_p4;
reg   [31:0] ap_phi_mux_acc_29_phi_fu_791_p4;
reg   [31:0] ap_phi_mux_acc_28_phi_fu_803_p4;
reg   [31:0] ap_phi_mux_acc_27_phi_fu_815_p4;
reg   [31:0] ap_phi_mux_acc_26_phi_fu_827_p4;
reg   [31:0] ap_phi_mux_acc_25_phi_fu_839_p4;
wire    ap_block_pp0_stage2;
reg   [31:0] ap_phi_mux_acc_24_phi_fu_851_p4;
reg   [31:0] ap_phi_mux_acc_23_phi_fu_863_p4;
reg   [31:0] ap_phi_mux_acc_22_phi_fu_875_p4;
reg   [31:0] ap_phi_mux_acc_21_phi_fu_887_p4;
reg   [31:0] ap_phi_mux_acc_20_phi_fu_899_p4;
reg   [31:0] ap_phi_mux_acc_19_phi_fu_911_p4;
reg   [31:0] ap_phi_mux_acc_18_phi_fu_923_p4;
reg   [31:0] ap_phi_mux_acc_17_phi_fu_935_p4;
reg   [31:0] ap_phi_mux_acc_16_phi_fu_947_p4;
reg   [31:0] ap_phi_mux_acc_15_phi_fu_959_p4;
reg   [31:0] ap_phi_mux_acc_14_phi_fu_971_p4;
reg   [31:0] ap_phi_mux_acc_13_phi_fu_983_p4;
reg   [31:0] ap_phi_mux_acc_12_phi_fu_995_p4;
reg   [31:0] ap_phi_mux_acc_11_phi_fu_1007_p4;
reg   [31:0] ap_phi_mux_acc_10_phi_fu_1019_p4;
reg   [31:0] ap_phi_mux_acc_9_phi_fu_1031_p4;
reg   [31:0] ap_phi_mux_acc_8_phi_fu_1043_p4;
reg   [31:0] ap_phi_mux_acc_7_phi_fu_1055_p4;
reg   [31:0] ap_phi_mux_acc_6_phi_fu_1067_p4;
reg   [31:0] ap_phi_mux_acc_5_phi_fu_1079_p4;
reg   [31:0] ap_phi_mux_acc_4_phi_fu_1091_p4;
reg   [31:0] ap_phi_mux_acc_3_phi_fu_1103_p4;
reg   [31:0] ap_phi_mux_acc_2_phi_fu_1115_p4;
reg   [31:0] ap_phi_mux_acc_1_phi_fu_1127_p4;
reg   [31:0] ap_phi_mux_acc_0_phi_fu_1139_p4;
reg   [9:0] ap_phi_mux_ii_phi_fu_1151_p4;
wire    ap_block_pp0_stage0;
wire   [63:0] tmp_s_fu_1355_p1;
wire   [63:0] tmp_2_fu_2262_p1;
reg    ap_block_pp1_stage0_01001;
reg   [31:0] grp_fu_1169_p0;
reg   [31:0] grp_fu_1169_p1;
reg   [31:0] grp_fu_1174_p0;
reg   [31:0] grp_fu_1174_p1;
reg   [31:0] grp_fu_1179_p0;
reg   [31:0] grp_fu_1179_p1;
reg   [31:0] grp_fu_1184_p0;
reg   [31:0] grp_fu_1184_p1;
reg   [31:0] grp_fu_1189_p0;
reg   [31:0] grp_fu_1189_p1;
reg   [31:0] grp_fu_1194_p0;
reg   [31:0] grp_fu_1194_p1;
reg   [31:0] grp_fu_1199_p0;
reg   [31:0] grp_fu_1199_p1;
reg   [31:0] grp_fu_1204_p0;
reg   [31:0] grp_fu_1204_p1;
reg   [31:0] grp_fu_1209_p0;
reg   [31:0] grp_fu_1209_p1;
reg   [31:0] grp_fu_1214_p0;
reg   [31:0] grp_fu_1214_p1;
reg   [31:0] grp_fu_1219_p0;
reg   [31:0] grp_fu_1219_p1;
reg   [31:0] grp_fu_1224_p0;
reg   [31:0] grp_fu_1224_p1;
reg   [31:0] grp_fu_1229_p0;
reg   [31:0] grp_fu_1229_p1;
reg   [31:0] grp_fu_1285_p1;
reg   [31:0] grp_fu_1289_p1;
reg   [31:0] grp_fu_1293_p1;
reg   [31:0] grp_fu_1297_p1;
reg   [31:0] grp_fu_1301_p1;
reg   [31:0] grp_fu_1305_p1;
reg   [31:0] grp_fu_1309_p1;
reg   [31:0] grp_fu_1313_p1;
reg   [31:0] grp_fu_1317_p1;
reg   [31:0] grp_fu_1321_p1;
reg   [31:0] grp_fu_1325_p1;
reg   [31:0] grp_fu_1329_p1;
reg   [31:0] grp_fu_1333_p1;
reg    grp_fu_1169_ce;
reg    grp_fu_1174_ce;
reg    grp_fu_1179_ce;
reg    grp_fu_1184_ce;
reg    grp_fu_1189_ce;
reg    grp_fu_1194_ce;
reg    grp_fu_1199_ce;
reg    grp_fu_1204_ce;
reg    grp_fu_1209_ce;
reg    grp_fu_1214_ce;
reg    grp_fu_1219_ce;
reg    grp_fu_1224_ce;
reg    grp_fu_1229_ce;
reg    grp_fu_1285_ce;
reg    grp_fu_1289_ce;
reg    grp_fu_1293_ce;
reg    grp_fu_1297_ce;
reg    grp_fu_1301_ce;
reg    grp_fu_1305_ce;
reg    grp_fu_1309_ce;
reg    grp_fu_1313_ce;
reg    grp_fu_1317_ce;
reg    grp_fu_1321_ce;
reg    grp_fu_1325_ce;
reg    grp_fu_1329_ce;
reg    grp_fu_1333_ce;
wire    ap_CS_fsm_state26;
reg   [8:0] ap_NS_fsm;
reg    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 9'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
end

linear_activationbkb #(
    .DataWidth( 2048 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
L1_WEIGHTS_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L1_WEIGHTS_address0),
    .ce0(L1_WEIGHTS_ce0),
    .q0(L1_WEIGHTS_q0)
);

linear_activationcud #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
L1_BIAS_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(L1_BIAS_address0),
    .ce0(L1_BIAS_ce0),
    .q0(L1_BIAS_q0)
);

mnist_fp32_naive_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mnist_fp32_naive_dEe_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1169_p0),
    .din1(grp_fu_1169_p1),
    .ce(grp_fu_1169_ce),
    .dout(grp_fu_1169_p2)
);

mnist_fp32_naive_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mnist_fp32_naive_dEe_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1174_p0),
    .din1(grp_fu_1174_p1),
    .ce(grp_fu_1174_ce),
    .dout(grp_fu_1174_p2)
);

mnist_fp32_naive_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mnist_fp32_naive_dEe_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1179_p0),
    .din1(grp_fu_1179_p1),
    .ce(grp_fu_1179_ce),
    .dout(grp_fu_1179_p2)
);

mnist_fp32_naive_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mnist_fp32_naive_dEe_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1184_p0),
    .din1(grp_fu_1184_p1),
    .ce(grp_fu_1184_ce),
    .dout(grp_fu_1184_p2)
);

mnist_fp32_naive_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mnist_fp32_naive_dEe_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1189_p0),
    .din1(grp_fu_1189_p1),
    .ce(grp_fu_1189_ce),
    .dout(grp_fu_1189_p2)
);

mnist_fp32_naive_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mnist_fp32_naive_dEe_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1194_p0),
    .din1(grp_fu_1194_p1),
    .ce(grp_fu_1194_ce),
    .dout(grp_fu_1194_p2)
);

mnist_fp32_naive_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mnist_fp32_naive_dEe_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1199_p0),
    .din1(grp_fu_1199_p1),
    .ce(grp_fu_1199_ce),
    .dout(grp_fu_1199_p2)
);

mnist_fp32_naive_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mnist_fp32_naive_dEe_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1204_p0),
    .din1(grp_fu_1204_p1),
    .ce(grp_fu_1204_ce),
    .dout(grp_fu_1204_p2)
);

mnist_fp32_naive_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mnist_fp32_naive_dEe_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1209_p0),
    .din1(grp_fu_1209_p1),
    .ce(grp_fu_1209_ce),
    .dout(grp_fu_1209_p2)
);

mnist_fp32_naive_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mnist_fp32_naive_dEe_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1214_p0),
    .din1(grp_fu_1214_p1),
    .ce(grp_fu_1214_ce),
    .dout(grp_fu_1214_p2)
);

mnist_fp32_naive_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mnist_fp32_naive_dEe_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1219_p0),
    .din1(grp_fu_1219_p1),
    .ce(grp_fu_1219_ce),
    .dout(grp_fu_1219_p2)
);

mnist_fp32_naive_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mnist_fp32_naive_dEe_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1224_p0),
    .din1(grp_fu_1224_p1),
    .ce(grp_fu_1224_ce),
    .dout(grp_fu_1224_p2)
);

mnist_fp32_naive_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mnist_fp32_naive_dEe_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1229_p0),
    .din1(grp_fu_1229_p1),
    .ce(grp_fu_1229_ce),
    .dout(grp_fu_1229_p2)
);

mnist_fp32_naive_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mnist_fp32_naive_eOg_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_139_reg_2418),
    .din1(grp_fu_1285_p1),
    .ce(grp_fu_1285_ce),
    .dout(grp_fu_1285_p2)
);

mnist_fp32_naive_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mnist_fp32_naive_eOg_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_139_reg_2418),
    .din1(grp_fu_1289_p1),
    .ce(grp_fu_1289_ce),
    .dout(grp_fu_1289_p2)
);

mnist_fp32_naive_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mnist_fp32_naive_eOg_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_139_reg_2418),
    .din1(grp_fu_1293_p1),
    .ce(grp_fu_1293_ce),
    .dout(grp_fu_1293_p2)
);

mnist_fp32_naive_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mnist_fp32_naive_eOg_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_139_reg_2418),
    .din1(grp_fu_1297_p1),
    .ce(grp_fu_1297_ce),
    .dout(grp_fu_1297_p2)
);

mnist_fp32_naive_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mnist_fp32_naive_eOg_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_139_reg_2418),
    .din1(grp_fu_1301_p1),
    .ce(grp_fu_1301_ce),
    .dout(grp_fu_1301_p2)
);

mnist_fp32_naive_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mnist_fp32_naive_eOg_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_139_reg_2418),
    .din1(grp_fu_1305_p1),
    .ce(grp_fu_1305_ce),
    .dout(grp_fu_1305_p2)
);

mnist_fp32_naive_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mnist_fp32_naive_eOg_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_139_reg_2418),
    .din1(grp_fu_1309_p1),
    .ce(grp_fu_1309_ce),
    .dout(grp_fu_1309_p2)
);

mnist_fp32_naive_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mnist_fp32_naive_eOg_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_139_reg_2418),
    .din1(grp_fu_1313_p1),
    .ce(grp_fu_1313_ce),
    .dout(grp_fu_1313_p2)
);

mnist_fp32_naive_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mnist_fp32_naive_eOg_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_139_reg_2418),
    .din1(grp_fu_1317_p1),
    .ce(grp_fu_1317_ce),
    .dout(grp_fu_1317_p2)
);

mnist_fp32_naive_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mnist_fp32_naive_eOg_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_139_reg_2418),
    .din1(grp_fu_1321_p1),
    .ce(grp_fu_1321_ce),
    .dout(grp_fu_1321_p2)
);

mnist_fp32_naive_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mnist_fp32_naive_eOg_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_139_reg_2418),
    .din1(grp_fu_1325_p1),
    .ce(grp_fu_1325_ce),
    .dout(grp_fu_1325_p2)
);

mnist_fp32_naive_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mnist_fp32_naive_eOg_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_139_reg_2418),
    .din1(grp_fu_1329_p1),
    .ce(grp_fu_1329_ce),
    .dout(grp_fu_1329_p2)
);

mnist_fp32_naive_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mnist_fp32_naive_eOg_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_139_reg_2418),
    .din1(grp_fu_1333_p1),
    .ce(grp_fu_1333_ce),
    .dout(grp_fu_1333_p2)
);

mnist_fp32_naive_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mnist_fp32_naive_fYi_U35(
    .din0(acc_0_reg_1135),
    .din1(acc_1_reg_1123),
    .din2(acc_2_reg_1111),
    .din3(acc_3_reg_1099),
    .din4(acc_4_reg_1087),
    .din5(acc_5_reg_1075),
    .din6(acc_6_reg_1063),
    .din7(acc_7_reg_1051),
    .din8(acc_8_reg_1039),
    .din9(acc_9_reg_1027),
    .din10(acc_10_reg_1015),
    .din11(acc_11_reg_1003),
    .din12(acc_12_reg_991),
    .din13(acc_13_reg_979),
    .din14(acc_14_reg_967),
    .din15(acc_15_reg_955),
    .din16(acc_16_reg_943),
    .din17(acc_17_reg_931),
    .din18(acc_18_reg_919),
    .din19(acc_19_reg_907),
    .din20(acc_20_reg_895),
    .din21(acc_21_reg_883),
    .din22(acc_22_reg_871),
    .din23(acc_23_reg_859),
    .din24(acc_24_reg_847),
    .din25(acc_25_reg_835),
    .din26(acc_26_reg_823),
    .din27(acc_27_reg_811),
    .din28(acc_28_reg_799),
    .din29(acc_29_reg_787),
    .din30(acc_30_reg_775),
    .din31(acc_31_reg_763),
    .din32(acc_32_reg_751),
    .din33(acc_33_reg_739),
    .din34(acc_34_reg_727),
    .din35(acc_35_reg_715),
    .din36(acc_36_reg_703),
    .din37(acc_37_reg_691),
    .din38(acc_38_reg_679),
    .din39(acc_39_reg_667),
    .din40(acc_40_reg_655),
    .din41(acc_41_reg_643),
    .din42(acc_42_reg_631),
    .din43(acc_43_reg_619),
    .din44(acc_44_reg_607),
    .din45(acc_45_reg_595),
    .din46(acc_46_reg_583),
    .din47(acc_47_reg_571),
    .din48(acc_48_reg_559),
    .din49(acc_49_reg_547),
    .din50(acc_50_reg_535),
    .din51(acc_51_reg_523),
    .din52(acc_52_reg_511),
    .din53(acc_53_reg_499),
    .din54(acc_54_reg_487),
    .din55(acc_55_reg_475),
    .din56(acc_56_reg_463),
    .din57(acc_57_reg_451),
    .din58(acc_58_reg_439),
    .din59(acc_59_reg_427),
    .din60(acc_60_reg_415),
    .din61(acc_61_reg_403),
    .din62(acc_62_reg_391),
    .din63(acc_63_reg_379),
    .din64(tmp_138_reg_3719),
    .dout(tmp_135_fu_2271_p66)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state26)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state18) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state18)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state18);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp1_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_0_reg_1135 <= reg_1337;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_0_reg_1135 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_10_reg_1015 <= acc_10_1_reg_3440;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_10_reg_1015 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_11_reg_1003 <= acc_11_1_reg_3445;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_11_reg_1003 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_12_reg_991 <= acc_12_1_reg_3450;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_12_reg_991 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_13_reg_979 <= acc_13_1_reg_3455;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_13_reg_979 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_14_reg_967 <= acc_14_1_reg_3460;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_14_reg_967 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_15_reg_955 <= acc_15_1_reg_3465;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_15_reg_955 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_16_reg_943 <= acc_16_1_reg_3470;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_16_reg_943 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_17_reg_931 <= acc_17_1_reg_3475;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_17_reg_931 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_18_reg_919 <= acc_18_1_reg_3480;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_18_reg_919 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_19_reg_907 <= acc_19_1_reg_3485;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_19_reg_907 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_1_reg_1123 <= acc_1_1_reg_3395;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_1_reg_1123 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_20_reg_895 <= acc_20_1_reg_3490;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_20_reg_895 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_21_reg_883 <= acc_21_1_reg_3495;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_21_reg_883 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_22_reg_871 <= acc_22_1_reg_3500;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_22_reg_871 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_23_reg_859 <= acc_23_1_reg_3505;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_23_reg_859 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_24_reg_847 <= acc_24_1_reg_3510;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_24_reg_847 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_25_reg_835 <= acc_25_1_reg_3515;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_25_reg_835 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_26_reg_823 <= acc_26_1_reg_3520;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_26_reg_823 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_27_reg_811 <= acc_27_1_reg_3525;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_27_reg_811 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_28_reg_799 <= acc_28_1_reg_3530;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_28_reg_799 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_29_reg_787 <= acc_29_1_reg_3535;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_29_reg_787 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_2_reg_1111 <= acc_2_1_reg_3400;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_2_reg_1111 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_30_reg_775 <= acc_30_1_reg_3540;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_30_reg_775 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_31_reg_763 <= acc_31_1_reg_3545;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_31_reg_763 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_32_reg_751 <= acc_32_1_reg_3550;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_32_reg_751 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_33_reg_739 <= acc_33_1_reg_3555;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_33_reg_739 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_34_reg_727 <= acc_34_1_reg_3560;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_34_reg_727 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_35_reg_715 <= acc_35_1_reg_3565;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_35_reg_715 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_36_reg_703 <= acc_36_1_reg_3570;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_36_reg_703 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_37_reg_691 <= acc_37_1_reg_3575;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_37_reg_691 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_38_reg_679 <= acc_38_1_reg_3580;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_38_reg_679 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_39_reg_667 <= acc_39_1_reg_3585;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_39_reg_667 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_3_reg_1099 <= acc_3_1_reg_3405;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_3_reg_1099 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_40_reg_655 <= acc_40_1_reg_3590;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_40_reg_655 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_41_reg_643 <= acc_41_1_reg_3595;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_41_reg_643 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_42_reg_631 <= acc_42_1_reg_3600;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_42_reg_631 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_43_reg_619 <= acc_43_1_reg_3605;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_43_reg_619 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_44_reg_607 <= acc_44_1_reg_3610;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_44_reg_607 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_45_reg_595 <= acc_45_1_reg_3615;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_45_reg_595 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_46_reg_583 <= acc_46_1_reg_3620;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_46_reg_583 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_47_reg_571 <= acc_47_1_reg_3625;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_47_reg_571 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_48_reg_559 <= acc_48_1_reg_3630;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_48_reg_559 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_49_reg_547 <= acc_49_1_reg_3635;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_49_reg_547 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_4_reg_1087 <= acc_4_1_reg_3410;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_4_reg_1087 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_50_reg_535 <= acc_50_1_reg_3640;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_50_reg_535 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_51_reg_523 <= acc_51_1_reg_3645;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_51_reg_523 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_52_reg_511 <= grp_fu_1169_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_52_reg_511 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_53_reg_499 <= grp_fu_1174_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_53_reg_499 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_54_reg_487 <= grp_fu_1179_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_54_reg_487 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_55_reg_475 <= grp_fu_1184_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_55_reg_475 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_56_reg_463 <= grp_fu_1189_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_56_reg_463 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_57_reg_451 <= grp_fu_1194_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_57_reg_451 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_58_reg_439 <= grp_fu_1199_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_58_reg_439 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_59_reg_427 <= grp_fu_1204_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_59_reg_427 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_5_reg_1075 <= acc_5_1_reg_3415;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_5_reg_1075 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_60_reg_415 <= grp_fu_1209_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_60_reg_415 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_61_reg_403 <= grp_fu_1214_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_61_reg_403 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_62_reg_391 <= grp_fu_1219_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_62_reg_391 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_63_reg_379 <= grp_fu_1224_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_63_reg_379 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_6_reg_1063 <= acc_6_1_reg_3420;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_6_reg_1063 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_7_reg_1051 <= acc_7_1_reg_3425;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_7_reg_1051 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_8_reg_1039 <= acc_8_1_reg_3430;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_8_reg_1039 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_9_reg_1027 <= acc_9_1_reg_3435;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        acc_9_reg_1027 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ii_reg_1147 <= ii_2_reg_2408;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ii_reg_1147 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ires_reg_1158 <= 7'd0;
    end else if (((exitcond_fu_2250_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ires_reg_1158 <= ires_1_fu_2256_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_3710 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        L1_BIAS_load_reg_3734 <= L1_BIAS_q0;
        tmp_135_reg_3729 <= tmp_135_fu_2271_p66;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        acc_10_1_reg_3440 <= grp_fu_1219_p2;
        acc_11_1_reg_3445 <= grp_fu_1224_p2;
        acc_12_1_reg_3450 <= grp_fu_1229_p2;
        acc_1_1_reg_3395 <= grp_fu_1174_p2;
        acc_2_1_reg_3400 <= grp_fu_1179_p2;
        acc_3_1_reg_3405 <= grp_fu_1184_p2;
        acc_4_1_reg_3410 <= grp_fu_1189_p2;
        acc_5_1_reg_3415 <= grp_fu_1194_p2;
        acc_6_1_reg_3420 <= grp_fu_1199_p2;
        acc_7_1_reg_3425 <= grp_fu_1204_p2;
        acc_8_1_reg_3430 <= grp_fu_1209_p2;
        acc_9_1_reg_3435 <= grp_fu_1214_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_13_1_reg_3455 <= grp_fu_1169_p2;
        acc_14_1_reg_3460 <= grp_fu_1174_p2;
        acc_15_1_reg_3465 <= grp_fu_1179_p2;
        acc_16_1_reg_3470 <= grp_fu_1184_p2;
        acc_17_1_reg_3475 <= grp_fu_1189_p2;
        acc_18_1_reg_3480 <= grp_fu_1194_p2;
        acc_19_1_reg_3485 <= grp_fu_1199_p2;
        acc_20_1_reg_3490 <= grp_fu_1204_p2;
        acc_21_1_reg_3495 <= grp_fu_1209_p2;
        acc_22_1_reg_3500 <= grp_fu_1214_p2;
        acc_23_1_reg_3505 <= grp_fu_1219_p2;
        acc_24_1_reg_3510 <= grp_fu_1224_p2;
        acc_25_1_reg_3515 <= grp_fu_1229_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_26_1_reg_3520 <= grp_fu_1169_p2;
        acc_27_1_reg_3525 <= grp_fu_1174_p2;
        acc_28_1_reg_3530 <= grp_fu_1179_p2;
        acc_29_1_reg_3535 <= grp_fu_1184_p2;
        acc_30_1_reg_3540 <= grp_fu_1189_p2;
        acc_31_1_reg_3545 <= grp_fu_1194_p2;
        acc_32_1_reg_3550 <= grp_fu_1199_p2;
        acc_33_1_reg_3555 <= grp_fu_1204_p2;
        acc_34_1_reg_3560 <= grp_fu_1209_p2;
        acc_35_1_reg_3565 <= grp_fu_1214_p2;
        acc_36_1_reg_3570 <= grp_fu_1219_p2;
        acc_37_1_reg_3575 <= grp_fu_1224_p2;
        acc_38_1_reg_3580 <= grp_fu_1229_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        acc_39_1_reg_3585 <= grp_fu_1169_p2;
        acc_40_1_reg_3590 <= grp_fu_1174_p2;
        acc_41_1_reg_3595 <= grp_fu_1179_p2;
        acc_42_1_reg_3600 <= grp_fu_1184_p2;
        acc_43_1_reg_3605 <= grp_fu_1189_p2;
        acc_44_1_reg_3610 <= grp_fu_1194_p2;
        acc_45_1_reg_3615 <= grp_fu_1199_p2;
        acc_46_1_reg_3620 <= grp_fu_1204_p2;
        acc_47_1_reg_3625 <= grp_fu_1209_p2;
        acc_48_1_reg_3630 <= grp_fu_1214_p2;
        acc_49_1_reg_3635 <= grp_fu_1219_p2;
        acc_50_1_reg_3640 <= grp_fu_1224_p2;
        acc_51_1_reg_3645 <= grp_fu_1229_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_reg_pp0_iter1_exitcond5_reg_2404 <= exitcond5_reg_2404;
        ap_reg_pp0_iter2_exitcond5_reg_2404 <= ap_reg_pp0_iter1_exitcond5_reg_2404;
        exitcond5_reg_2404 <= exitcond5_fu_1343_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_reg_pp1_iter1_exitcond_reg_3710 <= exitcond_reg_3710;
        exitcond_reg_3710 <= exitcond_fu_2250_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        ap_reg_pp1_iter2_exitcond_reg_3710 <= ap_reg_pp1_iter1_exitcond_reg_3710;
        ap_reg_pp1_iter3_exitcond_reg_3710 <= ap_reg_pp1_iter2_exitcond_reg_3710;
        ap_reg_pp1_iter4_exitcond_reg_3710 <= ap_reg_pp1_iter3_exitcond_reg_3710;
        ap_reg_pp1_iter5_exitcond_reg_3710 <= ap_reg_pp1_iter4_exitcond_reg_3710;
        ap_reg_pp1_iter6_exitcond_reg_3710 <= ap_reg_pp1_iter5_exitcond_reg_3710;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ii_2_reg_2408 <= ii_2_fu_1349_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_reg_pp1_iter5_exitcond_reg_3710 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((ap_reg_pp0_iter1_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_1337 <= grp_fu_1169_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_100_reg_2670 <= {{L1_WEIGHTS_q0[1535:1504]}};
        tmp_102_reg_2675 <= {{L1_WEIGHTS_q0[1567:1536]}};
        tmp_104_reg_2680 <= {{L1_WEIGHTS_q0[1599:1568]}};
        tmp_106_reg_2685 <= {{L1_WEIGHTS_q0[1631:1600]}};
        tmp_108_reg_2690 <= {{L1_WEIGHTS_q0[1663:1632]}};
        tmp_10_reg_2445 <= {{L1_WEIGHTS_q0[95:64]}};
        tmp_110_reg_2695 <= {{L1_WEIGHTS_q0[1695:1664]}};
        tmp_112_reg_2700 <= {{L1_WEIGHTS_q0[1727:1696]}};
        tmp_114_reg_2705 <= {{L1_WEIGHTS_q0[1759:1728]}};
        tmp_116_reg_2710 <= {{L1_WEIGHTS_q0[1791:1760]}};
        tmp_118_reg_2715 <= {{L1_WEIGHTS_q0[1823:1792]}};
        tmp_120_reg_2720 <= {{L1_WEIGHTS_q0[1855:1824]}};
        tmp_122_reg_2725 <= {{L1_WEIGHTS_q0[1887:1856]}};
        tmp_124_reg_2730 <= {{L1_WEIGHTS_q0[1919:1888]}};
        tmp_126_reg_2735 <= {{L1_WEIGHTS_q0[1951:1920]}};
        tmp_128_reg_2740 <= {{L1_WEIGHTS_q0[1983:1952]}};
        tmp_12_reg_2450 <= {{L1_WEIGHTS_q0[127:96]}};
        tmp_130_reg_2745 <= {{L1_WEIGHTS_q0[2015:1984]}};
        tmp_132_reg_2750 <= {{L1_WEIGHTS_q0[2047:2016]}};
        tmp_137_reg_2435 <= tmp_137_fu_1360_p1;
        tmp_139_reg_2418 <= data_in_V_dout;
        tmp_14_reg_2455 <= {{L1_WEIGHTS_q0[159:128]}};
        tmp_16_reg_2460 <= {{L1_WEIGHTS_q0[191:160]}};
        tmp_18_reg_2465 <= {{L1_WEIGHTS_q0[223:192]}};
        tmp_1_reg_2440 <= {{L1_WEIGHTS_q0[63:32]}};
        tmp_20_reg_2470 <= {{L1_WEIGHTS_q0[255:224]}};
        tmp_22_reg_2475 <= {{L1_WEIGHTS_q0[287:256]}};
        tmp_24_reg_2480 <= {{L1_WEIGHTS_q0[319:288]}};
        tmp_26_reg_2485 <= {{L1_WEIGHTS_q0[351:320]}};
        tmp_28_reg_2490 <= {{L1_WEIGHTS_q0[383:352]}};
        tmp_30_reg_2495 <= {{L1_WEIGHTS_q0[415:384]}};
        tmp_32_reg_2500 <= {{L1_WEIGHTS_q0[447:416]}};
        tmp_34_reg_2505 <= {{L1_WEIGHTS_q0[479:448]}};
        tmp_36_reg_2510 <= {{L1_WEIGHTS_q0[511:480]}};
        tmp_38_reg_2515 <= {{L1_WEIGHTS_q0[543:512]}};
        tmp_40_reg_2520 <= {{L1_WEIGHTS_q0[575:544]}};
        tmp_42_reg_2525 <= {{L1_WEIGHTS_q0[607:576]}};
        tmp_44_reg_2530 <= {{L1_WEIGHTS_q0[639:608]}};
        tmp_46_reg_2535 <= {{L1_WEIGHTS_q0[671:640]}};
        tmp_48_reg_2540 <= {{L1_WEIGHTS_q0[703:672]}};
        tmp_50_reg_2545 <= {{L1_WEIGHTS_q0[735:704]}};
        tmp_52_reg_2550 <= {{L1_WEIGHTS_q0[767:736]}};
        tmp_54_reg_2555 <= {{L1_WEIGHTS_q0[799:768]}};
        tmp_56_reg_2560 <= {{L1_WEIGHTS_q0[831:800]}};
        tmp_58_reg_2565 <= {{L1_WEIGHTS_q0[863:832]}};
        tmp_60_reg_2570 <= {{L1_WEIGHTS_q0[895:864]}};
        tmp_62_reg_2575 <= {{L1_WEIGHTS_q0[927:896]}};
        tmp_64_reg_2580 <= {{L1_WEIGHTS_q0[959:928]}};
        tmp_66_reg_2585 <= {{L1_WEIGHTS_q0[991:960]}};
        tmp_68_reg_2590 <= {{L1_WEIGHTS_q0[1023:992]}};
        tmp_70_reg_2595 <= {{L1_WEIGHTS_q0[1055:1024]}};
        tmp_72_reg_2600 <= {{L1_WEIGHTS_q0[1087:1056]}};
        tmp_74_reg_2605 <= {{L1_WEIGHTS_q0[1119:1088]}};
        tmp_76_reg_2610 <= {{L1_WEIGHTS_q0[1151:1120]}};
        tmp_78_reg_2615 <= {{L1_WEIGHTS_q0[1183:1152]}};
        tmp_80_reg_2620 <= {{L1_WEIGHTS_q0[1215:1184]}};
        tmp_82_reg_2625 <= {{L1_WEIGHTS_q0[1247:1216]}};
        tmp_84_reg_2630 <= {{L1_WEIGHTS_q0[1279:1248]}};
        tmp_86_reg_2635 <= {{L1_WEIGHTS_q0[1311:1280]}};
        tmp_88_reg_2640 <= {{L1_WEIGHTS_q0[1343:1312]}};
        tmp_90_reg_2645 <= {{L1_WEIGHTS_q0[1375:1344]}};
        tmp_92_reg_2650 <= {{L1_WEIGHTS_q0[1407:1376]}};
        tmp_94_reg_2655 <= {{L1_WEIGHTS_q0[1439:1408]}};
        tmp_96_reg_2660 <= {{L1_WEIGHTS_q0[1471:1440]}};
        tmp_98_reg_2665 <= {{L1_WEIGHTS_q0[1503:1472]}};
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_2250_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_138_reg_3719 <= tmp_138_fu_2267_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_5_10_reg_3005 <= grp_fu_1329_p2;
        tmp_5_11_reg_3010 <= grp_fu_1333_p2;
        tmp_5_1_reg_2955 <= grp_fu_1289_p2;
        tmp_5_2_reg_2960 <= grp_fu_1293_p2;
        tmp_5_3_reg_2965 <= grp_fu_1297_p2;
        tmp_5_4_reg_2970 <= grp_fu_1301_p2;
        tmp_5_5_reg_2975 <= grp_fu_1305_p2;
        tmp_5_6_reg_2980 <= grp_fu_1309_p2;
        tmp_5_7_reg_2985 <= grp_fu_1313_p2;
        tmp_5_8_reg_2990 <= grp_fu_1317_p2;
        tmp_5_9_reg_2995 <= grp_fu_1321_p2;
        tmp_5_reg_2950 <= grp_fu_1285_p2;
        tmp_5_s_reg_3000 <= grp_fu_1325_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_5_12_reg_3080 <= grp_fu_1285_p2;
        tmp_5_13_reg_3085 <= grp_fu_1289_p2;
        tmp_5_14_reg_3090 <= grp_fu_1293_p2;
        tmp_5_15_reg_3095 <= grp_fu_1297_p2;
        tmp_5_16_reg_3100 <= grp_fu_1301_p2;
        tmp_5_17_reg_3105 <= grp_fu_1305_p2;
        tmp_5_18_reg_3110 <= grp_fu_1309_p2;
        tmp_5_19_reg_3115 <= grp_fu_1313_p2;
        tmp_5_20_reg_3120 <= grp_fu_1317_p2;
        tmp_5_21_reg_3125 <= grp_fu_1321_p2;
        tmp_5_22_reg_3130 <= grp_fu_1325_p2;
        tmp_5_23_reg_3135 <= grp_fu_1329_p2;
        tmp_5_24_reg_3140 <= grp_fu_1333_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_5_25_reg_3205 <= grp_fu_1285_p2;
        tmp_5_26_reg_3210 <= grp_fu_1289_p2;
        tmp_5_27_reg_3215 <= grp_fu_1293_p2;
        tmp_5_28_reg_3220 <= grp_fu_1297_p2;
        tmp_5_29_reg_3225 <= grp_fu_1301_p2;
        tmp_5_30_reg_3230 <= grp_fu_1305_p2;
        tmp_5_31_reg_3235 <= grp_fu_1309_p2;
        tmp_5_32_reg_3240 <= grp_fu_1313_p2;
        tmp_5_33_reg_3245 <= grp_fu_1317_p2;
        tmp_5_34_reg_3250 <= grp_fu_1321_p2;
        tmp_5_35_reg_3255 <= grp_fu_1325_p2;
        tmp_5_36_reg_3260 <= grp_fu_1329_p2;
        tmp_5_37_reg_3265 <= grp_fu_1333_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_5_38_reg_3270 <= grp_fu_1285_p2;
        tmp_5_39_reg_3275 <= grp_fu_1289_p2;
        tmp_5_40_reg_3280 <= grp_fu_1293_p2;
        tmp_5_41_reg_3285 <= grp_fu_1297_p2;
        tmp_5_42_reg_3290 <= grp_fu_1301_p2;
        tmp_5_43_reg_3295 <= grp_fu_1305_p2;
        tmp_5_44_reg_3300 <= grp_fu_1309_p2;
        tmp_5_45_reg_3305 <= grp_fu_1313_p2;
        tmp_5_46_reg_3310 <= grp_fu_1317_p2;
        tmp_5_47_reg_3315 <= grp_fu_1321_p2;
        tmp_5_48_reg_3320 <= grp_fu_1325_p2;
        tmp_5_49_reg_3325 <= grp_fu_1329_p2;
        tmp_5_50_reg_3330 <= grp_fu_1333_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_5_51_reg_3335 <= grp_fu_1285_p2;
        tmp_5_52_reg_3340 <= grp_fu_1289_p2;
        tmp_5_53_reg_3345 <= grp_fu_1293_p2;
        tmp_5_54_reg_3350 <= grp_fu_1297_p2;
        tmp_5_55_reg_3355 <= grp_fu_1301_p2;
        tmp_5_56_reg_3360 <= grp_fu_1305_p2;
        tmp_5_57_reg_3365 <= grp_fu_1309_p2;
        tmp_5_58_reg_3370 <= grp_fu_1313_p2;
        tmp_5_59_reg_3375 <= grp_fu_1317_p2;
        tmp_5_60_reg_3380 <= grp_fu_1321_p2;
        tmp_5_61_reg_3385 <= grp_fu_1325_p2;
        tmp_5_62_reg_3390 <= grp_fu_1329_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        L1_BIAS_ce0 = 1'b1;
    end else begin
        L1_BIAS_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        L1_WEIGHTS_ce0 = 1'b1;
    end else begin
        L1_WEIGHTS_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond5_fu_1343_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_fu_2250_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state18 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state18 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_0_phi_fu_1139_p4 = reg_1337;
    end else begin
        ap_phi_mux_acc_0_phi_fu_1139_p4 = acc_0_reg_1135;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_10_phi_fu_1019_p4 = acc_10_1_reg_3440;
    end else begin
        ap_phi_mux_acc_10_phi_fu_1019_p4 = acc_10_reg_1015;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_11_phi_fu_1007_p4 = acc_11_1_reg_3445;
    end else begin
        ap_phi_mux_acc_11_phi_fu_1007_p4 = acc_11_reg_1003;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_12_phi_fu_995_p4 = acc_12_1_reg_3450;
    end else begin
        ap_phi_mux_acc_12_phi_fu_995_p4 = acc_12_reg_991;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_13_phi_fu_983_p4 = acc_13_1_reg_3455;
    end else begin
        ap_phi_mux_acc_13_phi_fu_983_p4 = acc_13_reg_979;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_14_phi_fu_971_p4 = acc_14_1_reg_3460;
    end else begin
        ap_phi_mux_acc_14_phi_fu_971_p4 = acc_14_reg_967;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_15_phi_fu_959_p4 = acc_15_1_reg_3465;
    end else begin
        ap_phi_mux_acc_15_phi_fu_959_p4 = acc_15_reg_955;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_16_phi_fu_947_p4 = acc_16_1_reg_3470;
    end else begin
        ap_phi_mux_acc_16_phi_fu_947_p4 = acc_16_reg_943;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_17_phi_fu_935_p4 = acc_17_1_reg_3475;
    end else begin
        ap_phi_mux_acc_17_phi_fu_935_p4 = acc_17_reg_931;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_18_phi_fu_923_p4 = acc_18_1_reg_3480;
    end else begin
        ap_phi_mux_acc_18_phi_fu_923_p4 = acc_18_reg_919;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_19_phi_fu_911_p4 = acc_19_1_reg_3485;
    end else begin
        ap_phi_mux_acc_19_phi_fu_911_p4 = acc_19_reg_907;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_1_phi_fu_1127_p4 = acc_1_1_reg_3395;
    end else begin
        ap_phi_mux_acc_1_phi_fu_1127_p4 = acc_1_reg_1123;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_20_phi_fu_899_p4 = acc_20_1_reg_3490;
    end else begin
        ap_phi_mux_acc_20_phi_fu_899_p4 = acc_20_reg_895;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_21_phi_fu_887_p4 = acc_21_1_reg_3495;
    end else begin
        ap_phi_mux_acc_21_phi_fu_887_p4 = acc_21_reg_883;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_22_phi_fu_875_p4 = acc_22_1_reg_3500;
    end else begin
        ap_phi_mux_acc_22_phi_fu_875_p4 = acc_22_reg_871;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_23_phi_fu_863_p4 = acc_23_1_reg_3505;
    end else begin
        ap_phi_mux_acc_23_phi_fu_863_p4 = acc_23_reg_859;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_24_phi_fu_851_p4 = acc_24_1_reg_3510;
    end else begin
        ap_phi_mux_acc_24_phi_fu_851_p4 = acc_24_reg_847;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_25_phi_fu_839_p4 = acc_25_1_reg_3515;
    end else begin
        ap_phi_mux_acc_25_phi_fu_839_p4 = acc_25_reg_835;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_26_phi_fu_827_p4 = acc_26_1_reg_3520;
    end else begin
        ap_phi_mux_acc_26_phi_fu_827_p4 = acc_26_reg_823;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_27_phi_fu_815_p4 = acc_27_1_reg_3525;
    end else begin
        ap_phi_mux_acc_27_phi_fu_815_p4 = acc_27_reg_811;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_28_phi_fu_803_p4 = acc_28_1_reg_3530;
    end else begin
        ap_phi_mux_acc_28_phi_fu_803_p4 = acc_28_reg_799;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_29_phi_fu_791_p4 = acc_29_1_reg_3535;
    end else begin
        ap_phi_mux_acc_29_phi_fu_791_p4 = acc_29_reg_787;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_2_phi_fu_1115_p4 = acc_2_1_reg_3400;
    end else begin
        ap_phi_mux_acc_2_phi_fu_1115_p4 = acc_2_reg_1111;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_30_phi_fu_779_p4 = acc_30_1_reg_3540;
    end else begin
        ap_phi_mux_acc_30_phi_fu_779_p4 = acc_30_reg_775;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_31_phi_fu_767_p4 = acc_31_1_reg_3545;
    end else begin
        ap_phi_mux_acc_31_phi_fu_767_p4 = acc_31_reg_763;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_32_phi_fu_755_p4 = acc_32_1_reg_3550;
    end else begin
        ap_phi_mux_acc_32_phi_fu_755_p4 = acc_32_reg_751;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_33_phi_fu_743_p4 = acc_33_1_reg_3555;
    end else begin
        ap_phi_mux_acc_33_phi_fu_743_p4 = acc_33_reg_739;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_34_phi_fu_731_p4 = acc_34_1_reg_3560;
    end else begin
        ap_phi_mux_acc_34_phi_fu_731_p4 = acc_34_reg_727;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_35_phi_fu_719_p4 = acc_35_1_reg_3565;
    end else begin
        ap_phi_mux_acc_35_phi_fu_719_p4 = acc_35_reg_715;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_36_phi_fu_707_p4 = acc_36_1_reg_3570;
    end else begin
        ap_phi_mux_acc_36_phi_fu_707_p4 = acc_36_reg_703;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_37_phi_fu_695_p4 = acc_37_1_reg_3575;
    end else begin
        ap_phi_mux_acc_37_phi_fu_695_p4 = acc_37_reg_691;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_38_phi_fu_683_p4 = acc_38_1_reg_3580;
    end else begin
        ap_phi_mux_acc_38_phi_fu_683_p4 = acc_38_reg_679;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_39_phi_fu_671_p4 = acc_39_1_reg_3585;
    end else begin
        ap_phi_mux_acc_39_phi_fu_671_p4 = acc_39_reg_667;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_3_phi_fu_1103_p4 = acc_3_1_reg_3405;
    end else begin
        ap_phi_mux_acc_3_phi_fu_1103_p4 = acc_3_reg_1099;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_40_phi_fu_659_p4 = acc_40_1_reg_3590;
    end else begin
        ap_phi_mux_acc_40_phi_fu_659_p4 = acc_40_reg_655;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_41_phi_fu_647_p4 = acc_41_1_reg_3595;
    end else begin
        ap_phi_mux_acc_41_phi_fu_647_p4 = acc_41_reg_643;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_42_phi_fu_635_p4 = acc_42_1_reg_3600;
    end else begin
        ap_phi_mux_acc_42_phi_fu_635_p4 = acc_42_reg_631;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_43_phi_fu_623_p4 = acc_43_1_reg_3605;
    end else begin
        ap_phi_mux_acc_43_phi_fu_623_p4 = acc_43_reg_619;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_44_phi_fu_611_p4 = acc_44_1_reg_3610;
    end else begin
        ap_phi_mux_acc_44_phi_fu_611_p4 = acc_44_reg_607;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_45_phi_fu_599_p4 = acc_45_1_reg_3615;
    end else begin
        ap_phi_mux_acc_45_phi_fu_599_p4 = acc_45_reg_595;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_46_phi_fu_587_p4 = acc_46_1_reg_3620;
    end else begin
        ap_phi_mux_acc_46_phi_fu_587_p4 = acc_46_reg_583;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_47_phi_fu_575_p4 = acc_47_1_reg_3625;
    end else begin
        ap_phi_mux_acc_47_phi_fu_575_p4 = acc_47_reg_571;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_48_phi_fu_563_p4 = acc_48_1_reg_3630;
    end else begin
        ap_phi_mux_acc_48_phi_fu_563_p4 = acc_48_reg_559;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_49_phi_fu_551_p4 = acc_49_1_reg_3635;
    end else begin
        ap_phi_mux_acc_49_phi_fu_551_p4 = acc_49_reg_547;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_4_phi_fu_1091_p4 = acc_4_1_reg_3410;
    end else begin
        ap_phi_mux_acc_4_phi_fu_1091_p4 = acc_4_reg_1087;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_50_phi_fu_539_p4 = acc_50_1_reg_3640;
    end else begin
        ap_phi_mux_acc_50_phi_fu_539_p4 = acc_50_reg_535;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_51_phi_fu_527_p4 = acc_51_1_reg_3645;
    end else begin
        ap_phi_mux_acc_51_phi_fu_527_p4 = acc_51_reg_523;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_5_phi_fu_1079_p4 = acc_5_1_reg_3415;
    end else begin
        ap_phi_mux_acc_5_phi_fu_1079_p4 = acc_5_reg_1075;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_6_phi_fu_1067_p4 = acc_6_1_reg_3420;
    end else begin
        ap_phi_mux_acc_6_phi_fu_1067_p4 = acc_6_reg_1063;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_7_phi_fu_1055_p4 = acc_7_1_reg_3425;
    end else begin
        ap_phi_mux_acc_7_phi_fu_1055_p4 = acc_7_reg_1051;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_8_phi_fu_1043_p4 = acc_8_1_reg_3430;
    end else begin
        ap_phi_mux_acc_8_phi_fu_1043_p4 = acc_8_reg_1039;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter2_exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_acc_9_phi_fu_1031_p4 = acc_9_1_reg_3435;
    end else begin
        ap_phi_mux_acc_9_phi_fu_1031_p4 = acc_9_reg_1027;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (exitcond5_reg_2404 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_ii_phi_fu_1151_p4 = ii_2_reg_2408;
    end else begin
        ap_phi_mux_ii_phi_fu_1151_p4 = ii_reg_1147;
    end
end

always @ (*) begin
    if (((exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_in_V_blk_n = data_in_V_empty_n;
    end else begin
        data_in_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond5_reg_2404 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_in_V_read = 1'b1;
    end else begin
        data_in_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_reg_pp1_iter6_exitcond_reg_3710 == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        data_out_V_blk_n = data_out_V_full_n;
    end else begin
        data_out_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_reg_pp1_iter6_exitcond_reg_3710 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        data_out_V_write = 1'b1;
    end else begin
        data_out_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1169_ce = 1'b1;
    end else begin
        grp_fu_1169_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        grp_fu_1169_p0 = tmp_135_reg_3729;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1169_p0 = acc_52_reg_511;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1169_p0 = ap_phi_mux_acc_39_phi_fu_671_p4;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1169_p0 = ap_phi_mux_acc_26_phi_fu_827_p4;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1169_p0 = ap_phi_mux_acc_13_phi_fu_983_p4;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1169_p0 = ap_phi_mux_acc_0_phi_fu_1139_p4;
    end else begin
        grp_fu_1169_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        grp_fu_1169_p1 = L1_BIAS_load_reg_3734;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1169_p1 = tmp_5_51_reg_3335;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1169_p1 = tmp_5_38_reg_3270;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1169_p1 = tmp_5_25_reg_3205;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1169_p1 = tmp_5_12_reg_3080;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1169_p1 = tmp_5_reg_2950;
    end else begin
        grp_fu_1169_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1174_ce = 1'b1;
    end else begin
        grp_fu_1174_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1174_p0 = acc_53_reg_499;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1174_p0 = ap_phi_mux_acc_40_phi_fu_659_p4;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1174_p0 = ap_phi_mux_acc_27_phi_fu_815_p4;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1174_p0 = ap_phi_mux_acc_14_phi_fu_971_p4;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1174_p0 = ap_phi_mux_acc_1_phi_fu_1127_p4;
    end else begin
        grp_fu_1174_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1174_p1 = tmp_5_52_reg_3340;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1174_p1 = tmp_5_39_reg_3275;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1174_p1 = tmp_5_26_reg_3210;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1174_p1 = tmp_5_13_reg_3085;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1174_p1 = tmp_5_1_reg_2955;
    end else begin
        grp_fu_1174_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1179_ce = 1'b1;
    end else begin
        grp_fu_1179_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1179_p0 = acc_54_reg_487;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1179_p0 = ap_phi_mux_acc_41_phi_fu_647_p4;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1179_p0 = ap_phi_mux_acc_28_phi_fu_803_p4;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1179_p0 = ap_phi_mux_acc_15_phi_fu_959_p4;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1179_p0 = ap_phi_mux_acc_2_phi_fu_1115_p4;
    end else begin
        grp_fu_1179_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1179_p1 = tmp_5_53_reg_3345;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1179_p1 = tmp_5_40_reg_3280;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1179_p1 = tmp_5_27_reg_3215;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1179_p1 = tmp_5_14_reg_3090;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1179_p1 = tmp_5_2_reg_2960;
    end else begin
        grp_fu_1179_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1184_ce = 1'b1;
    end else begin
        grp_fu_1184_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1184_p0 = acc_55_reg_475;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1184_p0 = ap_phi_mux_acc_42_phi_fu_635_p4;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1184_p0 = ap_phi_mux_acc_29_phi_fu_791_p4;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1184_p0 = ap_phi_mux_acc_16_phi_fu_947_p4;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1184_p0 = ap_phi_mux_acc_3_phi_fu_1103_p4;
    end else begin
        grp_fu_1184_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1184_p1 = tmp_5_54_reg_3350;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1184_p1 = tmp_5_41_reg_3285;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1184_p1 = tmp_5_28_reg_3220;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1184_p1 = tmp_5_15_reg_3095;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1184_p1 = tmp_5_3_reg_2965;
    end else begin
        grp_fu_1184_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1189_ce = 1'b1;
    end else begin
        grp_fu_1189_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1189_p0 = acc_56_reg_463;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1189_p0 = ap_phi_mux_acc_43_phi_fu_623_p4;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1189_p0 = ap_phi_mux_acc_30_phi_fu_779_p4;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1189_p0 = ap_phi_mux_acc_17_phi_fu_935_p4;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1189_p0 = ap_phi_mux_acc_4_phi_fu_1091_p4;
    end else begin
        grp_fu_1189_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1189_p1 = tmp_5_55_reg_3355;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1189_p1 = tmp_5_42_reg_3290;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1189_p1 = tmp_5_29_reg_3225;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1189_p1 = tmp_5_16_reg_3100;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1189_p1 = tmp_5_4_reg_2970;
    end else begin
        grp_fu_1189_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1194_ce = 1'b1;
    end else begin
        grp_fu_1194_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1194_p0 = acc_57_reg_451;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1194_p0 = ap_phi_mux_acc_44_phi_fu_611_p4;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1194_p0 = ap_phi_mux_acc_31_phi_fu_767_p4;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1194_p0 = ap_phi_mux_acc_18_phi_fu_923_p4;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1194_p0 = ap_phi_mux_acc_5_phi_fu_1079_p4;
    end else begin
        grp_fu_1194_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1194_p1 = tmp_5_56_reg_3360;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1194_p1 = tmp_5_43_reg_3295;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1194_p1 = tmp_5_30_reg_3230;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1194_p1 = tmp_5_17_reg_3105;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1194_p1 = tmp_5_5_reg_2975;
    end else begin
        grp_fu_1194_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1199_ce = 1'b1;
    end else begin
        grp_fu_1199_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1199_p0 = acc_58_reg_439;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1199_p0 = ap_phi_mux_acc_45_phi_fu_599_p4;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1199_p0 = ap_phi_mux_acc_32_phi_fu_755_p4;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1199_p0 = ap_phi_mux_acc_19_phi_fu_911_p4;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1199_p0 = ap_phi_mux_acc_6_phi_fu_1067_p4;
    end else begin
        grp_fu_1199_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1199_p1 = tmp_5_57_reg_3365;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1199_p1 = tmp_5_44_reg_3300;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1199_p1 = tmp_5_31_reg_3235;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1199_p1 = tmp_5_18_reg_3110;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1199_p1 = tmp_5_6_reg_2980;
    end else begin
        grp_fu_1199_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1204_ce = 1'b1;
    end else begin
        grp_fu_1204_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1204_p0 = acc_59_reg_427;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1204_p0 = ap_phi_mux_acc_46_phi_fu_587_p4;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1204_p0 = ap_phi_mux_acc_33_phi_fu_743_p4;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1204_p0 = ap_phi_mux_acc_20_phi_fu_899_p4;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1204_p0 = ap_phi_mux_acc_7_phi_fu_1055_p4;
    end else begin
        grp_fu_1204_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1204_p1 = tmp_5_58_reg_3370;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1204_p1 = tmp_5_45_reg_3305;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1204_p1 = tmp_5_32_reg_3240;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1204_p1 = tmp_5_19_reg_3115;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1204_p1 = tmp_5_7_reg_2985;
    end else begin
        grp_fu_1204_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1209_ce = 1'b1;
    end else begin
        grp_fu_1209_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1209_p0 = acc_60_reg_415;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1209_p0 = ap_phi_mux_acc_47_phi_fu_575_p4;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1209_p0 = ap_phi_mux_acc_34_phi_fu_731_p4;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1209_p0 = ap_phi_mux_acc_21_phi_fu_887_p4;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1209_p0 = ap_phi_mux_acc_8_phi_fu_1043_p4;
    end else begin
        grp_fu_1209_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1209_p1 = tmp_5_59_reg_3375;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1209_p1 = tmp_5_46_reg_3310;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1209_p1 = tmp_5_33_reg_3245;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1209_p1 = tmp_5_20_reg_3120;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1209_p1 = tmp_5_8_reg_2990;
    end else begin
        grp_fu_1209_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1214_ce = 1'b1;
    end else begin
        grp_fu_1214_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1214_p0 = acc_61_reg_403;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1214_p0 = ap_phi_mux_acc_48_phi_fu_563_p4;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1214_p0 = ap_phi_mux_acc_35_phi_fu_719_p4;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1214_p0 = ap_phi_mux_acc_22_phi_fu_875_p4;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1214_p0 = ap_phi_mux_acc_9_phi_fu_1031_p4;
    end else begin
        grp_fu_1214_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1214_p1 = tmp_5_60_reg_3380;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1214_p1 = tmp_5_47_reg_3315;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1214_p1 = tmp_5_34_reg_3250;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1214_p1 = tmp_5_21_reg_3125;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1214_p1 = tmp_5_9_reg_2995;
    end else begin
        grp_fu_1214_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1219_ce = 1'b1;
    end else begin
        grp_fu_1219_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1219_p0 = acc_62_reg_391;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1219_p0 = ap_phi_mux_acc_49_phi_fu_551_p4;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1219_p0 = ap_phi_mux_acc_36_phi_fu_707_p4;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1219_p0 = ap_phi_mux_acc_23_phi_fu_863_p4;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1219_p0 = ap_phi_mux_acc_10_phi_fu_1019_p4;
    end else begin
        grp_fu_1219_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1219_p1 = tmp_5_61_reg_3385;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1219_p1 = tmp_5_48_reg_3320;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1219_p1 = tmp_5_35_reg_3255;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1219_p1 = tmp_5_22_reg_3130;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1219_p1 = tmp_5_s_reg_3000;
    end else begin
        grp_fu_1219_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1224_ce = 1'b1;
    end else begin
        grp_fu_1224_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1224_p0 = acc_63_reg_379;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1224_p0 = ap_phi_mux_acc_50_phi_fu_539_p4;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1224_p0 = ap_phi_mux_acc_37_phi_fu_695_p4;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1224_p0 = ap_phi_mux_acc_24_phi_fu_851_p4;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1224_p0 = ap_phi_mux_acc_11_phi_fu_1007_p4;
    end else begin
        grp_fu_1224_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1224_p1 = tmp_5_62_reg_3390;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1224_p1 = tmp_5_49_reg_3325;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1224_p1 = tmp_5_36_reg_3260;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1224_p1 = tmp_5_23_reg_3135;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1224_p1 = tmp_5_10_reg_3005;
    end else begin
        grp_fu_1224_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1229_ce = 1'b1;
    end else begin
        grp_fu_1229_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1229_p0 = ap_phi_mux_acc_51_phi_fu_527_p4;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1229_p0 = ap_phi_mux_acc_38_phi_fu_683_p4;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1229_p0 = ap_phi_mux_acc_25_phi_fu_839_p4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1229_p0 = ap_phi_mux_acc_12_phi_fu_995_p4;
        end else begin
            grp_fu_1229_p0 = 'bx;
        end
    end else begin
        grp_fu_1229_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_1229_p1 = tmp_5_50_reg_3330;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_1229_p1 = tmp_5_37_reg_3265;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_1229_p1 = tmp_5_24_reg_3140;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1229_p1 = tmp_5_11_reg_3010;
        end else begin
            grp_fu_1229_p1 = 'bx;
        end
    end else begin
        grp_fu_1229_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1285_ce = 1'b1;
    end else begin
        grp_fu_1285_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1285_p1 = tmp_111_fu_2202_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1285_p1 = tmp_85_fu_2150_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1285_p1 = tmp_59_fu_2098_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1285_p1 = tmp_33_fu_2046_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1285_p1 = tmp_9_fu_1994_p1;
    end else begin
        grp_fu_1285_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1289_ce = 1'b1;
    end else begin
        grp_fu_1289_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1289_p1 = tmp_113_fu_2206_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1289_p1 = tmp_87_fu_2154_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1289_p1 = tmp_61_fu_2102_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1289_p1 = tmp_35_fu_2050_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1289_p1 = tmp_4_fu_1998_p1;
    end else begin
        grp_fu_1289_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1293_ce = 1'b1;
    end else begin
        grp_fu_1293_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1293_p1 = tmp_115_fu_2210_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1293_p1 = tmp_89_fu_2158_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1293_p1 = tmp_63_fu_2106_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1293_p1 = tmp_37_fu_2054_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1293_p1 = tmp_11_fu_2002_p1;
    end else begin
        grp_fu_1293_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1297_ce = 1'b1;
    end else begin
        grp_fu_1297_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1297_p1 = tmp_117_fu_2214_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1297_p1 = tmp_91_fu_2162_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1297_p1 = tmp_65_fu_2110_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1297_p1 = tmp_39_fu_2058_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1297_p1 = tmp_13_fu_2006_p1;
    end else begin
        grp_fu_1297_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1301_ce = 1'b1;
    end else begin
        grp_fu_1301_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1301_p1 = tmp_119_fu_2218_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1301_p1 = tmp_93_fu_2166_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1301_p1 = tmp_67_fu_2114_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1301_p1 = tmp_41_fu_2062_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1301_p1 = tmp_15_fu_2010_p1;
    end else begin
        grp_fu_1301_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1305_ce = 1'b1;
    end else begin
        grp_fu_1305_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1305_p1 = tmp_121_fu_2222_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1305_p1 = tmp_95_fu_2170_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1305_p1 = tmp_69_fu_2118_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1305_p1 = tmp_43_fu_2066_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1305_p1 = tmp_17_fu_2014_p1;
    end else begin
        grp_fu_1305_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1309_ce = 1'b1;
    end else begin
        grp_fu_1309_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1309_p1 = tmp_123_fu_2226_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1309_p1 = tmp_97_fu_2174_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1309_p1 = tmp_71_fu_2122_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1309_p1 = tmp_45_fu_2070_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1309_p1 = tmp_19_fu_2018_p1;
    end else begin
        grp_fu_1309_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1313_ce = 1'b1;
    end else begin
        grp_fu_1313_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1313_p1 = tmp_125_fu_2230_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1313_p1 = tmp_99_fu_2178_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1313_p1 = tmp_73_fu_2126_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1313_p1 = tmp_47_fu_2074_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1313_p1 = tmp_21_fu_2022_p1;
    end else begin
        grp_fu_1313_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1317_ce = 1'b1;
    end else begin
        grp_fu_1317_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1317_p1 = tmp_127_fu_2234_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1317_p1 = tmp_101_fu_2182_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1317_p1 = tmp_75_fu_2130_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1317_p1 = tmp_49_fu_2078_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1317_p1 = tmp_23_fu_2026_p1;
    end else begin
        grp_fu_1317_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1321_ce = 1'b1;
    end else begin
        grp_fu_1321_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1321_p1 = tmp_129_fu_2238_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1321_p1 = tmp_103_fu_2186_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1321_p1 = tmp_77_fu_2134_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1321_p1 = tmp_51_fu_2082_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1321_p1 = tmp_25_fu_2030_p1;
    end else begin
        grp_fu_1321_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1325_ce = 1'b1;
    end else begin
        grp_fu_1325_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1325_p1 = tmp_131_fu_2242_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1325_p1 = tmp_105_fu_2190_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1325_p1 = tmp_79_fu_2138_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1325_p1 = tmp_53_fu_2086_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1325_p1 = tmp_27_fu_2034_p1;
    end else begin
        grp_fu_1325_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1329_ce = 1'b1;
    end else begin
        grp_fu_1329_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_1329_p1 = tmp_133_fu_2246_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1329_p1 = tmp_107_fu_2194_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1329_p1 = tmp_81_fu_2142_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1329_p1 = tmp_55_fu_2090_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1329_p1 = tmp_29_fu_2038_p1;
    end else begin
        grp_fu_1329_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1333_ce = 1'b1;
    end else begin
        grp_fu_1333_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1333_p1 = tmp_109_fu_2198_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1333_p1 = tmp_83_fu_2146_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1333_p1 = tmp_57_fu_2094_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1333_p1 = tmp_31_fu_2042_p1;
    end else begin
        grp_fu_1333_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (exitcond5_fu_1343_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (exitcond5_fu_1343_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((~((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1)) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (exitcond_fu_2250_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (exitcond_fu_2250_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign L1_BIAS_address0 = tmp_2_fu_2262_p1;

assign L1_WEIGHTS_address0 = tmp_s_fu_1355_p1;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((exitcond5_reg_2404 == 1'd0) & (data_in_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((exitcond5_reg_2404 == 1'd0) & (data_in_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((ap_reg_pp1_iter6_exitcond_reg_3710 == 1'd0) & (data_out_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((ap_reg_pp1_iter6_exitcond_reg_3710 == 1'd0) & (data_out_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((ap_reg_pp1_iter6_exitcond_reg_3710 == 1'd0) & (data_out_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state25_pp1_stage0_iter7 = ((ap_reg_pp1_iter6_exitcond_reg_3710 == 1'd0) & (data_out_V_full_n == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0 = ((exitcond5_reg_2404 == 1'd0) & (data_in_V_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign data_out_V_din = reg_1337;

assign exitcond5_fu_1343_p2 = ((ap_phi_mux_ii_phi_fu_1151_p4 == 10'd784) ? 1'b1 : 1'b0);

assign exitcond_fu_2250_p2 = ((ires_reg_1158 == 7'd64) ? 1'b1 : 1'b0);

assign ii_2_fu_1349_p2 = (ap_phi_mux_ii_phi_fu_1151_p4 + 10'd1);

assign ires_1_fu_2256_p2 = (ires_reg_1158 + 7'd1);

assign start_out = real_start;

assign tmp_101_fu_2182_p1 = tmp_100_reg_2670;

assign tmp_103_fu_2186_p1 = tmp_102_reg_2675;

assign tmp_105_fu_2190_p1 = tmp_104_reg_2680;

assign tmp_107_fu_2194_p1 = tmp_106_reg_2685;

assign tmp_109_fu_2198_p1 = tmp_108_reg_2690;

assign tmp_111_fu_2202_p1 = tmp_110_reg_2695;

assign tmp_113_fu_2206_p1 = tmp_112_reg_2700;

assign tmp_115_fu_2210_p1 = tmp_114_reg_2705;

assign tmp_117_fu_2214_p1 = tmp_116_reg_2710;

assign tmp_119_fu_2218_p1 = tmp_118_reg_2715;

assign tmp_11_fu_2002_p1 = tmp_10_reg_2445;

assign tmp_121_fu_2222_p1 = tmp_120_reg_2720;

assign tmp_123_fu_2226_p1 = tmp_122_reg_2725;

assign tmp_125_fu_2230_p1 = tmp_124_reg_2730;

assign tmp_127_fu_2234_p1 = tmp_126_reg_2735;

assign tmp_129_fu_2238_p1 = tmp_128_reg_2740;

assign tmp_131_fu_2242_p1 = tmp_130_reg_2745;

assign tmp_133_fu_2246_p1 = tmp_132_reg_2750;

assign tmp_137_fu_1360_p1 = L1_WEIGHTS_q0[31:0];

assign tmp_138_fu_2267_p1 = ires_reg_1158[5:0];

assign tmp_13_fu_2006_p1 = tmp_12_reg_2450;

assign tmp_15_fu_2010_p1 = tmp_14_reg_2455;

assign tmp_17_fu_2014_p1 = tmp_16_reg_2460;

assign tmp_19_fu_2018_p1 = tmp_18_reg_2465;

assign tmp_21_fu_2022_p1 = tmp_20_reg_2470;

assign tmp_23_fu_2026_p1 = tmp_22_reg_2475;

assign tmp_25_fu_2030_p1 = tmp_24_reg_2480;

assign tmp_27_fu_2034_p1 = tmp_26_reg_2485;

assign tmp_29_fu_2038_p1 = tmp_28_reg_2490;

assign tmp_2_fu_2262_p1 = ires_reg_1158;

assign tmp_31_fu_2042_p1 = tmp_30_reg_2495;

assign tmp_33_fu_2046_p1 = tmp_32_reg_2500;

assign tmp_35_fu_2050_p1 = tmp_34_reg_2505;

assign tmp_37_fu_2054_p1 = tmp_36_reg_2510;

assign tmp_39_fu_2058_p1 = tmp_38_reg_2515;

assign tmp_41_fu_2062_p1 = tmp_40_reg_2520;

assign tmp_43_fu_2066_p1 = tmp_42_reg_2525;

assign tmp_45_fu_2070_p1 = tmp_44_reg_2530;

assign tmp_47_fu_2074_p1 = tmp_46_reg_2535;

assign tmp_49_fu_2078_p1 = tmp_48_reg_2540;

assign tmp_4_fu_1998_p1 = tmp_1_reg_2440;

assign tmp_51_fu_2082_p1 = tmp_50_reg_2545;

assign tmp_53_fu_2086_p1 = tmp_52_reg_2550;

assign tmp_55_fu_2090_p1 = tmp_54_reg_2555;

assign tmp_57_fu_2094_p1 = tmp_56_reg_2560;

assign tmp_59_fu_2098_p1 = tmp_58_reg_2565;

assign tmp_61_fu_2102_p1 = tmp_60_reg_2570;

assign tmp_63_fu_2106_p1 = tmp_62_reg_2575;

assign tmp_65_fu_2110_p1 = tmp_64_reg_2580;

assign tmp_67_fu_2114_p1 = tmp_66_reg_2585;

assign tmp_69_fu_2118_p1 = tmp_68_reg_2590;

assign tmp_71_fu_2122_p1 = tmp_70_reg_2595;

assign tmp_73_fu_2126_p1 = tmp_72_reg_2600;

assign tmp_75_fu_2130_p1 = tmp_74_reg_2605;

assign tmp_77_fu_2134_p1 = tmp_76_reg_2610;

assign tmp_79_fu_2138_p1 = tmp_78_reg_2615;

assign tmp_81_fu_2142_p1 = tmp_80_reg_2620;

assign tmp_83_fu_2146_p1 = tmp_82_reg_2625;

assign tmp_85_fu_2150_p1 = tmp_84_reg_2630;

assign tmp_87_fu_2154_p1 = tmp_86_reg_2635;

assign tmp_89_fu_2158_p1 = tmp_88_reg_2640;

assign tmp_91_fu_2162_p1 = tmp_90_reg_2645;

assign tmp_93_fu_2166_p1 = tmp_92_reg_2650;

assign tmp_95_fu_2170_p1 = tmp_94_reg_2655;

assign tmp_97_fu_2174_p1 = tmp_96_reg_2660;

assign tmp_99_fu_2178_p1 = tmp_98_reg_2665;

assign tmp_9_fu_1994_p1 = tmp_137_reg_2435;

assign tmp_s_fu_1355_p1 = ap_phi_mux_ii_phi_fu_1151_p4;

endmodule //linear_activation
