[N
17
14
10 ADDR_WIDTH
9
8 mux2t1_n
5
5 reg_n
4
1 N
7
7 adder_n
16
8 behavior
12
3 rtl
1
48 U:/cpre381/Lab2/Lab2/MySecondRISC-VDatapath/work
3
8 dataflow
15
12 tb_datapath2
13
10 DATA_WIDTH
10
10 addisubi_n
6
10 structural
11
3 mem
2
9 mux32t1_n
17
9 gCLK_HPER
8
10 onescomp_n
]
[G
1
8
6
1
4
1
0
32
0
0 0
0
0
]
[G
1
15
16
1
17
0
0
0
0
8 8
-128
-16
-6
2
0
0
0
0
0
0
]
[G
1
11
12
1
13
1
0
32
0
0 0
0
0
]
[G
1
9
6
1
4
1
0
32
0
0 0
0
0
]
[G
1
5
6
1
4
1
0
32
0
0 0
0
0
]
[G
1
7
6
1
4
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
11
12
1
14
1
0
10
0
0 0
0
0
]
[G
1
10
6
1
4
1
0
32
0
0 0
0
0
]
