
****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Mar 16 21:32:46 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/azureuser/btreeBlock/vivado/find.tcl
# read_verilog /home/azureuser/btreeBlock/verilog/find/2/find.v
# read_xdc     /home/azureuser/btreeBlock/vivado/constraints/xc7a200tffv1156-2.xdc
# synth_design -name find -top find -part xc7a200tffv1156-2 -include_dirs /home/azureuser/btreeBlock/verilog/find/2/includes/ -flatten_hierarchy none -no_timing_driven -directive AlternateRoutability
Command: synth_design -name find -top find -part xc7a200tffv1156-2 -include_dirs /home/azureuser/btreeBlock/verilog/find/2/includes/ -flatten_hierarchy none -no_timing_driven -directive AlternateRoutability
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tffv1156-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 785512
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1995.715 ; gain = 427.801 ; free physical = 4031 ; free virtual = 13565
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'find' [/home/azureuser/btreeBlock/verilog/find/2/find.v:6]
INFO: [Synth 8-6155] done synthesizing module 'find' (0#1) [/home/azureuser/btreeBlock/verilog/find/2/find.v:6]
WARNING: [Synth 8-6014] Unused sequential element bT_StuckSA_Copy_reg was removed.  [/home/azureuser/btreeBlock/verilog/find/2/includes/initializeMemory.vh:4]
WARNING: [Synth 8-6014] Unused sequential element bL_StuckSA_Memory_reg was removed.  [/home/azureuser/btreeBlock/verilog/find/2/includes/initializeMemory.vh:6]
WARNING: [Synth 8-6014] Unused sequential element bL_StuckSA_Copy_reg was removed.  [/home/azureuser/btreeBlock/verilog/find/2/includes/initializeMemory.vh:7]
WARNING: [Synth 8-6014] Unused sequential element bL_StuckSA_Transaction_reg was removed.  [/home/azureuser/btreeBlock/verilog/find/2/includes/initializeMemory.vh:8]
WARNING: [Synth 8-6014] Unused sequential element bR_StuckSA_Memory_reg was removed.  [/home/azureuser/btreeBlock/verilog/find/2/includes/initializeMemory.vh:9]
WARNING: [Synth 8-6014] Unused sequential element bR_StuckSA_Copy_reg was removed.  [/home/azureuser/btreeBlock/verilog/find/2/includes/initializeMemory.vh:10]
WARNING: [Synth 8-6014] Unused sequential element bR_StuckSA_Transaction_reg was removed.  [/home/azureuser/btreeBlock/verilog/find/2/includes/initializeMemory.vh:11]
WARNING: [Synth 8-6014] Unused sequential element lT_StuckSA_Copy_reg was removed.  [/home/azureuser/btreeBlock/verilog/find/2/includes/initializeMemory.vh:13]
WARNING: [Synth 8-6014] Unused sequential element lL_StuckSA_Memory_reg was removed.  [/home/azureuser/btreeBlock/verilog/find/2/includes/initializeMemory.vh:15]
WARNING: [Synth 8-6014] Unused sequential element lL_StuckSA_Copy_reg was removed.  [/home/azureuser/btreeBlock/verilog/find/2/includes/initializeMemory.vh:16]
WARNING: [Synth 8-6014] Unused sequential element lL_StuckSA_Transaction_reg was removed.  [/home/azureuser/btreeBlock/verilog/find/2/includes/initializeMemory.vh:17]
WARNING: [Synth 8-6014] Unused sequential element lR_StuckSA_Memory_reg was removed.  [/home/azureuser/btreeBlock/verilog/find/2/includes/initializeMemory.vh:18]
WARNING: [Synth 8-6014] Unused sequential element lR_StuckSA_Copy_reg was removed.  [/home/azureuser/btreeBlock/verilog/find/2/includes/initializeMemory.vh:19]
WARNING: [Synth 8-6014] Unused sequential element lR_StuckSA_Transaction_reg was removed.  [/home/azureuser/btreeBlock/verilog/find/2/includes/initializeMemory.vh:20]
WARNING: [Synth 8-6014] Unused sequential element nL_reg was removed.  [/home/azureuser/btreeBlock/verilog/find/2/includes/initializeMemory.vh:22]
WARNING: [Synth 8-6014] Unused sequential element nR_reg was removed.  [/home/azureuser/btreeBlock/verilog/find/2/includes/initializeMemory.vh:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2068.652 ; gain = 500.738 ; free physical = 3973 ; free virtual = 13508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2083.496 ; gain = 515.582 ; free physical = 3961 ; free virtual = 13496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2083.496 ; gain = 515.582 ; free physical = 3961 ; free virtual = 13496
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2083.496 ; gain = 0.000 ; free physical = 3961 ; free virtual = 13496
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/azureuser/btreeBlock/vivado/constraints/xc7a200tffv1156-2.xdc]
Finished Parsing XDC File [/home/azureuser/btreeBlock/vivado/constraints/xc7a200tffv1156-2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/azureuser/btreeBlock/vivado/constraints/xc7a200tffv1156-2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/find_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/find_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2252.246 ; gain = 0.000 ; free physical = 3931 ; free virtual = 13466
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2252.246 ; gain = 0.000 ; free physical = 3931 ; free virtual = 13466
