read -sv run_verilog_mid/adder_32b_11_78_0c15fb9e4bf6dc97d9b034548b56242d.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_11_78_0c15fb9e4bf6dc97d9b034548b56242d_yosys.v
