[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/Inverter/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 97
LIB: work
FILE: ${SURELOG_DIR}/tests/Inverter/dut.sv
n<> u<96> t<Top_level_rule> c<1> l<1:1> el<13:1>
  n<> u<1> t<Null_rule> p<96> s<95> l<1:1>
  n<> u<95> t<Source_text> p<96> c<55> l<1:1> el<12:10>
    n<> u<55> t<Description> p<95> c<54> s<94> l<1:1> el<5:10>
      n<> u<54> t<Module_declaration> p<55> c<20> l<1:1> el<5:10>
        n<> u<20> t<Module_ansi_header> p<54> c<2> s<36> l<1:1> el<2:17>
          n<module> u<2> t<Module_keyword> p<20> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<20> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<20> s<19> l<1:11> el<1:11>
          n<> u<19> t<Port_declaration_list> p<20> c<11> l<1:11> el<2:16>
            n<> u<11> t<Ansi_port_declaration> p<19> c<9> s<18> l<1:12> el<1:24>
              n<> u<9> t<Net_port_header> p<11> c<5> s<10> l<1:12> el<1:22>
                n<> u<5> t<PortDir_Inp> p<9> s<8> l<1:12> el<1:17>
                n<> u<8> t<Net_port_type> p<9> c<6> l<1:18> el<1:22>
                  n<> u<6> t<NetType_Wire> p<8> s<7> l<1:18> el<1:22>
                  n<> u<7> t<Data_type_or_implicit> p<8> l<1:23> el<1:23>
              n<a> u<10> t<STRING_CONST> p<11> l<1:23> el<1:24>
            n<> u<18> t<Ansi_port_declaration> p<19> c<16> l<2:2> el<2:15>
              n<> u<16> t<Net_port_header> p<18> c<12> s<17> l<2:2> el<2:13>
                n<> u<12> t<PortDir_Out> p<16> s<15> l<2:2> el<2:8>
                n<> u<15> t<Net_port_type> p<16> c<13> l<2:9> el<2:13>
                  n<> u<13> t<NetType_Wire> p<15> s<14> l<2:9> el<2:13>
                  n<> u<14> t<Data_type_or_implicit> p<15> l<2:14> el<2:14>
              n<b> u<17> t<STRING_CONST> p<18> l<2:14> el<2:15>
        n<> u<36> t<Non_port_module_item> p<54> c<35> s<52> l<3:3> el<3:22>
          n<> u<35> t<Module_or_generate_item> p<36> c<34> l<3:3> el<3:22>
            n<> u<34> t<Udp_instantiation> p<35> c<21> l<3:3> el<3:22>
              n<inverter> u<21> t<STRING_CONST> p<34> s<33> l<3:3> el<3:11>
              n<> u<33> t<Udp_instance> p<34> c<23> l<3:12> el<3:21>
                n<> u<23> t<Name_of_instance> p<33> c<22> s<28> l<3:12> el<3:14>
                  n<i1> u<22> t<STRING_CONST> p<23> l<3:12> el<3:14>
                n<> u<28> t<Net_lvalue> p<33> c<25> s<32> l<3:15> el<3:16>
                  n<> u<25> t<Ps_or_hierarchical_identifier> p<28> c<24> s<27> l<3:15> el<3:16>
                    n<a> u<24> t<STRING_CONST> p<25> l<3:15> el<3:16>
                  n<> u<27> t<Constant_select> p<28> c<26> l<3:16> el<3:16>
                    n<> u<26> t<Constant_bit_select> p<27> l<3:16> el<3:16>
                n<> u<32> t<Expression> p<33> c<31> l<3:17> el<3:20>
                  n<> u<31> t<Primary> p<32> c<30> l<3:17> el<3:20>
                    n<> u<30> t<Primary_literal> p<31> c<29> l<3:17> el<3:20>
                      n<tmp> u<29> t<STRING_CONST> p<30> l<3:17> el<3:20>
        n<> u<52> t<Non_port_module_item> p<54> c<51> s<53> l<4:3> el<4:22>
          n<> u<51> t<Module_or_generate_item> p<52> c<50> l<4:3> el<4:22>
            n<> u<50> t<Udp_instantiation> p<51> c<37> l<4:3> el<4:22>
              n<inverter> u<37> t<STRING_CONST> p<50> s<49> l<4:3> el<4:11>
              n<> u<49> t<Udp_instance> p<50> c<39> l<4:12> el<4:21>
                n<> u<39> t<Name_of_instance> p<49> c<38> s<44> l<4:12> el<4:14>
                  n<i2> u<38> t<STRING_CONST> p<39> l<4:12> el<4:14>
                n<> u<44> t<Net_lvalue> p<49> c<41> s<48> l<4:15> el<4:18>
                  n<> u<41> t<Ps_or_hierarchical_identifier> p<44> c<40> s<43> l<4:15> el<4:18>
                    n<tmp> u<40> t<STRING_CONST> p<41> l<4:15> el<4:18>
                  n<> u<43> t<Constant_select> p<44> c<42> l<4:18> el<4:18>
                    n<> u<42> t<Constant_bit_select> p<43> l<4:18> el<4:18>
                n<> u<48> t<Expression> p<49> c<47> l<4:19> el<4:20>
                  n<> u<47> t<Primary> p<48> c<46> l<4:19> el<4:20>
                    n<> u<46> t<Primary_literal> p<47> c<45> l<4:19> el<4:20>
                      n<b> u<45> t<STRING_CONST> p<46> l<4:19> el<4:20>
        n<> u<53> t<ENDMODULE> p<54> l<5:1> el<5:10>
    n<> u<94> t<Description> p<95> c<93> l<7:1> el<12:10>
      n<> u<93> t<Module_declaration> p<94> c<74> l<7:1> el<12:10>
        n<> u<74> t<Module_ansi_header> p<93> c<56> s<91> l<7:1> el<10:4>
          n<module> u<56> t<Module_keyword> p<74> s<57> l<7:1> el<7:7>
          n<inverter> u<57> t<STRING_CONST> p<74> s<58> l<7:8> el<7:16>
          n<> u<58> t<Package_import_declaration_list> p<74> s<73> l<7:16> el<7:16>
          n<> u<73> t<Port_declaration_list> p<74> c<65> l<7:16> el<10:3>
            n<> u<65> t<Ansi_port_declaration> p<73> c<63> s<72> l<8:2> el<8:14>
              n<> u<63> t<Net_port_header> p<65> c<59> s<64> l<8:2> el<8:12>
                n<> u<59> t<PortDir_Inp> p<63> s<62> l<8:2> el<8:7>
                n<> u<62> t<Net_port_type> p<63> c<60> l<8:8> el<8:12>
                  n<> u<60> t<NetType_Wire> p<62> s<61> l<8:8> el<8:12>
                  n<> u<61> t<Data_type_or_implicit> p<62> l<8:13> el<8:13>
              n<a> u<64> t<STRING_CONST> p<65> l<8:13> el<8:14>
            n<> u<72> t<Ansi_port_declaration> p<73> c<70> l<9:2> el<9:15>
              n<> u<70> t<Net_port_header> p<72> c<66> s<71> l<9:2> el<9:13>
                n<> u<66> t<PortDir_Out> p<70> s<69> l<9:2> el<9:8>
                n<> u<69> t<Net_port_type> p<70> c<67> l<9:9> el<9:13>
                  n<> u<67> t<NetType_Wire> p<69> s<68> l<9:9> el<9:13>
                  n<> u<68> t<Data_type_or_implicit> p<69> l<9:14> el<9:14>
              n<b> u<71> t<STRING_CONST> p<72> l<9:14> el<9:15>
        n<> u<91> t<Non_port_module_item> p<93> c<90> s<92> l<11:1> el<11:13>
          n<> u<90> t<Module_or_generate_item> p<91> c<89> l<11:1> el<11:13>
            n<> u<89> t<Module_common_item> p<90> c<88> l<11:1> el<11:13>
              n<> u<88> t<Continuous_assign> p<89> c<87> l<11:1> el<11:13>
                n<> u<87> t<Net_assignment_list> p<88> c<86> l<11:8> el<11:12>
                  n<> u<86> t<Net_assignment> p<87> c<79> l<11:8> el<11:12>
                    n<> u<79> t<Net_lvalue> p<86> c<76> s<85> l<11:8> el<11:9>
                      n<> u<76> t<Ps_or_hierarchical_identifier> p<79> c<75> s<78> l<11:8> el<11:9>
                        n<b> u<75> t<STRING_CONST> p<76> l<11:8> el<11:9>
                      n<> u<78> t<Constant_select> p<79> c<77> l<11:9> el<11:9>
                        n<> u<77> t<Constant_bit_select> p<78> l<11:9> el<11:9>
                    n<> u<85> t<Expression> p<86> c<84> l<11:10> el<11:12>
                      n<> u<84> t<Unary_Tilda> p<85> s<83> l<11:10> el<11:11>
                      n<> u<83> t<Expression> p<85> c<82> l<11:11> el<11:12>
                        n<> u<82> t<Primary> p<83> c<81> l<11:11> el<11:12>
                          n<> u<81> t<Primary_literal> p<82> c<80> l<11:11> el<11:12>
                            n<a> u<80> t<STRING_CONST> p<81> l<11:11> el<11:12>
        n<> u<92> t<ENDMODULE> p<93> l<12:1> el<12:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/Inverter/dut.sv:1:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/Inverter/dut.sv:7:1: No timescale set for "inverter".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/Inverter/dut.sv:7:1: Compile module "work@inverter".
[INF:CP0303] ${SURELOG_DIR}/tests/Inverter/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ContAssign                                             1
Design                                                 1
Identifier                                             2
LogicNet                                               4
LogicTypespec                                          8
Module                                                 2
ModuleTypespec                                         1
Operation                                              1
Port                                                   8
RefModule                                              2
RefObj                                                 6
RefTypespec                                            8
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Inverter/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/Inverter/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@inverter (work@inverter), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:7:1, endln:12:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@inverter)
    |vpiParent:
    \_Module: work@inverter (work@inverter), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:7:1, endln:12:10
    |vpiName:work@inverter
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@inverter (work@inverter), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:7:1, endln:12:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@inverter (work@inverter), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:7:1, endln:12:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@inverter (work@inverter), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:7:1, endln:12:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@inverter (work@inverter), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:7:1, endln:12:10
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@inverter.a), line:8:13, endln:8:14
    |vpiParent:
    \_Module: work@inverter (work@inverter), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:7:1, endln:12:10
    |vpiTypespec:
    \_RefTypespec: (work@inverter.a), line:8:8, endln:8:12
      |vpiParent:
      \_LogicNet: (work@inverter.a), line:8:13, endln:8:14
      |vpiFullName:work@inverter.a
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:a
    |vpiFullName:work@inverter.a
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@inverter.b), line:9:14, endln:9:15
    |vpiParent:
    \_Module: work@inverter (work@inverter), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:7:1, endln:12:10
    |vpiTypespec:
    \_RefTypespec: (work@inverter.b), line:9:9, endln:9:13
      |vpiParent:
      \_LogicNet: (work@inverter.b), line:9:14, endln:9:15
      |vpiFullName:work@inverter.b
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:b
    |vpiFullName:work@inverter.b
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiDefName:work@inverter
  |vpiNet:
  \_LogicNet: (work@inverter.a), line:8:13, endln:8:14
  |vpiNet:
  \_LogicNet: (work@inverter.b), line:9:14, endln:9:15
  |vpiPort:
  \_Port: (a), line:8:13, endln:8:14
    |vpiParent:
    \_Module: work@inverter (work@inverter), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:7:1, endln:12:10
    |vpiName:a
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@inverter.a), line:8:8, endln:8:12
      |vpiParent:
      \_Port: (a), line:8:13, endln:8:14
      |vpiFullName:work@inverter.a
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (b), line:9:14, endln:9:15
    |vpiParent:
    \_Module: work@inverter (work@inverter), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:7:1, endln:12:10
    |vpiName:b
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@inverter.b), line:9:9, endln:9:13
      |vpiParent:
      \_Port: (b), line:9:14, endln:9:15
      |vpiFullName:work@inverter.b
      |vpiActual:
      \_LogicTypespec: 
  |vpiContAssign:
  \_ContAssign: , line:11:8, endln:11:12
    |vpiParent:
    \_Module: work@inverter (work@inverter), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:7:1, endln:12:10
    |vpiRhs:
    \_Operation: , line:11:10, endln:11:12
      |vpiParent:
      \_ContAssign: , line:11:8, endln:11:12
      |vpiOpType:4
      |vpiOperand:
      \_RefObj: (work@inverter.a), line:11:11, endln:11:12
        |vpiParent:
        \_Operation: , line:11:10, endln:11:12
        |vpiName:a
        |vpiFullName:work@inverter.a
        |vpiActual:
        \_LogicNet: (work@inverter.a), line:8:13, endln:8:14
    |vpiLhs:
    \_RefObj: (work@inverter.b), line:11:8, endln:11:9
      |vpiParent:
      \_ContAssign: , line:11:8, endln:11:12
      |vpiName:b
      |vpiFullName:work@inverter.b
      |vpiActual:
      \_LogicNet: (work@inverter.b), line:9:14, endln:9:15
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:1:1, endln:5:10
    |vpiName:work@top
  |vpiTypedef:
  \_ModuleTypespec: (inverter)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:1:1, endln:5:10
    |vpiName:inverter
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:1:1, endln:5:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:1:1, endln:5:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:1:1, endln:5:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:1:1, endln:5:10
  |vpiImportTypespec:
  \_ModuleTypespec: (inverter)
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@top.a), line:1:23, endln:1:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_RefTypespec: (work@top.a), line:1:18, endln:1:22
      |vpiParent:
      \_LogicNet: (work@top.a), line:1:23, endln:1:24
      |vpiFullName:work@top.a
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@top.b), line:2:14, endln:2:15
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_RefTypespec: (work@top.b), line:2:9, endln:2:13
      |vpiParent:
      \_LogicNet: (work@top.b), line:2:14, endln:2:15
      |vpiFullName:work@top.b
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@top.tmp), line:3:17, endln:3:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:1:1, endln:5:10
    |vpiName:tmp
    |vpiFullName:work@top.tmp
    |vpiNetType:1
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.a), line:1:23, endln:1:24
  |vpiNet:
  \_LogicNet: (work@top.b), line:2:14, endln:2:15
  |vpiNet:
  \_LogicNet: (work@top.tmp), line:3:17, endln:3:20
  |vpiPort:
  \_Port: (a), line:1:23, endln:1:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:1:1, endln:5:10
    |vpiName:a
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@top.a), line:1:18, endln:1:22
      |vpiParent:
      \_Port: (a), line:1:23, endln:1:24
      |vpiFullName:work@top.a
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (b), line:2:14, endln:2:15
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:1:1, endln:5:10
    |vpiName:b
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.b), line:2:9, endln:2:13
      |vpiParent:
      \_Port: (b), line:2:14, endln:2:15
      |vpiFullName:work@top.b
      |vpiActual:
      \_LogicTypespec: 
  |vpiRefModule:
  \_RefModule: work@inverter (i1), line:3:3, endln:3:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:1:1, endln:5:10
    |vpiName:i1
    |vpiDefName:work@inverter
    |vpiActual:
    \_Module: work@inverter (work@inverter), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:7:1, endln:12:10
    |vpiPort:
    \_Port: , line:3:15, endln:3:16
      |vpiParent:
      \_RefModule: work@inverter (i1), line:3:3, endln:3:11
      |vpiHighConn:
      \_RefObj: (work@top.i1.a), line:3:15, endln:3:16
        |vpiParent:
        \_Port: , line:3:15, endln:3:16
        |vpiName:a
        |vpiFullName:work@top.i1.a
        |vpiActual:
        \_LogicNet: (work@top.a), line:1:23, endln:1:24
    |vpiPort:
    \_Port: , line:3:17, endln:3:20
      |vpiParent:
      \_RefModule: work@inverter (i1), line:3:3, endln:3:11
      |vpiHighConn:
      \_RefObj: (work@top.i1.tmp), line:3:17, endln:3:20
        |vpiParent:
        \_Port: , line:3:17, endln:3:20
        |vpiName:tmp
        |vpiFullName:work@top.i1.tmp
        |vpiActual:
        \_LogicNet: (work@top.tmp), line:3:17, endln:3:20
  |vpiRefModule:
  \_RefModule: work@inverter (i2), line:4:3, endln:4:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:1:1, endln:5:10
    |vpiName:i2
    |vpiDefName:work@inverter
    |vpiActual:
    \_Module: work@inverter (work@inverter), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:7:1, endln:12:10
    |vpiPort:
    \_Port: , line:4:15, endln:4:18
      |vpiParent:
      \_RefModule: work@inverter (i2), line:4:3, endln:4:11
      |vpiHighConn:
      \_RefObj: (work@top.i2.tmp), line:4:15, endln:4:18
        |vpiParent:
        \_Port: , line:4:15, endln:4:18
        |vpiName:tmp
        |vpiFullName:work@top.i2.tmp
        |vpiActual:
        \_LogicNet: (work@top.tmp), line:3:17, endln:3:20
    |vpiPort:
    \_Port: , line:4:19, endln:4:20
      |vpiParent:
      \_RefModule: work@inverter (i2), line:4:3, endln:4:11
      |vpiHighConn:
      \_RefObj: (work@top.i2.b), line:4:19, endln:4:20
        |vpiParent:
        \_Port: , line:4:19, endln:4:20
        |vpiName:b
        |vpiFullName:work@top.i2.b
        |vpiActual:
        \_LogicNet: (work@top.b), line:2:14, endln:2:15
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
