Giuseppe Ascia , Vincenzo Catania , Maurizio Palesi , Davide Patti, Implementation and Analysis of a New Selection Strategy for Adaptive Routing in Networks-on-Chip, IEEE Transactions on Computers, v.57 n.6, p.809-820, June 2008[doi>10.1109/TC.2008.38]
Sanaz Azampanah , Ahmad Khademzadeh , Nader Bagherzadeh , Majid Janidarmian , Reza Shojaee, LATEX: New Selection Policy for Adaptive Routing in Application-Specific NoC, Proceedings of the 2012 20th Euromicro International Conference on Parallel, Distributed and Network-based Processing, p.515-519, February 15-17, 2012[doi>10.1109/PDP.2012.60]
Ge-Ming Chiu, The Odd-Even Turn Model for Adaptive Routing, IEEE Transactions on Parallel and Distributed Systems, v.11 n.7, p.729-738, July 2000[doi>10.1109/71.877831]
Myong Hyon Cho , Mieszko Lis , Keun Sup Shim , Michel Kinsy , Srinivas Devadas, Path-based, randomized, oblivious, minimal routing, Proceedings of the 2nd International Workshop on Network on Chip Architectures, December 12-12, 2009, New York, New York[doi>10.1145/1645213.1645220]
W. J. Dally, Virtual-Channel Flow Control, IEEE Transactions on Parallel and Distributed Systems, v.3 n.2, p.194-205, March 1992[doi>10.1109/71.127260]
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
William Dally , Brian Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
Masoumeh Ebrahimi , Masoud Daneshtalab , Fahimeh Farahnakian , Juha Plosila , Pasi Liljeberg , Maurizio Palesi , Hannu Tenhunen, HARAQ: Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.19-26, May 09-11, 2012[doi>10.1109/NOCS.2012.10]
Masoumeh Ebrahimi, Masoud Daneshtalab, Pasi Liljeberg, Juha Plosila, and Hannu Tenhunen. 2011. Agent-based on-chip network using efficient selection method. In Proceedings of the International Conference on VLSI and System-on-Chip (VLSI-SoC'11). 284--289.
Fahimeh Farahnakian , Masoumeh Ebrahimi , Masoud Daneshtalab , Pasi Liljeberg , Juha Plosila, Q-learning based congestion-aware routing algorithm for on-chip network, Proceedings of the 2011 IEEE 2nd International Conference on Networked Embedded Systems for Enterprise Applications, p.1-7, December 08-09, 2011[doi>10.1109/NESEA.2011.6144949]
Fahimeh Farahnakian, Masoumeh Ebrahimi, Masoud Daneshtalab, Juha Plosila, and Pasi Liljeberg. 2012. Adaptive reinforcement learning method for networks-on-chip. In Proceedings of the International Conference on Embedded Computer Systems (SAMOS'12). 236--243.
Christopher J. Glass , Lionel M. Ni, The turn model for adaptive routing, Proceedings of the 19th annual international symposium on Computer architecture, p.278-287, May 19-21, 1992, Queensland, Australia[doi>10.1145/139669.140384]
Paul Gratz, Boris Grot, and Stephen W. Keckler. 2008. Regional congestion awareness for load balance in networks-on-chip. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA'08). 203--214.
Amir Hosseini, Tamer Ragheb, and Yehia Massoud. 2008. A fault-aware dynamic routing algorithm for on-chip net-works. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'08). 2653--2656.
Jingcao Hu , Radu Marculescu, DyAD: smart routing for networks-on-chip, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996638]
Nan Jiang , Daniel U. Becker , George Michelogiannakis , William J. Dally, Network congestion avoidance through Speculative Reservation, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6169047]
John Jose , K. V. Mahathi , J. Shiva Shankar , Madhu Mutyam, TRACKER: a low overhead adaptive NoC router with load balancing selection strategy, Proceedings of the International Conference on Computer-Aided Design, November 05-08, 2012, San Jose, California[doi>10.1145/2429384.2429507]
John Jose , J. Shiva Shankar , K. V. Mahathi , Damarla Kranthi Kumar , Madhu Mutyam, BOFAR: buffer occupancy factor based adaptive router for mesh NoCs, Proceedings of the 4th International Workshop on Network on Chip Architectures, December 04-04, 2011, Porto Alegre, Brazil[doi>10.1145/2076501.2076506]
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Kevin Kai-Wei Chang , Rachata Ausavarungnirun , Chris Fallin , Onur Mutlu, HAT: Heterogeneous Adaptive Throttling for On-Chip Networks, Proceedings of the 2012 IEEE 24th International Symposium on Computer Architecture and High Performance Computing, p.9-18, October 24-26, 2012[doi>10.1109/SBAC-PAD.2012.44]
Abbas Eslami Kiasari , Axel Jantsch , Zhonghai Lu, A framework for designing congestion-aware deterministic routing, Proceedings of the Third International Workshop on Network on Chip Architectures, December 04-04, 2010, Atlanta, Georgia[doi>10.1145/1921249.1921261]
Jongman Kim , Dongkook Park , T. Theocharides , N. Vijaykrishnan , Chita R. Das, A low latency router supporting adaptivity for on-chip interconnects, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065726]
Ying Cherng Lan, Michael C. Chen, Alan P. Su, Yu Hen Hu, and Sao Jie Chen. 2008. Fluidity concept for noc: A congestion avoidance and relief routing scheme. In Proceedings of the Annual IEEE International SoC Conference (SoCC'08). 65--70.
Yanbin Lin , Dong Xiang, An Effective Congestion-Aware Selection Function for Adaptive Routing in Interconnection Networks, Proceedings of the 2010 International Conference on Parallel and Distributed Computing, Applications and Technologies, p.156-165, December 08-11, 2010[doi>10.1109/PDCAT.2010.42]
Pejman Lotfi-Kamran , Masoud Daneshtalab , Caro Lucas , Zainalabedin Navabi, BARP-a dynamic routing protocol for balanced distribution of traffic in NoCs, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403716]
P. Lotfi-Kamran , A. M. Rahmani , M. Daneshtalab , A. Afzali-Kusha , Z. Navabi, EDXY - A low cost congestion-aware routing algorithm for network-on-chips, Journal of Systems Architecture: the EUROMICRO Journal, v.56 n.7, p.256-264, July, 2010[doi>10.1016/j.sysarc.2010.05.002]
Zhonghai Lu , Yi Wang, Dynamic Flow Regulation for IP Integration on Network-on-Chip, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.115-123, May 09-11, 2012[doi>10.1109/NOCS.2012.21]
Ran Manevich , Israel Cidon , avinoam kolodny , Isask'har Walter, Centralized Adaptive Routing for NoCs, IEEE Computer Architecture Letters, v.9 n.2, p.57-60, July 2010[doi>10.1109/L-CA.2010.17]
Radu Marculescu , Umit Y. Ogras , Li-Shiuan Peh , Natalie Enright Jerger , Yatin Hoskote, Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.1, p.3-21, January 2009[doi>10.1109/TCAD.2008.2010691]
Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano, and Tsutomu Yoshinaga. 2009. Prediction router: Yet another low latency on-chip router architecture. In Proceedings of International Symposium on High Performance Computer Architecture (HPCA'09). 367--378.
Andres Mejia , Maurizio Palesi , José Flich , Shashi Kumar , Pedro López , Rickard Hoismark , José Duato, Region-based routing: a mechanism to support efficient routing algorithms in NoCs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.3, p.356-369, March 2009[doi>10.1109/TVSLSI.2008.2012010]
Lizhong Chen , Ruisheng Wang , Timothy M. Pinkston, Efficient implementation of globally-aware network flow control, Journal of Parallel and Distributed Computing, v.72 n.11, p.1412-1422, November, 2012[doi>10.1016/j.jpdc.2012.02.004]
Behrad Niazmand, Midia Reshadi, and Akram Reza. 2012. PathAware: A contention-aware selection function for application-specific network-on-chips. In Proceedings of the NORCHIP International Conference (NORCHIP'12). 1--6.
Erland Nilsson , Mikael Millberg , Johnny Oberg , Axel Jantsch, Load Distribution with the Proximity Congestion Awareness in a Network on Chip, Proceedings of the conference on Design, Automation and Test in Europe, p.11126, March 03-07, 2003
George P. Nychis , Chris Fallin , Thomas Moscibroda , Onur Mutlu , Srinivasan Seshan, On-chip networks from a networking perspective: congestion and scalability in many-core interconnects, Proceedings of the ACM SIGCOMM 2012 conference on Applications, technologies, architectures, and protocols for computer communication, August 13-17, 2012, Helsinki, Finland[doi>10.1145/2342356.2342436]
Umit Y. Ogras , Radu Marculescu, Prediction-based flow control for network-on-chip traffic, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147123]
Mukund Ramakrishna, Paul Gratz, and Alexander Sprintson. 2013. GCA: Global congestion awareness for load balance in networks-on-chip. In Proceedings of the International Symposium on Network on Chips (NOCS'13). 1--8.
Rohit Sunkam Ramanujam , Bill Lin, Destination-based adaptive routing on 2D mesh networks, Proceedings of the 6th ACM/IEEE Symposium on Architectures for Networking and Communications Systems, October 25-26, 2010, La Jolla, California[doi>10.1145/1872007.1872030]
Diana Salemi, Maurizio Palesi, and Vincenzo Catania. 2011. Power-aware selection policy for networks on chip. In Proceedings on the 6<sup>th</sup> International Conference on Design Technology of Integrated Systems in Nanoscale Era (DTIS'11). 1--4.
Faizal Arya Samman , Thomas Hollstein , Manfred Glesner, Runtime Contention and Bandwidth-Aware Adaptive Routing Selection Strategies for Networks-on-Chip, IEEE Transactions on Parallel and Distributed Systems, v.24 n.7, p.1411-1421, July 2013[doi>10.1109/TPDS.2012.200]
Loren Schwiebert , Renelius Bell, Performance tuning of adaptive wormhole routing through selection function choice, Journal of Parallel and Distributed Computing, v.62 n.7, p.1121-1141, July 2002[doi>10.1006/jpdc.2002.1837]
Sheng Ma , Natalie Enright Jerger , Zhiying Wang, DBAR: an efficient routing algorithm to support multiple concurrent applications in networks-on-chip, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000113]
Leonel Pablo Tedesco , Thiago Rosa , Fabien Clermidy , Ney Calazans , Fernando Gehm Moraes, Implementation and evaluation of a congestion aware routing algorithm for networks-on-chip, Proceedings of the 23rd symposium on Integrated circuits and system design, September 06-09, 2010, São Paulo, Brazil[doi>10.1145/1854153.1854178]
Rafael Ubal, Julio Sahuquillo, Salvador Petiti, and Pedro Lopez. 2007. Multi2Sim: A simulation framework to evaluate multicore-multithreaded processors. In Proceedings of the International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD'07). 62--68.
Chifeng Wang , Wen-Hsiang Hu , Nader Bagherzadeh, Scalable load balancing congestion-aware Network-on-Chip router architecture, Journal of Computer and System Sciences, v.79 n.4, p.421-439, June, 2013[doi>10.1016/j.jcss.2012.09.007]
Wei Zhao , Yu Cao, Predictive technology model for nano-CMOS design exploration, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.1, p.1-es, April 2007[doi>10.1145/1229175.1229176]
