============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Fri Aug 23 09:05:46 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(245)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(120)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  1.428147s wall, 1.326008s user + 0.109201s system = 1.435209s CPU (100.5%)

RUN-1004 : used memory is 146 MB, reserved memory is 125 MB, peak memory is 146 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(245)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(120)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(245)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(120)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(182)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(182)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(182)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(182)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(182)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(182)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(182)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(182)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(182)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(182)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(182)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(182)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(182)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(182)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(182)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(268)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "rs232_tx" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 64 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2588/8538 useful/useless nets, 2389/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 273 distributor mux.
SYN-1016 : Merged 624 instances.
SYN-1015 : Optimize round 1, 18315 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2226/640 useful/useless nets, 2027/337 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg20_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 413 better
SYN-1014 : Optimize round 3
SYN-1032 : 2223/1 useful/useless nets, 2024/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2223/0 useful/useless nets, 2024/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.831343s wall, 1.887612s user + 0.109201s system = 1.996813s CPU (109.0%)

RUN-1004 : used memory is 156 MB, reserved memory is 158 MB, peak memory is 161 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1339
  #and                394
  #nand                 0
  #or                 260
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 68
  #bufif1               0
  #MX21                20
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              26
#MACRO_MUX            490

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |740    |597    |35     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2332/28 useful/useless nets, 2134/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2752/0 useful/useless nets, 2555/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 266 better
SYN-2501 : Optimize round 2
SYN-1032 : 2728/0 useful/useless nets, 2531/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3225/0 useful/useless nets, 3028/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 11553, tnet num: 3240, tinst num: 3027, tnode num: 19705, tedge num: 20503.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3240 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 599 (3.99), #lev = 7 (3.53)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 599 (3.99), #lev = 7 (3.53)
SYN-2581 : Mapping with K=5, #lut = 599 (3.99), #lev = 7 (3.53)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2012 instances into 601 LUTs, name keeping = 57%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1806/0 useful/useless nets, 1609/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 601 LUT to BLE ...
SYN-4008 : Packed 601 LUT and 290 SEQ to BLE.
SYN-4003 : Packing 305 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (305 nodes)...
SYN-4004 : #1: Packed 116 SEQ (7257 nodes)...
SYN-4004 : #2: Packed 207 SEQ (33603 nodes)...
SYN-4004 : #3: Packed 270 SEQ (25733 nodes)...
SYN-4004 : #4: Packed 303 SEQ (5901 nodes)...
SYN-4004 : #5: Packed 304 SEQ (380 nodes)...
SYN-4004 : #6: Packed 305 SEQ (172 nodes)...
SYN-4004 : #7: Packed 305 SEQ (0 nodes)...
SYN-4005 : Packed 305 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 305 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 601/923 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  756   out of   4480   16.88%
#reg                  595   out of   4480   13.28%
#le                   756
  #lut only           161   out of    756   21.30%
  #reg only             0   out of    756    0.00%
  #lut&reg            595   out of    756   78.70%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |756   |756   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.890873s wall, 2.730018s user + 0.124801s system = 2.854818s CPU (98.8%)

RUN-1004 : used memory is 207 MB, reserved memory is 194 MB, peak memory is 208 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1889/24 useful/useless nets, 1015/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1780/109 useful/useless nets, 906/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1780/0 useful/useless nets, 906/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.054959s wall, 1.029607s user + 0.000000s system = 1.029607s CPU (97.6%)

RUN-1004 : used memory is 208 MB, reserved memory is 194 MB, peak memory is 208 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1817/0 useful/useless nets, 947/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1808/0 useful/useless nets, 938/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1865/0 useful/useless nets, 995/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1865/0 useful/useless nets, 995/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2006/6 useful/useless nets, 1136/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7598, tnet num: 2007, tinst num: 1131, tnode num: 10996, tedge num: 13155.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2007 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1901/0 useful/useless nets, 1031/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2133 nodes)...
SYN-4004 : #4: Packed 56 SEQ (3533 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3478 nodes)...
SYN-4004 : #6: Packed 58 SEQ (5516 nodes)...
SYN-4004 : #7: Packed 62 SEQ (7605 nodes)...
SYN-4004 : #8: Packed 62 SEQ (4402 nodes)...
SYN-4004 : #9: Packed 63 SEQ (856 nodes)...
SYN-4004 : #10: Packed 63 SEQ (0 nodes)...
SYN-4005 : Packed 63 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 123/831 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.200230s wall, 1.216808s user + 0.046800s system = 1.263608s CPU (105.3%)

RUN-1004 : used memory is 213 MB, reserved memory is 201 MB, peak memory is 215 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.516118s wall, 2.386815s user + 0.124801s system = 2.511616s CPU (99.8%)

RUN-1004 : used memory is 213 MB, reserved memory is 201 MB, peak memory is 215 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n375' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n376' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n386' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n387' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n388' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n389' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n390' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n391' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n392' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n393' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n394' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n385' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n395' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n396' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n397' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n398' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n384' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n383' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n382' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n381' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n380' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n379' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n378' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n377' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n399' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n400' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n410' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n411' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n412' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n413' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n414' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n415' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n416' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n417' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n418' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n409' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n419' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n420' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n421' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n422' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n408' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n407' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n406' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n405' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n404' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n403' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n402' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n401' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (35 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 49 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 616 instances
RUN-1001 : 250 mslices, 251 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1635 nets
RUN-1001 : 865 nets have 2 pins
RUN-1001 : 613 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 33 nets have [11 - 20] pins
RUN-1001 : 34 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 614 instances, 501 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6420, tnet num: 1633, tinst num: 614, tnode num: 7948, tedge num: 10476.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.311530s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (110.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 262482
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.865804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 180549, overlap = 22.5
PHY-3002 : Step(2): len = 139966, overlap = 26
PHY-3002 : Step(3): len = 116949, overlap = 31.75
PHY-3002 : Step(4): len = 101249, overlap = 38.25
PHY-3002 : Step(5): len = 88420.7, overlap = 46
PHY-3002 : Step(6): len = 77294.7, overlap = 53.25
PHY-3002 : Step(7): len = 68004.1, overlap = 61.75
PHY-3002 : Step(8): len = 59677.7, overlap = 67.25
PHY-3002 : Step(9): len = 53310.9, overlap = 69.75
PHY-3002 : Step(10): len = 47227.7, overlap = 75.75
PHY-3002 : Step(11): len = 44020.6, overlap = 76.5
PHY-3002 : Step(12): len = 41111.6, overlap = 79.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.77994e-06
PHY-3002 : Step(13): len = 40983.3, overlap = 79.75
PHY-3002 : Step(14): len = 40937.9, overlap = 79.25
PHY-3002 : Step(15): len = 40838.7, overlap = 78.75
PHY-3002 : Step(16): len = 40672.9, overlap = 77.75
PHY-3002 : Step(17): len = 41268.6, overlap = 71
PHY-3002 : Step(18): len = 42595.5, overlap = 61.5
PHY-3002 : Step(19): len = 41892.2, overlap = 60.75
PHY-3002 : Step(20): len = 41510.4, overlap = 57.5
PHY-3002 : Step(21): len = 41180.2, overlap = 55.75
PHY-3002 : Step(22): len = 41118, overlap = 55.25
PHY-3002 : Step(23): len = 40616.3, overlap = 54.75
PHY-3002 : Step(24): len = 40353.3, overlap = 55.25
PHY-3002 : Step(25): len = 39910.8, overlap = 55
PHY-3002 : Step(26): len = 39816.6, overlap = 54.75
PHY-3002 : Step(27): len = 39893, overlap = 54.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.55987e-06
PHY-3002 : Step(28): len = 40397.8, overlap = 55.25
PHY-3002 : Step(29): len = 40619.8, overlap = 55.25
PHY-3002 : Step(30): len = 40545.6, overlap = 51.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.72461e-05
PHY-3002 : Step(31): len = 41128.3, overlap = 50.5
PHY-3002 : Step(32): len = 42469.5, overlap = 46.5
PHY-3002 : Step(33): len = 42405.1, overlap = 38.5
PHY-3002 : Step(34): len = 42912.4, overlap = 39.25
PHY-3002 : Step(35): len = 43491.9, overlap = 40.25
PHY-3002 : Step(36): len = 43474.4, overlap = 40.75
PHY-3002 : Step(37): len = 44071, overlap = 42
PHY-3002 : Step(38): len = 44243, overlap = 42.25
PHY-3002 : Step(39): len = 44588.3, overlap = 47
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.44922e-05
PHY-3002 : Step(40): len = 44909.8, overlap = 47
PHY-3002 : Step(41): len = 45176.4, overlap = 42.25
PHY-3002 : Step(42): len = 45206.6, overlap = 42.25
PHY-3002 : Step(43): len = 44951, overlap = 37.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.45784e-05
PHY-3002 : Step(44): len = 45305.5, overlap = 42.25
PHY-3002 : Step(45): len = 45494.8, overlap = 37.75
PHY-3002 : Step(46): len = 45577.6, overlap = 42.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005739s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.49123e-06
PHY-3002 : Step(47): len = 50097, overlap = 38.75
PHY-3002 : Step(48): len = 49570.3, overlap = 39.75
PHY-3002 : Step(49): len = 48232.1, overlap = 40.25
PHY-3002 : Step(50): len = 48122.4, overlap = 40.25
PHY-3002 : Step(51): len = 47998, overlap = 40
PHY-3002 : Step(52): len = 47903.9, overlap = 42
PHY-3002 : Step(53): len = 47321.7, overlap = 42.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.98246e-06
PHY-3002 : Step(54): len = 47085.6, overlap = 43.25
PHY-3002 : Step(55): len = 47088.1, overlap = 43.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.39649e-05
PHY-3002 : Step(56): len = 47190.9, overlap = 43
PHY-3002 : Step(57): len = 47581.2, overlap = 42.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.25281e-05
PHY-3002 : Step(58): len = 47574.6, overlap = 73
PHY-3002 : Step(59): len = 48197.1, overlap = 69.75
PHY-3002 : Step(60): len = 49545.3, overlap = 62.75
PHY-3002 : Step(61): len = 49152.6, overlap = 61
PHY-3002 : Step(62): len = 49025.6, overlap = 61
PHY-3002 : Step(63): len = 48640.3, overlap = 61.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.50563e-05
PHY-3002 : Step(64): len = 48820.1, overlap = 61.25
PHY-3002 : Step(65): len = 49431.4, overlap = 61
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.01125e-05
PHY-3002 : Step(66): len = 50296.7, overlap = 57
PHY-3002 : Step(67): len = 51633.1, overlap = 53
PHY-3002 : Step(68): len = 51734.6, overlap = 53.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000100225
PHY-3002 : Step(69): len = 54094.1, overlap = 48
PHY-3002 : Step(70): len = 55519.4, overlap = 47.5
PHY-3002 : Step(71): len = 54898.5, overlap = 48.75
PHY-3002 : Step(72): len = 54468.9, overlap = 48.5
PHY-3002 : Step(73): len = 54886.1, overlap = 48.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000183438
PHY-3002 : Step(74): len = 56588.2, overlap = 47.25
PHY-3002 : Step(75): len = 57704.3, overlap = 46
PHY-3002 : Step(76): len = 59056, overlap = 41.75
PHY-3002 : Step(77): len = 59276.2, overlap = 41.75
PHY-3002 : Step(78): len = 59046.3, overlap = 40.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000366469
PHY-3002 : Step(79): len = 60562, overlap = 38.25
PHY-3002 : Step(80): len = 61293.1, overlap = 38.25
PHY-3002 : Step(81): len = 62039.7, overlap = 36.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.130997s wall, 0.046800s user + 0.093601s system = 0.140401s CPU (107.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000376008
PHY-3002 : Step(82): len = 64594.1, overlap = 16.5
PHY-3002 : Step(83): len = 64096.3, overlap = 22.25
PHY-3002 : Step(84): len = 63178.5, overlap = 26
PHY-3002 : Step(85): len = 62525.7, overlap = 33.5
PHY-3002 : Step(86): len = 62329.9, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000752016
PHY-3002 : Step(87): len = 63539.8, overlap = 33.25
PHY-3002 : Step(88): len = 63949.3, overlap = 29.25
PHY-3002 : Step(89): len = 64276.5, overlap = 26.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00143384
PHY-3002 : Step(90): len = 65051.7, overlap = 24.5
PHY-3002 : Step(91): len = 65521.3, overlap = 22.25
PHY-3002 : Step(92): len = 66333.6, overlap = 21.5
PHY-3002 : Step(93): len = 66286.7, overlap = 22.25
PHY-3002 : Step(94): len = 66120.4, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009701s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (160.8%)

PHY-3001 : Legalized: Len = 67688.2, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 750 tiles.
PHY-3001 : 10 instances has been re-located, deltaX = 10, deltaY = 8.
PHY-3001 : Final: Len = 67906.2, Over = 0
RUN-1003 : finish command "place" in  4.452997s wall, 5.444435s user + 0.951606s system = 6.396041s CPU (143.6%)

RUN-1004 : used memory is 214 MB, reserved memory is 201 MB, peak memory is 215 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 633 to 458
PHY-1001 : Pin misalignment score is improved from 458 to 453
PHY-1001 : Pin misalignment score is improved from 453 to 452
PHY-1001 : Pin misalignment score is improved from 452 to 452
PHY-1001 : Pin local connectivity score is improved from 131 to 0
PHY-1001 : Pin misalignment score is improved from 523 to 462
PHY-1001 : Pin misalignment score is improved from 462 to 461
PHY-1001 : Pin misalignment score is improved from 461 to 461
PHY-1001 : Pin local connectivity score is improved from 56 to 0
PHY-1001 : End pin swap;  0.517124s wall, 0.624004s user + 0.000000s system = 0.624004s CPU (120.7%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 616 instances
RUN-1001 : 250 mslices, 251 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1635 nets
RUN-1001 : 865 nets have 2 pins
RUN-1001 : 613 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 33 nets have [11 - 20] pins
RUN-1001 : 34 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 80752, over cnt = 310(3%), over = 541, worst = 13
PHY-1002 : len = 82512, over cnt = 172(2%), over = 282, worst = 10
PHY-1002 : len = 83904, over cnt = 152(1%), over = 214, worst = 7
PHY-1002 : len = 86912, over cnt = 50(0%), over = 69, worst = 5
PHY-1002 : len = 87832, over cnt = 30(0%), over = 45, worst = 5
PHY-1002 : len = 88264, over cnt = 29(0%), over = 42, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6420, tnet num: 1633, tinst num: 614, tnode num: 7948, tedge num: 10476.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 4 out of 1635 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.169485s wall, 1.185608s user + 0.046800s system = 1.232408s CPU (105.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.074515s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (83.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 159776, over cnt = 97(0%), over = 97, worst = 1
PHY-1001 : End Routed; 7.548780s wall, 8.049652s user + 0.249602s system = 8.299253s CPU (109.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 158128, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 1; 0.331856s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (98.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 158264, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.066424s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (93.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 158296, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 158296
PHY-1001 : End DR Iter 3; 0.020868s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (74.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  13.169125s wall, 13.712488s user + 0.436803s system = 14.149291s CPU (107.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  14.962619s wall, 15.631300s user + 0.483603s system = 16.114903s CPU (107.7%)

RUN-1004 : used memory is 270 MB, reserved memory is 256 MB, peak memory is 333 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  961   out of   4480   21.45%
#reg                  741   out of   4480   16.54%
#le                   989
  #lut only           248   out of    989   25.08%
  #reg only            28   out of    989    2.83%
  #lut&reg            713   out of    989   72.09%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.124264s wall, 1.170008s user + 0.062400s system = 1.232408s CPU (109.6%)

RUN-1004 : used memory is 270 MB, reserved memory is 256 MB, peak memory is 333 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6420, tnet num: 1633, tinst num: 614, tnode num: 7948, tedge num: 10476.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.179061s wall, 1.216808s user + 0.078001s system = 1.294808s CPU (109.8%)

RUN-1004 : used memory is 340 MB, reserved memory is 325 MB, peak memory is 340 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 616
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1635, pip num: 14309
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 729 valid insts, and 39034 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  7.291526s wall, 12.402079s user + 0.156001s system = 12.558081s CPU (172.2%)

RUN-1004 : used memory is 354 MB, reserved memory is 334 MB, peak memory is 363 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(257)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(132)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(257)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(132)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'tx_byte' in CPLD_SOC_AHB_TOP.v(37)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(194)
HDL-5007 WARNING: net 'tx_en' does not have a driver in CPLD_SOC_AHB_TOP.v(35)
HDL-5007 WARNING: net 'tx_byte' does not have a driver in CPLD_SOC_AHB_TOP.v(37)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(194)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(194)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(194)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(194)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(194)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(194)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(194)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(194)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(194)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(194)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(194)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(194)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(194)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(194)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "tx_byte" in CPLD_SOC_AHB_TOP.v(37)
SYN-5014 WARNING: the net's pin: pin "tx_byte[0]" in CPLD_SOC_AHB_TOP.v(30)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "tx_en" in CPLD_SOC_AHB_TOP.v(35)
SYN-5014 WARNING: the net's pin: pin "tx_en" in CPLD_SOC_AHB_TOP.v(30)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 64 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2712/8542 useful/useless nets, 2496/8443 useful/useless insts
SYN-1019 : Optimized 64 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 273 distributor mux.
SYN-1016 : Merged 624 instances.
SYN-1015 : Optimize round 1, 18362 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2228/734 useful/useless nets, 2029/403 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg20_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 546 better
SYN-1014 : Optimize round 3
SYN-1032 : 2223/1 useful/useless nets, 2024/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2223/0 useful/useless nets, 2024/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.959944s wall, 2.028013s user + 0.015600s system = 2.043613s CPU (104.3%)

RUN-1004 : used memory is 241 MB, reserved memory is 250 MB, peak memory is 363 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1339
  #and                394
  #nand                 0
  #or                 260
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 68
  #bufif1               0
  #MX21                20
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              26
#MACRO_MUX            490

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |740    |597    |35     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 4 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2332/28 useful/useless nets, 2134/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2752/0 useful/useless nets, 2555/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 266 better
SYN-2501 : Optimize round 2
SYN-1032 : 2728/0 useful/useless nets, 2531/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3225/0 useful/useless nets, 3028/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 11553, tnet num: 3240, tinst num: 3027, tnode num: 19705, tedge num: 20503.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3240 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 599 (3.99), #lev = 7 (3.53)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 599 (3.99), #lev = 7 (3.53)
SYN-2581 : Mapping with K=5, #lut = 599 (3.99), #lev = 7 (3.53)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2012 instances into 601 LUTs, name keeping = 57%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1806/0 useful/useless nets, 1609/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 601 LUT to BLE ...
SYN-4008 : Packed 601 LUT and 290 SEQ to BLE.
SYN-4003 : Packing 305 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (305 nodes)...
SYN-4004 : #1: Packed 116 SEQ (7257 nodes)...
SYN-4004 : #2: Packed 207 SEQ (33603 nodes)...
SYN-4004 : #3: Packed 270 SEQ (25733 nodes)...
SYN-4004 : #4: Packed 303 SEQ (5901 nodes)...
SYN-4004 : #5: Packed 304 SEQ (380 nodes)...
SYN-4004 : #6: Packed 305 SEQ (172 nodes)...
SYN-4004 : #7: Packed 305 SEQ (0 nodes)...
SYN-4005 : Packed 305 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 305 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 601/923 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  756   out of   4480   16.88%
#reg                  595   out of   4480   13.28%
#le                   756
  #lut only           161   out of    756   21.30%
  #reg only             0   out of    756    0.00%
  #lut&reg            595   out of    756   78.70%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |756   |756   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.580093s wall, 2.823618s user + 0.046800s system = 2.870418s CPU (111.3%)

RUN-1004 : used memory is 259 MB, reserved memory is 267 MB, peak memory is 363 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 5 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1889/24 useful/useless nets, 1015/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1780/109 useful/useless nets, 906/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1780/0 useful/useless nets, 906/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.037827s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (102.2%)

RUN-1004 : used memory is 260 MB, reserved memory is 267 MB, peak memory is 363 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1817/0 useful/useless nets, 947/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1808/0 useful/useless nets, 938/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1865/0 useful/useless nets, 995/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1865/0 useful/useless nets, 995/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2006/6 useful/useless nets, 1136/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7598, tnet num: 2007, tinst num: 1131, tnode num: 10996, tedge num: 13155.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2007 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1901/0 useful/useless nets, 1031/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2133 nodes)...
SYN-4004 : #4: Packed 56 SEQ (3533 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3478 nodes)...
SYN-4004 : #6: Packed 58 SEQ (5516 nodes)...
SYN-4004 : #7: Packed 62 SEQ (7605 nodes)...
SYN-4004 : #8: Packed 62 SEQ (4402 nodes)...
SYN-4004 : #9: Packed 63 SEQ (856 nodes)...
SYN-4004 : #10: Packed 63 SEQ (0 nodes)...
SYN-4005 : Packed 63 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 123/831 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.167879s wall, 1.263608s user + 0.062400s system = 1.326008s CPU (113.5%)

RUN-1004 : used memory is 262 MB, reserved memory is 269 MB, peak memory is 363 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.448603s wall, 2.558416s user + 0.093601s system = 2.652017s CPU (108.3%)

RUN-1004 : used memory is 262 MB, reserved memory is 269 MB, peak memory is 363 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n375' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n376' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n386' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n387' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n388' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n389' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n390' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n391' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n392' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n393' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n394' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n385' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n395' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n396' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n397' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n398' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n384' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n383' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n382' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n381' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n380' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n379' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n378' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n377' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n399' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n400' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n410' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n411' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n412' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n413' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n414' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n415' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n416' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n417' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n418' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n409' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n419' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n420' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n421' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n422' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n408' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n407' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n406' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n405' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n404' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n403' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n402' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n401' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (35 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 49 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 616 instances
RUN-1001 : 250 mslices, 251 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1635 nets
RUN-1001 : 865 nets have 2 pins
RUN-1001 : 613 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 33 nets have [11 - 20] pins
RUN-1001 : 34 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 614 instances, 501 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6420, tnet num: 1633, tinst num: 614, tnode num: 7948, tedge num: 10476.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.294726s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (105.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 262482
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.865804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(95): len = 180549, overlap = 22.5
PHY-3002 : Step(96): len = 139966, overlap = 26
PHY-3002 : Step(97): len = 116949, overlap = 31.75
PHY-3002 : Step(98): len = 101249, overlap = 38.25
PHY-3002 : Step(99): len = 88420.7, overlap = 46
PHY-3002 : Step(100): len = 77294.7, overlap = 53.25
PHY-3002 : Step(101): len = 68004.1, overlap = 61.75
PHY-3002 : Step(102): len = 59677.7, overlap = 67.25
PHY-3002 : Step(103): len = 53310.9, overlap = 69.75
PHY-3002 : Step(104): len = 47227.7, overlap = 75.75
PHY-3002 : Step(105): len = 44020.6, overlap = 76.5
PHY-3002 : Step(106): len = 41111.6, overlap = 79.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.77994e-06
PHY-3002 : Step(107): len = 40983.3, overlap = 79.75
PHY-3002 : Step(108): len = 40937.9, overlap = 79.25
PHY-3002 : Step(109): len = 40838.7, overlap = 78.75
PHY-3002 : Step(110): len = 40672.9, overlap = 77.75
PHY-3002 : Step(111): len = 41268.6, overlap = 71
PHY-3002 : Step(112): len = 42595.5, overlap = 61.5
PHY-3002 : Step(113): len = 41892.2, overlap = 60.75
PHY-3002 : Step(114): len = 41510.4, overlap = 57.5
PHY-3002 : Step(115): len = 41180.2, overlap = 55.75
PHY-3002 : Step(116): len = 41118, overlap = 55.25
PHY-3002 : Step(117): len = 40616.3, overlap = 54.75
PHY-3002 : Step(118): len = 40353.3, overlap = 55.25
PHY-3002 : Step(119): len = 39910.8, overlap = 55
PHY-3002 : Step(120): len = 39816.6, overlap = 54.75
PHY-3002 : Step(121): len = 39893, overlap = 54.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.55987e-06
PHY-3002 : Step(122): len = 40397.8, overlap = 55.25
PHY-3002 : Step(123): len = 40619.8, overlap = 55.25
PHY-3002 : Step(124): len = 40545.6, overlap = 51.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.72461e-05
PHY-3002 : Step(125): len = 41128.3, overlap = 50.5
PHY-3002 : Step(126): len = 42469.5, overlap = 46.5
PHY-3002 : Step(127): len = 42405.1, overlap = 38.5
PHY-3002 : Step(128): len = 42912.4, overlap = 39.25
PHY-3002 : Step(129): len = 43491.9, overlap = 40.25
PHY-3002 : Step(130): len = 43474.4, overlap = 40.75
PHY-3002 : Step(131): len = 44071, overlap = 42
PHY-3002 : Step(132): len = 44243, overlap = 42.25
PHY-3002 : Step(133): len = 44588.3, overlap = 47
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.44922e-05
PHY-3002 : Step(134): len = 44909.8, overlap = 47
PHY-3002 : Step(135): len = 45176.4, overlap = 42.25
PHY-3002 : Step(136): len = 45206.6, overlap = 42.25
PHY-3002 : Step(137): len = 44951, overlap = 37.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.45784e-05
PHY-3002 : Step(138): len = 45305.5, overlap = 42.25
PHY-3002 : Step(139): len = 45494.8, overlap = 37.75
PHY-3002 : Step(140): len = 45577.6, overlap = 42.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005998s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.49123e-06
PHY-3002 : Step(141): len = 50097, overlap = 38.75
PHY-3002 : Step(142): len = 49570.3, overlap = 39.75
PHY-3002 : Step(143): len = 48232.1, overlap = 40.25
PHY-3002 : Step(144): len = 48122.4, overlap = 40.25
PHY-3002 : Step(145): len = 47998, overlap = 40
PHY-3002 : Step(146): len = 47903.9, overlap = 42
PHY-3002 : Step(147): len = 47321.7, overlap = 42.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.98246e-06
PHY-3002 : Step(148): len = 47085.6, overlap = 43.25
PHY-3002 : Step(149): len = 47088.1, overlap = 43.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.39649e-05
PHY-3002 : Step(150): len = 47190.9, overlap = 43
PHY-3002 : Step(151): len = 47581.2, overlap = 42.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.25281e-05
PHY-3002 : Step(152): len = 47574.6, overlap = 73
PHY-3002 : Step(153): len = 48197.1, overlap = 69.75
PHY-3002 : Step(154): len = 49545.3, overlap = 62.75
PHY-3002 : Step(155): len = 49152.6, overlap = 61
PHY-3002 : Step(156): len = 49025.6, overlap = 61
PHY-3002 : Step(157): len = 48640.3, overlap = 61.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.50563e-05
PHY-3002 : Step(158): len = 48820.1, overlap = 61.25
PHY-3002 : Step(159): len = 49431.4, overlap = 61
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.01125e-05
PHY-3002 : Step(160): len = 50296.7, overlap = 57
PHY-3002 : Step(161): len = 51633.1, overlap = 53
PHY-3002 : Step(162): len = 51734.6, overlap = 53.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000100225
PHY-3002 : Step(163): len = 54094.1, overlap = 48
PHY-3002 : Step(164): len = 55519.4, overlap = 47.5
PHY-3002 : Step(165): len = 54898.5, overlap = 48.75
PHY-3002 : Step(166): len = 54468.9, overlap = 48.5
PHY-3002 : Step(167): len = 54886.1, overlap = 48.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000183438
PHY-3002 : Step(168): len = 56588.2, overlap = 47.25
PHY-3002 : Step(169): len = 57704.3, overlap = 46
PHY-3002 : Step(170): len = 59056, overlap = 41.75
PHY-3002 : Step(171): len = 59276.2, overlap = 41.75
PHY-3002 : Step(172): len = 59046.3, overlap = 40.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000366469
PHY-3002 : Step(173): len = 60562, overlap = 38.25
PHY-3002 : Step(174): len = 61293.1, overlap = 38.25
PHY-3002 : Step(175): len = 62039.7, overlap = 36.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.134758s wall, 0.093601s user + 0.046800s system = 0.140401s CPU (104.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000376008
PHY-3002 : Step(176): len = 64594.1, overlap = 16.5
PHY-3002 : Step(177): len = 64096.3, overlap = 22.25
PHY-3002 : Step(178): len = 63178.5, overlap = 26
PHY-3002 : Step(179): len = 62525.7, overlap = 33.5
PHY-3002 : Step(180): len = 62329.9, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000752016
PHY-3002 : Step(181): len = 63539.8, overlap = 33.25
PHY-3002 : Step(182): len = 63949.3, overlap = 29.25
PHY-3002 : Step(183): len = 64276.5, overlap = 26.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00143384
PHY-3002 : Step(184): len = 65051.7, overlap = 24.5
PHY-3002 : Step(185): len = 65521.3, overlap = 22.25
PHY-3002 : Step(186): len = 66333.6, overlap = 21.5
PHY-3002 : Step(187): len = 66286.7, overlap = 22.25
PHY-3002 : Step(188): len = 66120.4, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009716s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 67688.2, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 750 tiles.
PHY-3001 : 10 instances has been re-located, deltaX = 10, deltaY = 8.
PHY-3001 : Final: Len = 67906.2, Over = 0
RUN-1003 : finish command "place" in  4.742441s wall, 5.491235s user + 0.811205s system = 6.302440s CPU (132.9%)

RUN-1004 : used memory is 263 MB, reserved memory is 269 MB, peak memory is 363 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 633 to 458
PHY-1001 : Pin misalignment score is improved from 458 to 453
PHY-1001 : Pin misalignment score is improved from 453 to 452
PHY-1001 : Pin misalignment score is improved from 452 to 452
PHY-1001 : Pin local connectivity score is improved from 131 to 0
PHY-1001 : Pin misalignment score is improved from 523 to 462
PHY-1001 : Pin misalignment score is improved from 462 to 461
PHY-1001 : Pin misalignment score is improved from 461 to 461
PHY-1001 : Pin local connectivity score is improved from 56 to 0
PHY-1001 : End pin swap;  0.512522s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (100.4%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 616 instances
RUN-1001 : 250 mslices, 251 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1635 nets
RUN-1001 : 865 nets have 2 pins
RUN-1001 : 613 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 33 nets have [11 - 20] pins
RUN-1001 : 34 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 80752, over cnt = 310(3%), over = 541, worst = 13
PHY-1002 : len = 82512, over cnt = 172(2%), over = 282, worst = 10
PHY-1002 : len = 83904, over cnt = 152(1%), over = 214, worst = 7
PHY-1002 : len = 86912, over cnt = 50(0%), over = 69, worst = 5
PHY-1002 : len = 87832, over cnt = 30(0%), over = 45, worst = 5
PHY-1002 : len = 88264, over cnt = 29(0%), over = 42, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6420, tnet num: 1633, tinst num: 614, tnode num: 7948, tedge num: 10476.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 4 out of 1635 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.066575s wall, 1.076407s user + 0.046800s system = 1.123207s CPU (105.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.076171s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (102.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 159776, over cnt = 97(0%), over = 97, worst = 1
PHY-1001 : End Routed; 7.146628s wall, 7.690849s user + 0.218401s system = 7.909251s CPU (110.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 158128, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 1; 0.316950s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (103.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 158264, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.062108s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (125.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 158296, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 158296
PHY-1001 : End DR Iter 3; 0.023032s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (67.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  9.948039s wall, 10.467667s user + 0.265202s system = 10.732869s CPU (107.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  11.634113s wall, 12.199278s user + 0.312002s system = 12.511280s CPU (107.5%)

RUN-1004 : used memory is 306 MB, reserved memory is 307 MB, peak memory is 363 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  961   out of   4480   21.45%
#reg                  741   out of   4480   16.54%
#le                   989
  #lut only           248   out of    989   25.08%
  #reg only            28   out of    989    2.83%
  #lut&reg            713   out of    989   72.09%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.119686s wall, 1.076407s user + 0.015600s system = 1.092007s CPU (97.5%)

RUN-1004 : used memory is 306 MB, reserved memory is 307 MB, peak memory is 363 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6420, tnet num: 1633, tinst num: 614, tnode num: 7948, tedge num: 10476.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.189510s wall, 1.092007s user + 0.046800s system = 1.138807s CPU (95.7%)

RUN-1004 : used memory is 354 MB, reserved memory is 355 MB, peak memory is 363 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 616
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1635, pip num: 14307
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 729 valid insts, and 39032 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  7.748591s wall, 12.511280s user + 0.000000s system = 12.511280s CPU (161.5%)

RUN-1004 : used memory is 364 MB, reserved memory is 365 MB, peak memory is 373 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(257)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(132)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(257)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(132)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'tx_byte' in CPLD_SOC_AHB_TOP.v(37)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(194)
HDL-5007 WARNING: net 'tx_en' does not have a driver in CPLD_SOC_AHB_TOP.v(35)
HDL-5007 WARNING: net 'tx_byte' does not have a driver in CPLD_SOC_AHB_TOP.v(37)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(194)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(194)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(194)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(194)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(194)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(194)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(194)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(194)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(194)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(194)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(194)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(194)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(194)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(194)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(280)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "tx_byte" in CPLD_SOC_AHB_TOP.v(37)
SYN-5014 WARNING: the net's pin: pin "tx_byte[0]" in CPLD_SOC_AHB_TOP.v(30)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "tx_en" in CPLD_SOC_AHB_TOP.v(35)
SYN-5014 WARNING: the net's pin: pin "tx_en" in CPLD_SOC_AHB_TOP.v(30)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 64 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2712/8542 useful/useless nets, 2496/8443 useful/useless insts
SYN-1019 : Optimized 64 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 273 distributor mux.
SYN-1016 : Merged 624 instances.
SYN-1015 : Optimize round 1, 18362 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2228/734 useful/useless nets, 2029/403 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg20_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 546 better
SYN-1014 : Optimize round 3
SYN-1032 : 2223/1 useful/useless nets, 2024/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2223/0 useful/useless nets, 2024/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.986364s wall, 2.386815s user + 0.062400s system = 2.449216s CPU (123.3%)

RUN-1004 : used memory is 283 MB, reserved memory is 294 MB, peak memory is 373 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1339
  #and                394
  #nand                 0
  #or                 260
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 68
  #bufif1               0
  #MX21                20
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              26
#MACRO_MUX            490

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |740    |597    |35     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 6 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2332/28 useful/useless nets, 2134/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2752/0 useful/useless nets, 2555/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 266 better
SYN-2501 : Optimize round 2
SYN-1032 : 2728/0 useful/useless nets, 2531/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3225/0 useful/useless nets, 3028/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 11553, tnet num: 3240, tinst num: 3027, tnode num: 19705, tedge num: 20503.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3240 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 599 (3.99), #lev = 7 (3.53)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 599 (3.99), #lev = 7 (3.53)
SYN-2581 : Mapping with K=5, #lut = 599 (3.99), #lev = 7 (3.53)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2012 instances into 601 LUTs, name keeping = 57%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1806/0 useful/useless nets, 1609/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 601 LUT to BLE ...
SYN-4008 : Packed 601 LUT and 290 SEQ to BLE.
SYN-4003 : Packing 305 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (305 nodes)...
SYN-4004 : #1: Packed 116 SEQ (7257 nodes)...
SYN-4004 : #2: Packed 207 SEQ (33603 nodes)...
SYN-4004 : #3: Packed 270 SEQ (25733 nodes)...
SYN-4004 : #4: Packed 303 SEQ (5901 nodes)...
SYN-4004 : #5: Packed 304 SEQ (380 nodes)...
SYN-4004 : #6: Packed 305 SEQ (172 nodes)...
SYN-4004 : #7: Packed 305 SEQ (0 nodes)...
SYN-4005 : Packed 305 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 305 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 601/923 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  756   out of   4480   16.88%
#reg                  595   out of   4480   13.28%
#le                   756
  #lut only           161   out of    756   21.30%
  #reg only             0   out of    756    0.00%
  #lut&reg            595   out of    756   78.70%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |756   |756   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.567154s wall, 2.745618s user + 0.062400s system = 2.808018s CPU (109.4%)

RUN-1004 : used memory is 292 MB, reserved memory is 302 MB, peak memory is 373 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 7 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1889/24 useful/useless nets, 1015/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1780/109 useful/useless nets, 906/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1780/0 useful/useless nets, 906/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.037383s wall, 1.029607s user + 0.031200s system = 1.060807s CPU (102.3%)

RUN-1004 : used memory is 292 MB, reserved memory is 302 MB, peak memory is 373 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1817/0 useful/useless nets, 947/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1808/0 useful/useless nets, 938/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1865/0 useful/useless nets, 995/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1865/0 useful/useless nets, 995/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2006/6 useful/useless nets, 1136/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7598, tnet num: 2007, tinst num: 1131, tnode num: 10996, tedge num: 13155.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2007 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1901/0 useful/useless nets, 1031/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2133 nodes)...
SYN-4004 : #4: Packed 56 SEQ (3533 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3478 nodes)...
SYN-4004 : #6: Packed 58 SEQ (5516 nodes)...
SYN-4004 : #7: Packed 62 SEQ (7605 nodes)...
SYN-4004 : #8: Packed 62 SEQ (4402 nodes)...
SYN-4004 : #9: Packed 63 SEQ (856 nodes)...
SYN-4004 : #10: Packed 63 SEQ (0 nodes)...
SYN-4005 : Packed 63 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 123/831 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.128481s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (99.5%)

RUN-1004 : used memory is 292 MB, reserved memory is 302 MB, peak memory is 373 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.409228s wall, 2.371215s user + 0.062400s system = 2.433616s CPU (101.0%)

RUN-1004 : used memory is 292 MB, reserved memory is 302 MB, peak memory is 373 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n375' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n376' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n386' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n387' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n388' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n389' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n390' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n391' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n392' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n393' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n394' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n385' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n395' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n396' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n397' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n398' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n384' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n383' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n382' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n381' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n380' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n379' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n378' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n377' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n399' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n400' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n410' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n411' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n412' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n413' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n414' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n415' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n416' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n417' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n418' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n409' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n419' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n420' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n421' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n422' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n408' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n407' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n406' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n405' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n404' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n403' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n402' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n401' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (35 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 49 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 616 instances
RUN-1001 : 250 mslices, 251 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1635 nets
RUN-1001 : 865 nets have 2 pins
RUN-1001 : 613 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 33 nets have [11 - 20] pins
RUN-1001 : 34 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 614 instances, 501 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6420, tnet num: 1633, tinst num: 614, tnode num: 7948, tedge num: 10476.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.279318s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (94.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 262482
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.865804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(189): len = 180549, overlap = 22.5
PHY-3002 : Step(190): len = 139966, overlap = 26
PHY-3002 : Step(191): len = 116949, overlap = 31.75
PHY-3002 : Step(192): len = 101249, overlap = 38.25
PHY-3002 : Step(193): len = 88420.7, overlap = 46
PHY-3002 : Step(194): len = 77294.7, overlap = 53.25
PHY-3002 : Step(195): len = 68004.1, overlap = 61.75
PHY-3002 : Step(196): len = 59677.7, overlap = 67.25
PHY-3002 : Step(197): len = 53310.9, overlap = 69.75
PHY-3002 : Step(198): len = 47227.7, overlap = 75.75
PHY-3002 : Step(199): len = 44020.6, overlap = 76.5
PHY-3002 : Step(200): len = 41111.6, overlap = 79.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.77994e-06
PHY-3002 : Step(201): len = 40983.3, overlap = 79.75
PHY-3002 : Step(202): len = 40937.9, overlap = 79.25
PHY-3002 : Step(203): len = 40838.7, overlap = 78.75
PHY-3002 : Step(204): len = 40672.9, overlap = 77.75
PHY-3002 : Step(205): len = 41268.6, overlap = 71
PHY-3002 : Step(206): len = 42595.5, overlap = 61.5
PHY-3002 : Step(207): len = 41892.2, overlap = 60.75
PHY-3002 : Step(208): len = 41510.4, overlap = 57.5
PHY-3002 : Step(209): len = 41180.2, overlap = 55.75
PHY-3002 : Step(210): len = 41118, overlap = 55.25
PHY-3002 : Step(211): len = 40616.3, overlap = 54.75
PHY-3002 : Step(212): len = 40353.3, overlap = 55.25
PHY-3002 : Step(213): len = 39910.8, overlap = 55
PHY-3002 : Step(214): len = 39816.6, overlap = 54.75
PHY-3002 : Step(215): len = 39893, overlap = 54.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.55987e-06
PHY-3002 : Step(216): len = 40397.8, overlap = 55.25
PHY-3002 : Step(217): len = 40619.8, overlap = 55.25
PHY-3002 : Step(218): len = 40545.6, overlap = 51.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.72461e-05
PHY-3002 : Step(219): len = 41128.3, overlap = 50.5
PHY-3002 : Step(220): len = 42469.5, overlap = 46.5
PHY-3002 : Step(221): len = 42405.1, overlap = 38.5
PHY-3002 : Step(222): len = 42912.4, overlap = 39.25
PHY-3002 : Step(223): len = 43491.9, overlap = 40.25
PHY-3002 : Step(224): len = 43474.4, overlap = 40.75
PHY-3002 : Step(225): len = 44071, overlap = 42
PHY-3002 : Step(226): len = 44243, overlap = 42.25
PHY-3002 : Step(227): len = 44588.3, overlap = 47
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.44922e-05
PHY-3002 : Step(228): len = 44909.8, overlap = 47
PHY-3002 : Step(229): len = 45176.4, overlap = 42.25
PHY-3002 : Step(230): len = 45206.6, overlap = 42.25
PHY-3002 : Step(231): len = 44951, overlap = 37.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.45784e-05
PHY-3002 : Step(232): len = 45305.5, overlap = 42.25
PHY-3002 : Step(233): len = 45494.8, overlap = 37.75
PHY-3002 : Step(234): len = 45577.6, overlap = 42.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005361s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.49123e-06
PHY-3002 : Step(235): len = 50097, overlap = 38.75
PHY-3002 : Step(236): len = 49570.3, overlap = 39.75
PHY-3002 : Step(237): len = 48232.1, overlap = 40.25
PHY-3002 : Step(238): len = 48122.4, overlap = 40.25
PHY-3002 : Step(239): len = 47998, overlap = 40
PHY-3002 : Step(240): len = 47903.9, overlap = 42
PHY-3002 : Step(241): len = 47321.7, overlap = 42.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.98246e-06
PHY-3002 : Step(242): len = 47085.6, overlap = 43.25
PHY-3002 : Step(243): len = 47088.1, overlap = 43.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.39649e-05
PHY-3002 : Step(244): len = 47190.9, overlap = 43
PHY-3002 : Step(245): len = 47581.2, overlap = 42.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.25281e-05
PHY-3002 : Step(246): len = 47574.6, overlap = 73
PHY-3002 : Step(247): len = 48197.1, overlap = 69.75
PHY-3002 : Step(248): len = 49545.3, overlap = 62.75
PHY-3002 : Step(249): len = 49152.6, overlap = 61
PHY-3002 : Step(250): len = 49025.6, overlap = 61
PHY-3002 : Step(251): len = 48640.3, overlap = 61.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.50563e-05
PHY-3002 : Step(252): len = 48820.1, overlap = 61.25
PHY-3002 : Step(253): len = 49431.4, overlap = 61
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.01125e-05
PHY-3002 : Step(254): len = 50296.7, overlap = 57
PHY-3002 : Step(255): len = 51633.1, overlap = 53
PHY-3002 : Step(256): len = 51734.6, overlap = 53.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000100225
PHY-3002 : Step(257): len = 54094.1, overlap = 48
PHY-3002 : Step(258): len = 55519.4, overlap = 47.5
PHY-3002 : Step(259): len = 54898.5, overlap = 48.75
PHY-3002 : Step(260): len = 54468.9, overlap = 48.5
PHY-3002 : Step(261): len = 54886.1, overlap = 48.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000183438
PHY-3002 : Step(262): len = 56588.2, overlap = 47.25
PHY-3002 : Step(263): len = 57704.3, overlap = 46
PHY-3002 : Step(264): len = 59056, overlap = 41.75
PHY-3002 : Step(265): len = 59276.2, overlap = 41.75
PHY-3002 : Step(266): len = 59046.3, overlap = 40.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000366469
PHY-3002 : Step(267): len = 60562, overlap = 38.25
PHY-3002 : Step(268): len = 61293.1, overlap = 38.25
PHY-3002 : Step(269): len = 62039.7, overlap = 36.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.131530s wall, 0.093601s user + 0.031200s system = 0.124801s CPU (94.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.865804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000376008
PHY-3002 : Step(270): len = 64594.1, overlap = 16.5
PHY-3002 : Step(271): len = 64096.3, overlap = 22.25
PHY-3002 : Step(272): len = 63178.5, overlap = 26
PHY-3002 : Step(273): len = 62525.7, overlap = 33.5
PHY-3002 : Step(274): len = 62329.9, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000752016
PHY-3002 : Step(275): len = 63539.8, overlap = 33.25
PHY-3002 : Step(276): len = 63949.3, overlap = 29.25
PHY-3002 : Step(277): len = 64276.5, overlap = 26.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00143384
PHY-3002 : Step(278): len = 65051.7, overlap = 24.5
PHY-3002 : Step(279): len = 65521.3, overlap = 22.25
PHY-3002 : Step(280): len = 66333.6, overlap = 21.5
PHY-3002 : Step(281): len = 66286.7, overlap = 22.25
PHY-3002 : Step(282): len = 66120.4, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009378s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (166.4%)

PHY-3001 : Legalized: Len = 67688.2, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 750 tiles.
PHY-3001 : 10 instances has been re-located, deltaX = 10, deltaY = 8.
PHY-3001 : Final: Len = 67906.2, Over = 0
RUN-1003 : finish command "place" in  4.046138s wall, 5.444435s user + 0.764405s system = 6.208840s CPU (153.5%)

RUN-1004 : used memory is 293 MB, reserved memory is 303 MB, peak memory is 373 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 633 to 458
PHY-1001 : Pin misalignment score is improved from 458 to 453
PHY-1001 : Pin misalignment score is improved from 453 to 452
PHY-1001 : Pin misalignment score is improved from 452 to 452
PHY-1001 : Pin local connectivity score is improved from 131 to 0
PHY-1001 : Pin misalignment score is improved from 523 to 462
PHY-1001 : Pin misalignment score is improved from 462 to 461
PHY-1001 : Pin misalignment score is improved from 461 to 461
PHY-1001 : Pin local connectivity score is improved from 56 to 0
PHY-1001 : End pin swap;  0.536955s wall, 0.670804s user + 0.015600s system = 0.686404s CPU (127.8%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 616 instances
RUN-1001 : 250 mslices, 251 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1635 nets
RUN-1001 : 865 nets have 2 pins
RUN-1001 : 613 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 33 nets have [11 - 20] pins
RUN-1001 : 34 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 80752, over cnt = 310(3%), over = 541, worst = 13
PHY-1002 : len = 82512, over cnt = 172(2%), over = 282, worst = 10
PHY-1002 : len = 83904, over cnt = 152(1%), over = 214, worst = 7
PHY-1002 : len = 86912, over cnt = 50(0%), over = 69, worst = 5
PHY-1002 : len = 87832, over cnt = 30(0%), over = 45, worst = 5
PHY-1002 : len = 88264, over cnt = 29(0%), over = 42, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6420, tnet num: 1633, tinst num: 614, tnode num: 7948, tedge num: 10476.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 4 out of 1635 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  1.087614s wall, 1.123207s user + 0.031200s system = 1.154407s CPU (106.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.080241s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (116.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 159776, over cnt = 97(0%), over = 97, worst = 1
PHY-1001 : End Routed; 6.810767s wall, 7.534848s user + 0.171601s system = 7.706449s CPU (113.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 158128, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 1; 0.306331s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (106.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 158264, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.065405s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (143.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 158296, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 158296
PHY-1001 : End DR Iter 3; 0.019995s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (78.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  9.548502s wall, 10.202465s user + 0.249602s system = 10.452067s CPU (109.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  11.282241s wall, 12.152478s user + 0.296402s system = 12.448880s CPU (110.3%)

RUN-1004 : used memory is 292 MB, reserved memory is 290 MB, peak memory is 373 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  961   out of   4480   21.45%
#reg                  741   out of   4480   16.54%
#le                   989
  #lut only           248   out of    989   25.08%
  #reg only            28   out of    989    2.83%
  #lut&reg            713   out of    989   72.09%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.113139s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (100.9%)

RUN-1004 : used memory is 293 MB, reserved memory is 290 MB, peak memory is 373 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6420, tnet num: 1633, tinst num: 614, tnode num: 7948, tedge num: 10476.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1633 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.162856s wall, 1.138807s user + 0.031200s system = 1.170008s CPU (100.6%)

RUN-1004 : used memory is 365 MB, reserved memory is 363 MB, peak memory is 373 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 616
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1635, pip num: 14307
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 729 valid insts, and 39032 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  6.996674s wall, 13.306885s user + 0.015600s system = 13.322485s CPU (190.4%)

RUN-1004 : used memory is 375 MB, reserved memory is 373 MB, peak memory is 383 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-8007 ERROR: syntax error near 'end' in CPLD_SOC_AHB_TOP.v(56)
HDL-8007 ERROR: Verilog 2000 keyword end used in incorrect context in CPLD_SOC_AHB_TOP.v(56)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in CPLD_SOC_AHB_TOP.v(64)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in CPLD_SOC_AHB_TOP.v(65)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in CPLD_SOC_AHB_TOP.v(66)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in CPLD_SOC_AHB_TOP.v(67)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in CPLD_SOC_AHB_TOP.v(68)
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(276)
HDL-8007 ERROR: default case should appear only once in CPLD_SOC_AHB_TOP.v(73)
HDL-8007 ERROR: default case should appear only once in CPLD_SOC_AHB_TOP.v(74)
HDL-8007 ERROR: default case should appear only once in CPLD_SOC_AHB_TOP.v(75)
HDL-8007 ERROR: default case should appear only once in CPLD_SOC_AHB_TOP.v(76)
HDL-8007 ERROR: default case should appear only once in CPLD_SOC_AHB_TOP.v(77)
HDL-8007 ERROR: 'rx_byte' is not declared in CPLD_SOC_AHB_TOP.v(90)
HDL-8007 ERROR: 'reci_step' is not declared in CPLD_SOC_AHB_TOP.v(92)
HDL-8007 ERROR: 'usart_rx_sta' is not declared in CPLD_SOC_AHB_TOP.v(93)
HDL-8007 ERROR: 'reci_step' is not declared in CPLD_SOC_AHB_TOP.v(96)
HDL-8007 ERROR: default case should appear only once in CPLD_SOC_AHB_TOP.v(97)
HDL-8007 ERROR: 'rx_byte' is not declared in CPLD_SOC_AHB_TOP.v(100)
HDL-8007 ERROR: 'reci_step' is not declared in CPLD_SOC_AHB_TOP.v(101)
HDL-8007 ERROR: 'reci_step' is not declared in CPLD_SOC_AHB_TOP.v(103)
HDL-8007 ERROR: default case should appear only once in CPLD_SOC_AHB_TOP.v(104)
HDL-8007 ERROR: 'rx_byte' is not declared in CPLD_SOC_AHB_TOP.v(107)
HDL-8007 ERROR: 'reci_step' is not declared in CPLD_SOC_AHB_TOP.v(109)
HDL-8007 ERROR: 'i' is not declared in CPLD_SOC_AHB_TOP.v(110)
HDL-1007 : Sorry, too many errors..
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-8007 ERROR: syntax error near 'end' in CPLD_SOC_AHB_TOP.v(56)
HDL-8007 ERROR: Verilog 2000 keyword end used in incorrect context in CPLD_SOC_AHB_TOP.v(56)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in CPLD_SOC_AHB_TOP.v(64)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in CPLD_SOC_AHB_TOP.v(65)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in CPLD_SOC_AHB_TOP.v(66)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in CPLD_SOC_AHB_TOP.v(67)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in CPLD_SOC_AHB_TOP.v(68)
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(276)
HDL-8007 ERROR: default case should appear only once in CPLD_SOC_AHB_TOP.v(73)
HDL-8007 ERROR: default case should appear only once in CPLD_SOC_AHB_TOP.v(74)
HDL-8007 ERROR: default case should appear only once in CPLD_SOC_AHB_TOP.v(75)
HDL-8007 ERROR: default case should appear only once in CPLD_SOC_AHB_TOP.v(76)
HDL-8007 ERROR: default case should appear only once in CPLD_SOC_AHB_TOP.v(77)
HDL-8007 ERROR: 'rx_byte' is not declared in CPLD_SOC_AHB_TOP.v(90)
HDL-8007 ERROR: 'reci_step' is not declared in CPLD_SOC_AHB_TOP.v(92)
HDL-8007 ERROR: 'usart_rx_sta' is not declared in CPLD_SOC_AHB_TOP.v(93)
HDL-8007 ERROR: 'reci_step' is not declared in CPLD_SOC_AHB_TOP.v(96)
HDL-8007 ERROR: default case should appear only once in CPLD_SOC_AHB_TOP.v(97)
HDL-8007 ERROR: 'rx_byte' is not declared in CPLD_SOC_AHB_TOP.v(100)
HDL-8007 ERROR: 'reci_step' is not declared in CPLD_SOC_AHB_TOP.v(101)
HDL-8007 ERROR: 'reci_step' is not declared in CPLD_SOC_AHB_TOP.v(103)
HDL-8007 ERROR: default case should appear only once in CPLD_SOC_AHB_TOP.v(104)
HDL-8007 ERROR: 'rx_byte' is not declared in CPLD_SOC_AHB_TOP.v(107)
HDL-8007 ERROR: 'reci_step' is not declared in CPLD_SOC_AHB_TOP.v(109)
HDL-8007 ERROR: 'i' is not declared in CPLD_SOC_AHB_TOP.v(110)
HDL-1007 : Sorry, too many errors..
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(258)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(133)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-8007 ERROR: syntax error near 'default' in CPLD_SOC_AHB_TOP.v(57)
HDL-8007 ERROR: Verilog 2000 keyword default used in incorrect context in CPLD_SOC_AHB_TOP.v(57)
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(280)
HDL-8007 ERROR: ignore module module due to previous errors in CPLD_SOC_AHB_TOP.v(306)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(283)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(158)
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(286)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(161)
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(286)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(161)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'tx_byte' in CPLD_SOC_AHB_TOP.v(37)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(223)
HDL-5007 WARNING: net 'tx_byte' does not have a driver in CPLD_SOC_AHB_TOP.v(37)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(223)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(309)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(309)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(223)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(309)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(309)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(223)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(309)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(309)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(223)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(309)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(309)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(223)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(309)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(309)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(223)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(309)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(309)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(223)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(309)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(309)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(223)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(309)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(309)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(223)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(309)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(309)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(223)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(309)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(309)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(223)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(309)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(309)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(223)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(309)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(309)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(223)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(309)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(309)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(223)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(309)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(309)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "tx_byte" in CPLD_SOC_AHB_TOP.v(37)
SYN-5014 WARNING: the net's pin: pin "tx_byte[0]" in CPLD_SOC_AHB_TOP.v(30)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 64 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2716/8539 useful/useless nets, 2500/8440 useful/useless insts
SYN-1019 : Optimized 65 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 273 distributor mux.
SYN-1016 : Merged 625 instances.
SYN-1015 : Optimize round 1, 18359 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 2227/736 useful/useless nets, 2028/405 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 548 better
SYN-1014 : Optimize round 3
SYN-1032 : 2222/1 useful/useless nets, 2023/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2222/0 useful/useless nets, 2023/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.982611s wall, 2.028013s user + 0.031200s system = 2.059213s CPU (103.9%)

RUN-1004 : used memory is 304 MB, reserved memory is 296 MB, peak memory is 408 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1338
  #and                394
  #nand                 0
  #or                 260
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 67
  #bufif1               0
  #MX21                20
  #FADD                 0
  #DFF                597
  #LATCH                0
#MACRO_ADD              9
#MACRO_EQ              26
#MACRO_MUX            490

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |740    |597    |35     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 8 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2331/28 useful/useless nets, 2133/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2751/0 useful/useless nets, 2554/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 266 better
SYN-2501 : Optimize round 2
SYN-1032 : 2727/0 useful/useless nets, 2530/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1032 : 3224/0 useful/useless nets, 3027/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 11551, tnet num: 3239, tinst num: 3026, tnode num: 19703, tedge num: 20501.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3239 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 602 (3.88), #lev = 7 (3.58)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 601 (3.87), #lev = 7 (3.57)
SYN-2581 : Mapping with K=5, #lut = 601 (3.87), #lev = 7 (3.57)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2011 instances into 602 LUTs, name keeping = 57%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1807/0 useful/useless nets, 1610/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 595 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 67 adder to BLE ...
SYN-4008 : Packed 67 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 602 LUT to BLE ...
SYN-4008 : Packed 602 LUT and 290 SEQ to BLE.
SYN-4003 : Packing 305 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (305 nodes)...
SYN-4004 : #1: Packed 117 SEQ (7255 nodes)...
SYN-4004 : #2: Packed 193 SEQ (33892 nodes)...
SYN-4004 : #3: Packed 273 SEQ (26768 nodes)...
SYN-4004 : #4: Packed 302 SEQ (4078 nodes)...
SYN-4004 : #5: Packed 303 SEQ (873 nodes)...
SYN-4004 : #6: Packed 305 SEQ (81 nodes)...
SYN-4004 : #7: Packed 305 SEQ (0 nodes)...
SYN-4005 : Packed 305 SEQ with LUT/SLICE
SYN-4006 : 19 single LUT's are left
SYN-4006 : 305 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 602/924 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  748   out of   4480   16.70%
#reg                  595   out of   4480   13.28%
#le                   748
  #lut only           153   out of    748   20.45%
  #reg only             0   out of    748    0.00%
  #lut&reg            595   out of    748   79.55%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |748   |748   |595   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.548943s wall, 2.511616s user + 0.062400s system = 2.574016s CPU (101.0%)

RUN-1004 : used memory is 311 MB, reserved memory is 304 MB, peak memory is 408 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 9 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1890/24 useful/useless nets, 1012/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1781/109 useful/useless nets, 903/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1781/0 useful/useless nets, 903/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.082342s wall, 1.107607s user + 0.015600s system = 1.123207s CPU (103.8%)

RUN-1004 : used memory is 311 MB, reserved memory is 304 MB, peak memory is 408 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1818/0 useful/useless nets, 944/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1809/0 useful/useless nets, 935/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 1866/0 useful/useless nets, 992/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 1866/0 useful/useless nets, 992/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2007/6 useful/useless nets, 1133/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7490, tnet num: 2008, tinst num: 1128, tnode num: 10881, tedge num: 12940.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2008 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1902/0 useful/useless nets, 1028/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1740 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2159 nodes)...
SYN-4004 : #4: Packed 58 SEQ (3502 nodes)...
SYN-4004 : #5: Packed 59 SEQ (3344 nodes)...
SYN-4004 : #6: Packed 60 SEQ (5489 nodes)...
SYN-4004 : #7: Packed 63 SEQ (7547 nodes)...
SYN-4004 : #8: Packed 63 SEQ (3584 nodes)...
SYN-4004 : #9: Packed 63 SEQ (546 nodes)...
SYN-4004 : #10: Packed 63 SEQ (0 nodes)...
SYN-4005 : Packed 63 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 123/828 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.141512s wall, 1.154407s user + 0.015600s system = 1.170008s CPU (102.5%)

RUN-1004 : used memory is 311 MB, reserved memory is 304 MB, peak memory is 408 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.456078s wall, 2.433616s user + 0.109201s system = 2.542816s CPU (103.5%)

RUN-1004 : used memory is 311 MB, reserved memory is 304 MB, peak memory is 408 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n376' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n377' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n387' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n388' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n389' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n390' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n391' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n392' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n393' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n394' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n395' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n386' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n396' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n397' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n398' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n399' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n385' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n384' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n383' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n382' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n381' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n380' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n379' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n378' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n400' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n401' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n411' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n412' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n413' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n414' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n415' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n416' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n417' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n418' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n419' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n410' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n420' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n421' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n422' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n423' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n409' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n408' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n407' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n406' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n405' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n404' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n403' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n402' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (35 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 47 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 613 instances
RUN-1001 : 249 mslices, 249 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1636 nets
RUN-1001 : 896 nets have 2 pins
RUN-1001 : 579 nets have [3 - 5] pins
RUN-1001 : 90 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 611 instances, 498 slices, 17 macros(112 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6312, tnet num: 1634, tinst num: 611, tnode num: 7833, tedge num: 10261.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1634 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.277663s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (101.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 241358
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(283): len = 161519, overlap = 22.5
PHY-3002 : Step(284): len = 121285, overlap = 27.25
PHY-3002 : Step(285): len = 101287, overlap = 33.25
PHY-3002 : Step(286): len = 87777.2, overlap = 39.25
PHY-3002 : Step(287): len = 76969.2, overlap = 45.25
PHY-3002 : Step(288): len = 68479.2, overlap = 53.75
PHY-3002 : Step(289): len = 60622.6, overlap = 58.5
PHY-3002 : Step(290): len = 52491.1, overlap = 64.5
PHY-3002 : Step(291): len = 48133.3, overlap = 68
PHY-3002 : Step(292): len = 44713.2, overlap = 74
PHY-3002 : Step(293): len = 41779.6, overlap = 77
PHY-3002 : Step(294): len = 40563, overlap = 78.25
PHY-3002 : Step(295): len = 39329, overlap = 74.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.04559e-06
PHY-3002 : Step(296): len = 39318, overlap = 74.25
PHY-3002 : Step(297): len = 39780.7, overlap = 73.75
PHY-3002 : Step(298): len = 41526, overlap = 68.75
PHY-3002 : Step(299): len = 41170.2, overlap = 66.25
PHY-3002 : Step(300): len = 40470.3, overlap = 65
PHY-3002 : Step(301): len = 41604.8, overlap = 62
PHY-3002 : Step(302): len = 41909.4, overlap = 61.5
PHY-3002 : Step(303): len = 42690.9, overlap = 59
PHY-3002 : Step(304): len = 42901.3, overlap = 58
PHY-3002 : Step(305): len = 43565.1, overlap = 52.5
PHY-3002 : Step(306): len = 43501.8, overlap = 57.75
PHY-3002 : Step(307): len = 43130.2, overlap = 57
PHY-3002 : Step(308): len = 43343.1, overlap = 48.75
PHY-3002 : Step(309): len = 43276.6, overlap = 50.5
PHY-3002 : Step(310): len = 43365.8, overlap = 51.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.40912e-05
PHY-3002 : Step(311): len = 43883.6, overlap = 47
PHY-3002 : Step(312): len = 44317.7, overlap = 46.5
PHY-3002 : Step(313): len = 44768.5, overlap = 46.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.7779e-05
PHY-3002 : Step(314): len = 45484.9, overlap = 46.25
PHY-3002 : Step(315): len = 46149, overlap = 46.25
PHY-3002 : Step(316): len = 47479.9, overlap = 48.25
PHY-3002 : Step(317): len = 47422.8, overlap = 43.25
PHY-3002 : Step(318): len = 48261.2, overlap = 43.5
PHY-3002 : Step(319): len = 48355.5, overlap = 44.5
PHY-3002 : Step(320): len = 48275, overlap = 40.5
PHY-3002 : Step(321): len = 48330.7, overlap = 40.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.89779e-05
PHY-3002 : Step(322): len = 48749.6, overlap = 40.5
PHY-3002 : Step(323): len = 48953.7, overlap = 45.25
PHY-3002 : Step(324): len = 49298.9, overlap = 44.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010397s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (150.0%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.14139e-06
PHY-3002 : Step(325): len = 53075.1, overlap = 40.25
PHY-3002 : Step(326): len = 51327.6, overlap = 45
PHY-3002 : Step(327): len = 49777.6, overlap = 46.25
PHY-3002 : Step(328): len = 49020.9, overlap = 47
PHY-3002 : Step(329): len = 48183.3, overlap = 48.75
PHY-3002 : Step(330): len = 47460.6, overlap = 49
PHY-3002 : Step(331): len = 47007, overlap = 49
PHY-3002 : Step(332): len = 46565.4, overlap = 49.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.28277e-06
PHY-3002 : Step(333): len = 46405.8, overlap = 48.75
PHY-3002 : Step(334): len = 46405.8, overlap = 48.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.25652e-05
PHY-3002 : Step(335): len = 46915.4, overlap = 46.75
PHY-3002 : Step(336): len = 47466.3, overlap = 45
PHY-3002 : Step(337): len = 47718, overlap = 45.75
PHY-3002 : Step(338): len = 49933.1, overlap = 43.75
PHY-3002 : Step(339): len = 51476.1, overlap = 39.25
PHY-3002 : Step(340): len = 50884, overlap = 38.75
PHY-3002 : Step(341): len = 50770.5, overlap = 38
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.51304e-05
PHY-3002 : Step(342): len = 50821.8, overlap = 38
PHY-3002 : Step(343): len = 50950, overlap = 38.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.26308e-05
PHY-3002 : Step(344): len = 51534.8, overlap = 39.75
PHY-3002 : Step(345): len = 52753.5, overlap = 37.75
PHY-3002 : Step(346): len = 53133.6, overlap = 34.25
PHY-3002 : Step(347): len = 54025.6, overlap = 30.25
PHY-3002 : Step(348): len = 54540.7, overlap = 28.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.54303e-05
PHY-3002 : Step(349): len = 54868.1, overlap = 62.25
PHY-3002 : Step(350): len = 55948.9, overlap = 59.25
PHY-3002 : Step(351): len = 55564, overlap = 56.25
PHY-3002 : Step(352): len = 54904.7, overlap = 55
PHY-3002 : Step(353): len = 54421.8, overlap = 52.25
PHY-3002 : Step(354): len = 53507.8, overlap = 53.5
PHY-3002 : Step(355): len = 53138.9, overlap = 53
PHY-3002 : Step(356): len = 52850.5, overlap = 52.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.08606e-05
PHY-3002 : Step(357): len = 53362.5, overlap = 51.5
PHY-3002 : Step(358): len = 54135.8, overlap = 49
PHY-3002 : Step(359): len = 54697.9, overlap = 48
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000141721
PHY-3002 : Step(360): len = 56239.6, overlap = 43.75
PHY-3002 : Step(361): len = 57851.7, overlap = 44.25
PHY-3002 : Step(362): len = 58094.8, overlap = 42.25
PHY-3002 : Step(363): len = 57916.8, overlap = 42.25
PHY-3002 : Step(364): len = 58115.8, overlap = 39.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000275669
PHY-3002 : Step(365): len = 59774.7, overlap = 38.75
PHY-3002 : Step(366): len = 60430.2, overlap = 37.75
PHY-3002 : Step(367): len = 61199.8, overlap = 36
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.084649s wall, 0.062400s user + 0.062400s system = 0.124801s CPU (147.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00038514
PHY-3002 : Step(368): len = 64520.5, overlap = 17
PHY-3002 : Step(369): len = 64104.7, overlap = 19.25
PHY-3002 : Step(370): len = 63334.3, overlap = 24.5
PHY-3002 : Step(371): len = 62921.9, overlap = 30
PHY-3002 : Step(372): len = 62819.1, overlap = 33
PHY-3002 : Step(373): len = 62749.8, overlap = 33.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00077028
PHY-3002 : Step(374): len = 63739, overlap = 31.75
PHY-3002 : Step(375): len = 64098, overlap = 30
PHY-3002 : Step(376): len = 64753.9, overlap = 28
PHY-3002 : Step(377): len = 64757.4, overlap = 28
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00154056
PHY-3002 : Step(378): len = 65629.9, overlap = 25.5
PHY-3002 : Step(379): len = 66033.5, overlap = 25.75
PHY-3002 : Step(380): len = 66881, overlap = 26.25
PHY-3002 : Step(381): len = 66987.2, overlap = 27
PHY-3002 : Step(382): len = 66952.8, overlap = 25.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009567s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 68062.2, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 750 tiles.
PHY-3001 : 16 instances has been re-located, deltaX = 16, deltaY = 11.
PHY-3001 : Final: Len = 68454.2, Over = 0
RUN-1003 : finish command "place" in  4.052179s wall, 5.647236s user + 0.764405s system = 6.411641s CPU (158.2%)

RUN-1004 : used memory is 313 MB, reserved memory is 306 MB, peak memory is 408 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 657 to 495
PHY-1001 : Pin misalignment score is improved from 495 to 486
PHY-1001 : Pin misalignment score is improved from 486 to 486
PHY-1001 : Pin local connectivity score is improved from 125 to 0
PHY-1001 : Pin misalignment score is improved from 545 to 498
PHY-1001 : Pin misalignment score is improved from 498 to 497
PHY-1001 : Pin misalignment score is improved from 497 to 497
PHY-1001 : Pin local connectivity score is improved from 54 to 0
PHY-1001 : End pin swap;  0.467306s wall, 0.468003s user + 0.015600s system = 0.483603s CPU (103.5%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 613 instances
RUN-1001 : 249 mslices, 249 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1636 nets
RUN-1001 : 896 nets have 2 pins
RUN-1001 : 579 nets have [3 - 5] pins
RUN-1001 : 90 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 29 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 80024, over cnt = 313(3%), over = 554, worst = 13
PHY-1002 : len = 81560, over cnt = 186(2%), over = 299, worst = 9
PHY-1002 : len = 82336, over cnt = 169(2%), over = 230, worst = 8
PHY-1002 : len = 85688, over cnt = 57(0%), over = 78, worst = 5
PHY-1002 : len = 86856, over cnt = 36(0%), over = 50, worst = 5
PHY-1002 : len = 87424, over cnt = 28(0%), over = 42, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6312, tnet num: 1634, tinst num: 611, tnode num: 7833, tedge num: 10261.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1634 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.935131s wall, 0.967206s user + 0.015600s system = 0.982806s CPU (105.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.119285s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (104.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 148480, over cnt = 105(0%), over = 105, worst = 1
PHY-1001 : End Routed; 5.887132s wall, 6.614442s user + 0.062400s system = 6.676843s CPU (113.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 147168, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End DR Iter 1; 0.169724s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (101.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 147336, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.041761s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (149.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 147368, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 147368
PHY-1001 : End DR Iter 3; 0.020736s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (225.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  8.506507s wall, 9.188459s user + 0.156001s system = 9.344460s CPU (109.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  10.015124s wall, 10.732869s user + 0.187201s system = 10.920070s CPU (109.0%)

RUN-1004 : used memory is 347 MB, reserved memory is 340 MB, peak memory is 408 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  953   out of   4480   21.27%
#reg                  741   out of   4480   16.54%
#le                   983
  #lut only           242   out of    983   24.62%
  #reg only            30   out of    983    3.05%
  #lut&reg            711   out of    983   72.33%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.163846s wall, 1.107607s user + 0.046800s system = 1.154407s CPU (99.2%)

RUN-1004 : used memory is 305 MB, reserved memory is 296 MB, peak memory is 408 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6312, tnet num: 1634, tinst num: 611, tnode num: 7833, tedge num: 10261.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1634 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.153392s wall, 1.107607s user + 0.031200s system = 1.138807s CPU (98.7%)

RUN-1004 : used memory is 378 MB, reserved memory is 369 MB, peak memory is 408 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 613
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1636, pip num: 13988
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 737 valid insts, and 38168 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  7.000159s wall, 13.260085s user + 0.015600s system = 13.275685s CPU (189.6%)

RUN-1004 : used memory is 387 MB, reserved memory is 377 MB, peak memory is 408 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(304)
HDL-8007 ERROR: 'timer' is not declared in CPLD_SOC_AHB_TOP.v(69)
HDL-8007 ERROR: 'timer' is not declared in CPLD_SOC_AHB_TOP.v(70)
HDL-8007 ERROR: 'timer' is not declared in CPLD_SOC_AHB_TOP.v(71)
HDL-8007 ERROR: 'timer' is not declared in CPLD_SOC_AHB_TOP.v(74)
HDL-8007 ERROR: 'timer' is not declared in CPLD_SOC_AHB_TOP.v(80)
HDL-8007 ERROR: 'timer' is not declared in CPLD_SOC_AHB_TOP.v(85)
HDL-8007 ERROR: ignore module module due to previous errors in CPLD_SOC_AHB_TOP.v(330)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(305)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(180)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(305)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(180)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'tx_byte' in CPLD_SOC_AHB_TOP.v(37)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-8007 ERROR: net 'tx_en' is constantly driven from multiple places in CPLD_SOC_AHB_TOP.v(63)
HDL-8007 ERROR: another driver from here in CPLD_SOC_AHB_TOP.v(86)
HDL-1007 : module 'CPLD_SOC_AHB_TOP' remains a black box, due to errors in its contents in CPLD_SOC_AHB_TOP.v(1)
HDL-8007 ERROR: CPLD_SOC_AHB_TOP is a black box in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(304)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(179)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(304)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(179)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'tx_byte' in CPLD_SOC_AHB_TOP.v(37)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-8007 ERROR: net 'timer[31]' is constantly driven from multiple places in CPLD_SOC_AHB_TOP.v(74)
HDL-8007 ERROR: another driver from here in CPLD_SOC_AHB_TOP.v(85)
HDL-1007 : module 'CPLD_SOC_AHB_TOP' remains a black box, due to errors in its contents in CPLD_SOC_AHB_TOP.v(1)
HDL-8007 ERROR: CPLD_SOC_AHB_TOP is a black box in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(302)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(177)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(302)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(177)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'tx_byte' in CPLD_SOC_AHB_TOP.v(37)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(239)
HDL-5007 WARNING: net 'tx_byte' does not have a driver in CPLD_SOC_AHB_TOP.v(37)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(239)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(325)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(325)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(239)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(325)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(325)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(239)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(325)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(325)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(239)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(325)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(325)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(239)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(325)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(325)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(239)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(325)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(325)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(239)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(325)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(325)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(239)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(325)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(325)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(239)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(325)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(325)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(239)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(325)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(325)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(239)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(325)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(325)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(239)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(325)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(325)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(239)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(325)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(325)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(239)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(325)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(325)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "tx_byte" in CPLD_SOC_AHB_TOP.v(37)
SYN-5014 WARNING: the net's pin: pin "tx_byte[0]" in CPLD_SOC_AHB_TOP.v(30)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 64 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2824/8539 useful/useless nets, 2577/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 79 onehot mux instances.
SYN-1020 : Optimized 284 distributor mux.
SYN-1016 : Merged 701 instances.
SYN-1015 : Optimize round 1, 18445 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 2406/674 useful/useless nets, 2159/342 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     reg1_b3
SYN-1002 :     uart_byte_tx/reg1_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 420 better
SYN-1014 : Optimize round 3
SYN-1032 : 2402/1 useful/useless nets, 2155/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2402/0 useful/useless nets, 2155/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.036646s wall, 2.262014s user + 0.109201s system = 2.371215s CPU (116.4%)

RUN-1004 : used memory is 286 MB, reserved memory is 302 MB, peak memory is 408 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1397
  #and                396
  #nand                 0
  #or                 260
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 71
  #bufif1               0
  #MX21                21
  #FADD                 0
  #DFF                649
  #LATCH                0
#MACRO_ADD             13
#MACRO_EQ              28
#MACRO_MUX            556

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |747    |649    |41     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 10 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 3 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2515/28 useful/useless nets, 2269/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3001/0 useful/useless nets, 2756/0 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 312 better
SYN-2501 : Optimize round 2
SYN-1032 : 2977/0 useful/useless nets, 2732/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 3782/0 useful/useless nets, 3537/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 13496, tnet num: 3793, tinst num: 3531, tnode num: 22324, tedge num: 23727.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3793 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 675 (3.80), #lev = 7 (3.64)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 672 (3.80), #lev = 7 (3.64)
SYN-2581 : Mapping with K=5, #lut = 672 (3.79), #lev = 7 (3.64)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2409 instances into 673 LUTs, name keeping = 59%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2034/0 useful/useless nets, 1789/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 647 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 673 LUT to BLE ...
SYN-4008 : Packed 673 LUT and 342 SEQ to BLE.
SYN-4003 : Packing 305 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (305 nodes)...
SYN-4004 : #1: Packed 119 SEQ (7257 nodes)...
SYN-4004 : #2: Packed 204 SEQ (33629 nodes)...
SYN-4004 : #3: Packed 272 SEQ (25806 nodes)...
SYN-4004 : #4: Packed 300 SEQ (5039 nodes)...
SYN-4004 : #5: Packed 302 SEQ (1150 nodes)...
SYN-4004 : #6: Packed 305 SEQ (95 nodes)...
SYN-4004 : #7: Packed 305 SEQ (0 nodes)...
SYN-4005 : Packed 305 SEQ with LUT/SLICE
SYN-4006 : 39 single LUT's are left
SYN-4006 : 305 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 673/1017 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  873   out of   4480   19.49%
#reg                  647   out of   4480   14.44%
#le                   873
  #lut only           226   out of    873   25.89%
  #reg only             0   out of    873    0.00%
  #lut&reg            647   out of    873   74.11%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |873   |873   |647   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.956755s wall, 3.478822s user + 0.187201s system = 3.666024s CPU (124.0%)

RUN-1004 : used memory is 308 MB, reserved memory is 324 MB, peak memory is 408 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 11 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.019296s wall, 1.060807s user + 0.078001s system = 1.138807s CPU (111.7%)

RUN-1004 : used memory is 308 MB, reserved memory is 324 MB, peak memory is 408 MB
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2032/24 useful/useless nets, 1074/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1923/109 useful/useless nets, 965/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1923/0 useful/useless nets, 965/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.233274s wall, 1.310408s user + 0.015600s system = 1.326008s CPU (107.5%)

RUN-1004 : used memory is 309 MB, reserved memory is 324 MB, peak memory is 408 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1960/0 useful/useless nets, 1006/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1951/0 useful/useless nets, 997/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2008/0 useful/useless nets, 1054/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 2008/0 useful/useless nets, 1054/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2149/6 useful/useless nets, 1195/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 8040, tnet num: 2150, tinst num: 1190, tnode num: 11554, tedge num: 13940.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2150 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2044/0 useful/useless nets, 1090/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2151 nodes)...
SYN-4004 : #4: Packed 57 SEQ (3516 nodes)...
SYN-4004 : #5: Packed 58 SEQ (3493 nodes)...
SYN-4004 : #6: Packed 59 SEQ (6351 nodes)...
SYN-4004 : #7: Packed 65 SEQ (8084 nodes)...
SYN-4004 : #8: Packed 75 SEQ (3462 nodes)...
SYN-4004 : #9: Packed 80 SEQ (974 nodes)...
SYN-4004 : #10: Packed 80 SEQ (194 nodes)...
SYN-4005 : Packed 80 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 106/873 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.195647s wall, 1.201208s user + 0.093601s system = 1.294808s CPU (108.3%)

RUN-1004 : used memory is 309 MB, reserved memory is 324 MB, peak memory is 408 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.689739s wall, 2.761218s user + 0.124801s system = 2.886019s CPU (107.3%)

RUN-1004 : used memory is 309 MB, reserved memory is 324 MB, peak memory is 408 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n416' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n417' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n427' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n428' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n429' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n430' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n431' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n432' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n433' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n434' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n435' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n426' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n436' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n437' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n438' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n439' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n425' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n424' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n423' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n422' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n421' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n420' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n419' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n418' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n440' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n441' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n451' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n452' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n453' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n454' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n455' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n456' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n457' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n458' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n459' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n450' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n460' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n461' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n462' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n463' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n449' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n448' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n447' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n446' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n445' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n444' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n443' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n442' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (41 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 667 instances
RUN-1001 : 276 mslices, 276 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1778 nets
RUN-1001 : 965 nets have 2 pins
RUN-1001 : 646 nets have [3 - 5] pins
RUN-1001 : 88 nets have [6 - 10] pins
RUN-1001 : 45 nets have [11 - 20] pins
RUN-1001 : 31 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 665 instances, 552 slices, 21 macros(134 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6881, tnet num: 1776, tinst num: 665, tnode num: 8544, tedge num: 11292.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1776 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.310295s wall, 0.312002s user + 0.015600s system = 0.327602s CPU (105.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 264253
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 24%, beta_incr = 0.852143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(383): len = 181626, overlap = 22.5
PHY-3002 : Step(384): len = 143278, overlap = 25.75
PHY-3002 : Step(385): len = 123162, overlap = 25
PHY-3002 : Step(386): len = 107894, overlap = 36
PHY-3002 : Step(387): len = 95104.1, overlap = 41.5
PHY-3002 : Step(388): len = 83549.7, overlap = 45.5
PHY-3002 : Step(389): len = 74668.3, overlap = 58
PHY-3002 : Step(390): len = 65716.7, overlap = 65.75
PHY-3002 : Step(391): len = 58971.2, overlap = 67.5
PHY-3002 : Step(392): len = 53376.9, overlap = 69.75
PHY-3002 : Step(393): len = 48241.6, overlap = 72.25
PHY-3002 : Step(394): len = 46248.4, overlap = 71
PHY-3002 : Step(395): len = 43597.2, overlap = 70.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.95181e-06
PHY-3002 : Step(396): len = 43504.5, overlap = 70.5
PHY-3002 : Step(397): len = 43786.9, overlap = 70
PHY-3002 : Step(398): len = 43857, overlap = 69.5
PHY-3002 : Step(399): len = 43519.8, overlap = 71.25
PHY-3002 : Step(400): len = 43618.7, overlap = 71.75
PHY-3002 : Step(401): len = 44230, overlap = 68
PHY-3002 : Step(402): len = 44238.1, overlap = 66.5
PHY-3002 : Step(403): len = 44148.9, overlap = 66.25
PHY-3002 : Step(404): len = 44482.5, overlap = 65.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.90361e-06
PHY-3002 : Step(405): len = 45007.1, overlap = 64.75
PHY-3002 : Step(406): len = 45639.1, overlap = 64.75
PHY-3002 : Step(407): len = 46069.5, overlap = 62.75
PHY-3002 : Step(408): len = 45976, overlap = 60
PHY-3002 : Step(409): len = 46938.2, overlap = 55.75
PHY-3002 : Step(410): len = 48111.4, overlap = 54.75
PHY-3002 : Step(411): len = 48115.5, overlap = 53.5
PHY-3002 : Step(412): len = 48222.5, overlap = 51.25
PHY-3002 : Step(413): len = 48193, overlap = 48.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.98072e-05
PHY-3002 : Step(414): len = 48841.5, overlap = 48
PHY-3002 : Step(415): len = 49224.1, overlap = 47.25
PHY-3002 : Step(416): len = 49325.1, overlap = 45.75
PHY-3002 : Step(417): len = 49339.5, overlap = 45
PHY-3002 : Step(418): len = 49496.6, overlap = 44.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.65923e-05
PHY-3002 : Step(419): len = 50085.8, overlap = 48.5
PHY-3002 : Step(420): len = 50579, overlap = 46.75
PHY-3002 : Step(421): len = 50398.2, overlap = 40.75
PHY-3002 : Step(422): len = 50449.2, overlap = 36.25
PHY-3002 : Step(423): len = 50671.6, overlap = 42.5
PHY-3002 : Step(424): len = 50995.6, overlap = 38.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.30717e-05
PHY-3002 : Step(425): len = 51241.2, overlap = 39
PHY-3002 : Step(426): len = 51573.6, overlap = 38.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004319s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.852143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.11135e-06
PHY-3002 : Step(427): len = 54032.9, overlap = 39.5
PHY-3002 : Step(428): len = 52599.9, overlap = 43
PHY-3002 : Step(429): len = 51456.1, overlap = 42.5
PHY-3002 : Step(430): len = 51004.6, overlap = 45.5
PHY-3002 : Step(431): len = 50306.6, overlap = 49.75
PHY-3002 : Step(432): len = 49941, overlap = 51.25
PHY-3002 : Step(433): len = 49060.3, overlap = 52.75
PHY-3002 : Step(434): len = 48584.7, overlap = 56.5
PHY-3002 : Step(435): len = 48121.1, overlap = 60.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.2227e-06
PHY-3002 : Step(436): len = 47919.5, overlap = 59.75
PHY-3002 : Step(437): len = 47944, overlap = 59.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.44539e-06
PHY-3002 : Step(438): len = 48212.3, overlap = 58.5
PHY-3002 : Step(439): len = 48723.1, overlap = 57.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.29568e-05
PHY-3002 : Step(440): len = 48680.4, overlap = 56.25
PHY-3002 : Step(441): len = 51195.8, overlap = 45.75
PHY-3002 : Step(442): len = 54345.6, overlap = 46.5
PHY-3002 : Step(443): len = 53908.5, overlap = 46.5
PHY-3002 : Step(444): len = 53998.9, overlap = 47.25
PHY-3002 : Step(445): len = 53998.9, overlap = 47.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.59137e-05
PHY-3002 : Step(446): len = 55574.4, overlap = 48.75
PHY-3002 : Step(447): len = 56759.2, overlap = 46.75
PHY-3002 : Step(448): len = 56730.7, overlap = 47.5
PHY-3002 : Step(449): len = 57152.3, overlap = 49
PHY-3002 : Step(450): len = 57674.5, overlap = 48.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.92873e-05
PHY-3002 : Step(451): len = 58437.7, overlap = 47.25
PHY-3002 : Step(452): len = 60659.9, overlap = 44
PHY-3002 : Step(453): len = 61793.1, overlap = 40.75
PHY-3002 : Step(454): len = 62329.3, overlap = 39.5
PHY-3002 : Step(455): len = 64095.5, overlap = 32
PHY-3002 : Step(456): len = 65920.9, overlap = 31
PHY-3002 : Step(457): len = 65988.9, overlap = 31.75
PHY-3002 : Step(458): len = 66326, overlap = 29.5
PHY-3002 : Step(459): len = 66204.3, overlap = 31.25
PHY-3002 : Step(460): len = 65790.6, overlap = 31.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.85747e-05
PHY-3002 : Step(461): len = 66520.9, overlap = 30
PHY-3002 : Step(462): len = 67274.8, overlap = 28
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000197149
PHY-3002 : Step(463): len = 68402.1, overlap = 25
PHY-3002 : Step(464): len = 71861.7, overlap = 21.5
PHY-3002 : Step(465): len = 71844.9, overlap = 19.75
PHY-3002 : Step(466): len = 72200.7, overlap = 18
PHY-3002 : Step(467): len = 72759.3, overlap = 14.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000394299
PHY-3002 : Step(468): len = 74827.5, overlap = 11
PHY-3002 : Step(469): len = 77752.7, overlap = 8.25
PHY-3002 : Step(470): len = 78822.8, overlap = 6.75
PHY-3002 : Step(471): len = 79713.1, overlap = 6.25
PHY-3002 : Step(472): len = 80048.9, overlap = 5.75
PHY-3002 : Step(473): len = 80333.4, overlap = 6.25
PHY-3002 : Step(474): len = 80057.3, overlap = 6.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000788597
PHY-3002 : Step(475): len = 83388.7, overlap = 3.5
PHY-3002 : Step(476): len = 85012.5, overlap = 2.75
PHY-3002 : Step(477): len = 85478.9, overlap = 4
PHY-3002 : Step(478): len = 85913.2, overlap = 3.5
PHY-3002 : Step(479): len = 85863.5, overlap = 3.5
PHY-3002 : Step(480): len = 85659, overlap = 3
PHY-3002 : Step(481): len = 85248.2, overlap = 3
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0015348
PHY-3002 : Step(482): len = 87440, overlap = 2.5
PHY-3002 : Step(483): len = 88436.8, overlap = 2.5
PHY-3002 : Step(484): len = 88854.4, overlap = 2.5
PHY-3002 : Step(485): len = 89666.3, overlap = 2.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00306959
PHY-3002 : Step(486): len = 91110.2, overlap = 2
PHY-3002 : Step(487): len = 91466.5, overlap = 2
PHY-3002 : Step(488): len = 92229.2, overlap = 2
PHY-3002 : Step(489): len = 92467.8, overlap = 2
PHY-3002 : Step(490): len = 92570.5, overlap = 2
PHY-3002 : Step(491): len = 92727.2, overlap = 2
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.852143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000416897
PHY-3002 : Step(492): len = 90137.5, overlap = 30.25
PHY-3002 : Step(493): len = 86532.7, overlap = 27.25
PHY-3002 : Step(494): len = 85061.6, overlap = 24.5
PHY-3002 : Step(495): len = 84361.2, overlap = 23.75
PHY-3002 : Step(496): len = 83008.8, overlap = 25.25
PHY-3002 : Step(497): len = 81920.8, overlap = 24.5
PHY-3002 : Step(498): len = 81044.5, overlap = 23.75
PHY-3002 : Step(499): len = 80354.7, overlap = 26.5
PHY-3002 : Step(500): len = 79735.7, overlap = 28.5
PHY-3002 : Step(501): len = 79289.6, overlap = 28.25
PHY-3002 : Step(502): len = 78838.2, overlap = 27.25
PHY-3002 : Step(503): len = 78411.2, overlap = 27.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000826815
PHY-3002 : Step(504): len = 80290.2, overlap = 24.5
PHY-3002 : Step(505): len = 80850, overlap = 24
PHY-3002 : Step(506): len = 81413.8, overlap = 23.5
PHY-3002 : Step(507): len = 81519.5, overlap = 23.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00165363
PHY-3002 : Step(508): len = 83128.4, overlap = 23.5
PHY-3002 : Step(509): len = 83666.8, overlap = 24.75
PHY-3002 : Step(510): len = 84593.3, overlap = 23
PHY-3002 : Step(511): len = 84829.7, overlap = 21.75
PHY-3002 : Step(512): len = 84948.4, overlap = 21
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.387573s wall, 0.343202s user + 0.124801s system = 0.468003s CPU (120.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 29%, beta_incr = 0.852143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00484863
PHY-3002 : Step(513): len = 85007.5, overlap = 2.25
PHY-3002 : Step(514): len = 83826, overlap = 6.5
PHY-3002 : Step(515): len = 83009.5, overlap = 7.25
PHY-3002 : Step(516): len = 82483.4, overlap = 9.5
PHY-3002 : Step(517): len = 82242.3, overlap = 10
PHY-3002 : Step(518): len = 81987.5, overlap = 10.5
PHY-3002 : Step(519): len = 81624.6, overlap = 13.75
PHY-3002 : Step(520): len = 81368.7, overlap = 13.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00969726
PHY-3002 : Step(521): len = 81549.6, overlap = 13.75
PHY-3002 : Step(522): len = 81574.2, overlap = 13.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0193945
PHY-3002 : Step(523): len = 81694, overlap = 13.75
PHY-3002 : Step(524): len = 81736, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014491s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (215.3%)

PHY-3001 : Legalized: Len = 82910.7, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 750 tiles.
PHY-3001 : 8 instances has been re-located, deltaX = 8, deltaY = 5.
PHY-3001 : Final: Len = 82995.7, Over = 0
RUN-1003 : finish command "place" in  6.711623s wall, 8.595655s user + 1.450809s system = 10.046464s CPU (149.7%)

RUN-1004 : used memory is 310 MB, reserved memory is 325 MB, peak memory is 408 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 706 to 512
PHY-1001 : Pin misalignment score is improved from 512 to 506
PHY-1001 : Pin misalignment score is improved from 506 to 504
PHY-1001 : Pin misalignment score is improved from 504 to 504
PHY-1001 : Pin local connectivity score is improved from 136 to 0
PHY-1001 : Pin misalignment score is improved from 573 to 532
PHY-1001 : Pin misalignment score is improved from 532 to 530
PHY-1001 : Pin misalignment score is improved from 530 to 528
PHY-1001 : Pin misalignment score is improved from 528 to 528
PHY-1001 : Pin local connectivity score is improved from 49 to 0
PHY-1001 : End pin swap;  0.697422s wall, 0.858005s user + 0.015600s system = 0.873606s CPU (125.3%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 667 instances
RUN-1001 : 276 mslices, 276 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1778 nets
RUN-1001 : 965 nets have 2 pins
RUN-1001 : 646 nets have [3 - 5] pins
RUN-1001 : 88 nets have [6 - 10] pins
RUN-1001 : 45 nets have [11 - 20] pins
RUN-1001 : 31 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 99792, over cnt = 240(2%), over = 415, worst = 11
PHY-1002 : len = 101032, over cnt = 123(1%), over = 193, worst = 8
PHY-1002 : len = 101232, over cnt = 104(1%), over = 144, worst = 7
PHY-1002 : len = 102720, over cnt = 27(0%), over = 44, worst = 5
PHY-1002 : len = 103336, over cnt = 21(0%), over = 31, worst = 4
PHY-1002 : len = 103432, over cnt = 23(0%), over = 32, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6881, tnet num: 1776, tinst num: 665, tnode num: 8544, tedge num: 11292.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1776 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.034840s wall, 1.388409s user + 0.031200s system = 1.419609s CPU (137.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 19416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.138888s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (112.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 19416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 196760, over cnt = 30(0%), over = 30, worst = 1
PHY-1001 : End Routed; 9.225357s wall, 10.296066s user + 0.187201s system = 10.483267s CPU (113.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 196600, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.081089s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (115.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 196648, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.033414s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (93.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 196624, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 196624
PHY-1001 : End DR Iter 3; 0.021873s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (214.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.954070s wall, 13.041684s user + 0.249602s system = 13.291285s CPU (111.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.793832s wall, 15.412899s user + 0.296402s system = 15.709301s CPU (113.9%)

RUN-1004 : used memory is 338 MB, reserved memory is 350 MB, peak memory is 408 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1078   out of   4480   24.06%
#reg                  793   out of   4480   17.70%
#le                  1089
  #lut only           296   out of   1089   27.18%
  #reg only            11   out of   1089    1.01%
  #lut&reg            782   out of   1089   71.81%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.257589s wall, 1.357209s user + 0.062400s system = 1.419609s CPU (112.9%)

RUN-1004 : used memory is 338 MB, reserved memory is 350 MB, peak memory is 408 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6881, tnet num: 1776, tinst num: 665, tnode num: 8544, tedge num: 11292.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1776 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 5, clk_num = 1.
TMR-5009 WARNING: There are(is) 2 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.252257s wall, 1.248008s user + 0.046800s system = 1.294808s CPU (103.4%)

RUN-1004 : used memory is 379 MB, reserved memory is 391 MB, peak memory is 408 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 667
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1778, pip num: 15941
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 841 valid insts, and 43272 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  8.226258s wall, 15.334898s user + 0.156001s system = 15.490899s CPU (188.3%)

RUN-1004 : used memory is 395 MB, reserved memory is 401 MB, peak memory is 408 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(301)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(176)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.418647s wall, 0.296402s user + 0.031200s system = 0.327602s CPU (23.1%)

RUN-1004 : used memory is 437 MB, reserved memory is 455 MB, peak memory is 437 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.965522s wall, 1.372809s user + 0.078001s system = 1.450809s CPU (48.9%)

RUN-1004 : used memory is 427 MB, reserved memory is 444 MB, peak memory is 437 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.455850s wall, 0.171601s user + 0.140401s system = 0.312002s CPU (21.4%)

RUN-1004 : used memory is 438 MB, reserved memory is 455 MB, peak memory is 439 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.992788s wall, 1.154407s user + 0.171601s system = 1.326008s CPU (44.3%)

RUN-1004 : used memory is 427 MB, reserved memory is 444 MB, peak memory is 439 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(318)
HDL-8007 ERROR: procedural assignment to a non-register 'tx_byte' is not permitted in CPLD_SOC_AHB_TOP.v(54)
HDL-8007 ERROR: procedural assignment to a non-register 'tx_byte' is not permitted in CPLD_SOC_AHB_TOP.v(60)
HDL-8007 ERROR: procedural assignment to a non-register 'tx_byte' is not permitted in CPLD_SOC_AHB_TOP.v(66)
HDL-8007 ERROR: ignore module module due to previous errors in CPLD_SOC_AHB_TOP.v(344)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(318)
HDL-8007 ERROR: procedural assignment to a non-register 'tx_byte' is not permitted in CPLD_SOC_AHB_TOP.v(54)
HDL-8007 ERROR: procedural assignment to a non-register 'tx_byte' is not permitted in CPLD_SOC_AHB_TOP.v(60)
HDL-8007 ERROR: procedural assignment to a non-register 'tx_byte' is not permitted in CPLD_SOC_AHB_TOP.v(66)
HDL-8007 ERROR: ignore module module due to previous errors in CPLD_SOC_AHB_TOP.v(344)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(319)
HDL-5007 WARNING: identifier 'usart_rx_sta' is used before its declaration in CPLD_SOC_AHB_TOP.v(57)
HDL-5007 WARNING: identifier 'usart_rx_sta' is used before its declaration in CPLD_SOC_AHB_TOP.v(63)
HDL-5007 WARNING: identifier 'usart_rx_sta' is used before its declaration in CPLD_SOC_AHB_TOP.v(69)
HDL-5007 WARNING: identifier 'usart_rx_sta' is used before its declaration in CPLD_SOC_AHB_TOP.v(74)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(194)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(319)
HDL-5007 WARNING: identifier 'usart_rx_sta' is used before its declaration in CPLD_SOC_AHB_TOP.v(57)
HDL-5007 WARNING: identifier 'usart_rx_sta' is used before its declaration in CPLD_SOC_AHB_TOP.v(63)
HDL-5007 WARNING: identifier 'usart_rx_sta' is used before its declaration in CPLD_SOC_AHB_TOP.v(69)
HDL-5007 WARNING: identifier 'usart_rx_sta' is used before its declaration in CPLD_SOC_AHB_TOP.v(74)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(194)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'tx_byte' in CPLD_SOC_AHB_TOP.v(38)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-8007 ERROR: net 'usart_rx_sta[7]' is constantly driven from multiple places in CPLD_SOC_AHB_TOP.v(79)
HDL-8007 ERROR: another driver from here in CPLD_SOC_AHB_TOP.v(183)
HDL-1007 : module 'CPLD_SOC_AHB_TOP' remains a black box, due to errors in its contents in CPLD_SOC_AHB_TOP.v(1)
HDL-8007 ERROR: CPLD_SOC_AHB_TOP is a black box in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(319)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(194)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(319)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(194)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'tx_byte' in CPLD_SOC_AHB_TOP.v(38)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(256)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 74 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2851/8539 useful/useless nets, 2604/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 88 onehot mux instances.
SYN-1020 : Optimized 284 distributor mux.
SYN-1016 : Merged 706 instances.
SYN-1015 : Optimize round 1, 18462 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 2435/691 useful/useless nets, 2188/341 useful/useless insts
SYN-1017 : Remove 3 const input seq instances
SYN-1002 :     reg0_b2
SYN-1002 :     reg2_b3
SYN-1002 :     uart_byte_tx/reg1_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 438 better
SYN-1014 : Optimize round 3
SYN-1032 : 2429/1 useful/useless nets, 2182/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2429/0 useful/useless nets, 2182/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.189313s wall, 2.511616s user + 0.062400s system = 2.574016s CPU (117.6%)

RUN-1004 : used memory is 313 MB, reserved memory is 335 MB, peak memory is 439 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1418
  #and                399
  #nand                 0
  #or                 270
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 72
  #bufif1               0
  #MX21                21
  #FADD                 0
  #DFF                656
  #LATCH                0
#MACRO_ADD             13
#MACRO_EQ              33
#MACRO_MUX            557

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |761    |656    |46     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 12 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2543/28 useful/useless nets, 2297/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3039/0 useful/useless nets, 2794/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 324 better
SYN-2501 : Optimize round 2
SYN-1032 : 3013/0 useful/useless nets, 2768/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 3832/0 useful/useless nets, 3587/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 13672, tnet num: 3843, tinst num: 3581, tnode num: 22591, tedge num: 24025.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3843 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 673 (3.81), #lev = 7 (3.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 671 (3.81), #lev = 7 (3.55)
SYN-2581 : Mapping with K=5, #lut = 671 (3.81), #lev = 7 (3.55)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2452 instances into 674 LUTs, name keeping = 60%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2042/0 useful/useless nets, 1797/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 654 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 674 LUT to BLE ...
SYN-4008 : Packed 674 LUT and 348 SEQ to BLE.
SYN-4003 : Packing 306 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (306 nodes)...
SYN-4004 : #1: Packed 119 SEQ (7253 nodes)...
SYN-4004 : #2: Packed 189 SEQ (33951 nodes)...
SYN-4004 : #3: Packed 274 SEQ (27777 nodes)...
SYN-4004 : #4: Packed 301 SEQ (4893 nodes)...
SYN-4004 : #5: Packed 303 SEQ (1054 nodes)...
SYN-4004 : #6: Packed 306 SEQ (98 nodes)...
SYN-4004 : #7: Packed 306 SEQ (0 nodes)...
SYN-4005 : Packed 306 SEQ with LUT/SLICE
SYN-4006 : 34 single LUT's are left
SYN-4006 : 306 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 674/1018 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  872   out of   4480   19.46%
#reg                  654   out of   4480   14.60%
#le                   872
  #lut only           218   out of    872   25.00%
  #reg only             0   out of    872    0.00%
  #lut&reg            654   out of    872   75.00%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |872   |872   |654   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.030341s wall, 3.291621s user + 0.109201s system = 3.400822s CPU (112.2%)

RUN-1004 : used memory is 325 MB, reserved memory is 347 MB, peak memory is 439 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 13 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.005109s wall, 0.967206s user + 0.031200s system = 0.998406s CPU (99.3%)

RUN-1004 : used memory is 325 MB, reserved memory is 347 MB, peak memory is 439 MB
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2034/24 useful/useless nets, 1073/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1925/109 useful/useless nets, 964/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1925/0 useful/useless nets, 964/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.377468s wall, 1.404009s user + 0.015600s system = 1.419609s CPU (103.1%)

RUN-1004 : used memory is 325 MB, reserved memory is 347 MB, peak memory is 439 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1962/0 useful/useless nets, 1005/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1953/0 useful/useless nets, 996/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2010/0 useful/useless nets, 1053/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 2010/0 useful/useless nets, 1053/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2151/6 useful/useless nets, 1194/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 8048, tnet num: 2152, tinst num: 1189, tnode num: 11575, tedge num: 13957.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2152 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2046/0 useful/useless nets, 1089/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2154 nodes)...
SYN-4004 : #4: Packed 56 SEQ (3561 nodes)...
SYN-4004 : #5: Packed 57 SEQ (3553 nodes)...
SYN-4004 : #6: Packed 58 SEQ (6111 nodes)...
SYN-4004 : #7: Packed 66 SEQ (7921 nodes)...
SYN-4004 : #8: Packed 74 SEQ (4038 nodes)...
SYN-4004 : #9: Packed 79 SEQ (892 nodes)...
SYN-4004 : #10: Packed 79 SEQ (96 nodes)...
SYN-4005 : Packed 79 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 107/873 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.242604s wall, 1.450809s user + 0.046800s system = 1.497610s CPU (120.5%)

RUN-1004 : used memory is 325 MB, reserved memory is 347 MB, peak memory is 439 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.861845s wall, 3.104420s user + 0.078001s system = 3.182420s CPU (111.2%)

RUN-1004 : used memory is 325 MB, reserved memory is 347 MB, peak memory is 439 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n424' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n425' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n435' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n436' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n437' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n438' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n439' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n440' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n441' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n442' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n443' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n434' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n444' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n445' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n446' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n447' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n433' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n432' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n431' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n430' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n429' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n428' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n427' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n426' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n448' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n449' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n459' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n460' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n461' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n462' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n463' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n464' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n465' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n466' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n467' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n458' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n468' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n469' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n470' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n471' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n457' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n456' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n455' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n454' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n453' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n452' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n451' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n450' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (39 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4024 : Net "tx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4025 : Tag rtl::Net tx_done as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 46 clock pins.
SYN-4015 : Create BUFG instance for clk Net tx_done to drive 3 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 667 instances
RUN-1001 : 275 mslices, 276 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1781 nets
RUN-1001 : 964 nets have 2 pins
RUN-1001 : 655 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 45 nets have [11 - 20] pins
RUN-1001 : 31 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 665 instances, 551 slices, 21 macros(134 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6884, tnet num: 1779, tinst num: 665, tnode num: 8553, tedge num: 11300.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.307024s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (91.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 267552
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 24%, beta_incr = 0.852411
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(525): len = 176175, overlap = 23.75
PHY-3002 : Step(526): len = 135331, overlap = 28.75
PHY-3002 : Step(527): len = 115966, overlap = 39
PHY-3002 : Step(528): len = 100176, overlap = 49.25
PHY-3002 : Step(529): len = 87850.7, overlap = 54
PHY-3002 : Step(530): len = 76228.2, overlap = 62
PHY-3002 : Step(531): len = 65471.9, overlap = 68
PHY-3002 : Step(532): len = 59224.1, overlap = 70
PHY-3002 : Step(533): len = 54518.6, overlap = 70.75
PHY-3002 : Step(534): len = 49155, overlap = 70.25
PHY-3002 : Step(535): len = 47765.8, overlap = 68.75
PHY-3002 : Step(536): len = 45650, overlap = 72
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.05855e-06
PHY-3002 : Step(537): len = 45602.7, overlap = 71.75
PHY-3002 : Step(538): len = 45678.9, overlap = 71
PHY-3002 : Step(539): len = 46096.2, overlap = 69.25
PHY-3002 : Step(540): len = 45785.2, overlap = 68
PHY-3002 : Step(541): len = 45529.4, overlap = 61.25
PHY-3002 : Step(542): len = 45534.4, overlap = 65.75
PHY-3002 : Step(543): len = 45035.8, overlap = 65.25
PHY-3002 : Step(544): len = 44956.5, overlap = 64
PHY-3002 : Step(545): len = 45184.3, overlap = 60.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.21171e-05
PHY-3002 : Step(546): len = 46080.6, overlap = 60.25
PHY-3002 : Step(547): len = 46944.7, overlap = 54.25
PHY-3002 : Step(548): len = 47512.5, overlap = 49.75
PHY-3002 : Step(549): len = 47665, overlap = 45.5
PHY-3002 : Step(550): len = 48023.8, overlap = 46
PHY-3002 : Step(551): len = 48208.7, overlap = 42
PHY-3002 : Step(552): len = 48471.3, overlap = 42
PHY-3002 : Step(553): len = 48526.3, overlap = 41.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.42342e-05
PHY-3002 : Step(554): len = 48954.1, overlap = 41
PHY-3002 : Step(555): len = 49251.4, overlap = 40.5
PHY-3002 : Step(556): len = 49747.2, overlap = 40
PHY-3002 : Step(557): len = 49776.5, overlap = 39.75
PHY-3002 : Step(558): len = 50201.7, overlap = 43.75
PHY-3002 : Step(559): len = 50481.6, overlap = 44.5
PHY-3002 : Step(560): len = 50319.3, overlap = 44.5
PHY-3002 : Step(561): len = 50197.2, overlap = 40.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009134s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.852411
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.70887e-06
PHY-3002 : Step(562): len = 55016.8, overlap = 47.25
PHY-3002 : Step(563): len = 54649.2, overlap = 51
PHY-3002 : Step(564): len = 52556.9, overlap = 50.75
PHY-3002 : Step(565): len = 51842, overlap = 51.5
PHY-3002 : Step(566): len = 51540.8, overlap = 52.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.41774e-06
PHY-3002 : Step(567): len = 50955.8, overlap = 52.75
PHY-3002 : Step(568): len = 50889.1, overlap = 52.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.83548e-06
PHY-3002 : Step(569): len = 50791.3, overlap = 53.25
PHY-3002 : Step(570): len = 50908.1, overlap = 54.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.852411
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.01533e-05
PHY-3002 : Step(571): len = 50975.3, overlap = 78.25
PHY-3002 : Step(572): len = 51331.6, overlap = 74.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.03066e-05
PHY-3002 : Step(573): len = 51564.3, overlap = 74
PHY-3002 : Step(574): len = 52334.3, overlap = 72.25
PHY-3002 : Step(575): len = 53562.8, overlap = 67
PHY-3002 : Step(576): len = 53894.6, overlap = 65.75
PHY-3002 : Step(577): len = 54115.5, overlap = 64.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.06133e-05
PHY-3002 : Step(578): len = 54461.3, overlap = 63.25
PHY-3002 : Step(579): len = 55142.7, overlap = 61.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.12266e-05
PHY-3002 : Step(580): len = 57167.4, overlap = 61
PHY-3002 : Step(581): len = 60429.5, overlap = 56.25
PHY-3002 : Step(582): len = 61136, overlap = 57.25
PHY-3002 : Step(583): len = 61176.6, overlap = 57.75
PHY-3002 : Step(584): len = 61896.7, overlap = 56.25
PHY-3002 : Step(585): len = 62470.9, overlap = 55.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000162453
PHY-3002 : Step(586): len = 64584.1, overlap = 51
PHY-3002 : Step(587): len = 65823.7, overlap = 46.5
PHY-3002 : Step(588): len = 67240.9, overlap = 42.75
PHY-3002 : Step(589): len = 67659.9, overlap = 41.75
PHY-3002 : Step(590): len = 67623.2, overlap = 44.25
PHY-3002 : Step(591): len = 68032, overlap = 44.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000314421
PHY-3002 : Step(592): len = 69907, overlap = 40.75
PHY-3002 : Step(593): len = 70884.5, overlap = 40
PHY-3002 : Step(594): len = 72466.6, overlap = 39.5
PHY-3002 : Step(595): len = 73614.3, overlap = 36.5
PHY-3002 : Step(596): len = 73274.9, overlap = 36
PHY-3002 : Step(597): len = 73256.3, overlap = 34
PHY-3002 : Step(598): len = 73399.3, overlap = 33.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000628842
PHY-3002 : Step(599): len = 75587.3, overlap = 33.5
PHY-3002 : Step(600): len = 76376.4, overlap = 29.5
PHY-3002 : Step(601): len = 77764.1, overlap = 27.75
PHY-3002 : Step(602): len = 78929.9, overlap = 24
PHY-3002 : Step(603): len = 78840.6, overlap = 24
PHY-3002 : Step(604): len = 78982.4, overlap = 23.75
PHY-3002 : Step(605): len = 79176.8, overlap = 24.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00125768
PHY-3002 : Step(606): len = 80746.1, overlap = 23
PHY-3002 : Step(607): len = 81292.2, overlap = 23.5
PHY-3002 : Step(608): len = 82105.9, overlap = 23
PHY-3002 : Step(609): len = 82779.5, overlap = 22.75
PHY-3002 : Step(610): len = 83019.9, overlap = 21.5
PHY-3002 : Step(611): len = 83219.4, overlap = 20.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00243884
PHY-3002 : Step(612): len = 84180.6, overlap = 19.5
PHY-3002 : Step(613): len = 84569.2, overlap = 18.5
PHY-3002 : Step(614): len = 84874.5, overlap = 18.25
PHY-3002 : Step(615): len = 85421, overlap = 16.75
PHY-3002 : Step(616): len = 85603.6, overlap = 17.25
PHY-3002 : Step(617): len = 85869.6, overlap = 17.25
PHY-3002 : Step(618): len = 86063.8, overlap = 18.25
PHY-3002 : Step(619): len = 86448.5, overlap = 18.5
PHY-3002 : Step(620): len = 86609.1, overlap = 18.5
PHY-3002 : Step(621): len = 86748, overlap = 17.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00441499
PHY-3002 : Step(622): len = 87301.8, overlap = 16.75
PHY-3002 : Step(623): len = 87626.3, overlap = 17
PHY-3002 : Step(624): len = 87839.7, overlap = 17.5
PHY-3002 : Step(625): len = 88080.9, overlap = 16.5
PHY-3002 : Step(626): len = 88231.1, overlap = 16.5
PHY-3002 : Step(627): len = 88387.5, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.451581s wall, 0.280802s user + 0.218401s system = 0.499203s CPU (110.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 29%, beta_incr = 0.852411
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.040132
PHY-3002 : Step(628): len = 87807.9, overlap = 1.5
PHY-3002 : Step(629): len = 87543.3, overlap = 1.25
PHY-3002 : Step(630): len = 86873.1, overlap = 2.5
PHY-3002 : Step(631): len = 86638.4, overlap = 3.25
PHY-3002 : Step(632): len = 86145, overlap = 4
PHY-3002 : Step(633): len = 85851.4, overlap = 4.75
PHY-3002 : Step(634): len = 85543.1, overlap = 5.25
PHY-3002 : Step(635): len = 85063.2, overlap = 7.25
PHY-3002 : Step(636): len = 84754.4, overlap = 8
PHY-3002 : Step(637): len = 84373.4, overlap = 8.75
PHY-3002 : Step(638): len = 84263.2, overlap = 8.75
PHY-3002 : Step(639): len = 84093.2, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013803s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (113.0%)

PHY-3001 : Legalized: Len = 85762.4, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 750 tiles.
PHY-3001 : 11 instances has been re-located, deltaX = 11, deltaY = 4.
PHY-3001 : Final: Len = 85948.4, Over = 0
RUN-1003 : finish command "place" in  6.100157s wall, 7.347647s user + 1.294808s system = 8.642455s CPU (141.7%)

RUN-1004 : used memory is 325 MB, reserved memory is 347 MB, peak memory is 439 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 717 to 535
PHY-1001 : Pin misalignment score is improved from 535 to 520
PHY-1001 : Pin misalignment score is improved from 520 to 520
PHY-1001 : Pin local connectivity score is improved from 128 to 0
PHY-1001 : Pin misalignment score is improved from 591 to 543
PHY-1001 : Pin misalignment score is improved from 543 to 542
PHY-1001 : Pin misalignment score is improved from 542 to 542
PHY-1001 : Pin local connectivity score is improved from 46 to 0
PHY-1001 : End pin swap;  0.528841s wall, 0.577204s user + 0.015600s system = 0.592804s CPU (112.1%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 667 instances
RUN-1001 : 275 mslices, 276 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1781 nets
RUN-1001 : 964 nets have 2 pins
RUN-1001 : 655 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 45 nets have [11 - 20] pins
RUN-1001 : 31 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 103208, over cnt = 225(2%), over = 442, worst = 15
PHY-1002 : len = 103992, over cnt = 113(1%), over = 212, worst = 11
PHY-1002 : len = 104928, over cnt = 94(1%), over = 144, worst = 10
PHY-1002 : len = 106848, over cnt = 26(0%), over = 51, worst = 9
PHY-1002 : len = 107464, over cnt = 15(0%), over = 37, worst = 8
PHY-1002 : len = 107568, over cnt = 16(0%), over = 37, worst = 8
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6884, tnet num: 1779, tinst num: 665, tnode num: 8553, tedge num: 11300.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.949781s wall, 0.951606s user + 0.031200s system = 0.982806s CPU (103.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 20616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.230297s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (101.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 20616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 205232, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : End Routed; 8.084821s wall, 9.032458s user + 0.156001s system = 9.188459s CPU (113.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 205008, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.043289s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (108.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 205008, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 205008
PHY-1001 : End DR Iter 2; 0.033964s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (91.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.882297s wall, 11.824876s user + 0.171601s system = 11.996477s CPU (110.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.468379s wall, 13.462886s user + 0.218401s system = 13.681288s CPU (109.7%)

RUN-1004 : used memory is 375 MB, reserved memory is 394 MB, peak memory is 439 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1077   out of   4480   24.04%
#reg                  800   out of   4480   17.86%
#le                  1090
  #lut only           290   out of   1090   26.61%
  #reg only            13   out of   1090    1.19%
  #lut&reg            787   out of   1090   72.20%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.293442s wall, 1.185608s user + 0.062400s system = 1.248008s CPU (96.5%)

RUN-1004 : used memory is 375 MB, reserved memory is 394 MB, peak memory is 439 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6884, tnet num: 1779, tinst num: 665, tnode num: 8553, tedge num: 11300.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1779 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.264772s wall, 1.185608s user + 0.031200s system = 1.216808s CPU (96.2%)

RUN-1004 : used memory is 406 MB, reserved memory is 424 MB, peak memory is 439 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 667
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1781, pip num: 16212
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 853 valid insts, and 43900 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  9.003925s wall, 15.615700s user + 0.062400s system = 15.678100s CPU (174.1%)

RUN-1004 : used memory is 414 MB, reserved memory is 431 MB, peak memory is 439 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.338509s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (4.7%)

RUN-1004 : used memory is 466 MB, reserved memory is 483 MB, peak memory is 466 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.897079s wall, 0.998406s user + 0.093601s system = 1.092007s CPU (37.7%)

RUN-1004 : used memory is 456 MB, reserved memory is 472 MB, peak memory is 466 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(318)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(193)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.402278s wall, 0.327602s user + 0.156001s system = 0.483603s CPU (34.5%)

RUN-1004 : used memory is 476 MB, reserved memory is 483 MB, peak memory is 479 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.918679s wall, 1.294808s user + 0.280802s system = 1.575610s CPU (54.0%)

RUN-1004 : used memory is 466 MB, reserved memory is 473 MB, peak memory is 479 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.432878s wall, 0.358802s user + 0.031200s system = 0.390002s CPU (27.2%)

RUN-1004 : used memory is 476 MB, reserved memory is 483 MB, peak memory is 479 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.970218s wall, 1.404009s user + 0.062400s system = 1.466409s CPU (49.4%)

RUN-1004 : used memory is 466 MB, reserved memory is 473 MB, peak memory is 479 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(318)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(193)
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(318)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(193)
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(318)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(193)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(255)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top CPLD_SOC_AHB_TOP" in  1.077167s wall, 0.967206s user + 0.015600s system = 0.982806s CPU (91.2%)

RUN-1004 : used memory is 361 MB, reserved memory is 373 MB, peak memory is 479 MB
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 74 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2870/8539 useful/useless nets, 2623/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 94 onehot mux instances.
SYN-1020 : Optimized 290 distributor mux.
SYN-1016 : Merged 718 instances.
SYN-1015 : Optimize round 1, 18493 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 2458/700 useful/useless nets, 2211/354 useful/useless insts
SYN-1017 : Remove 3 const input seq instances
SYN-1002 :     reg0_b2
SYN-1002 :     reg3_b3
SYN-1002 :     uart_byte_tx/reg1_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1015 : Optimize round 2, 464 better
SYN-1014 : Optimize round 3
SYN-1032 : 2436/3 useful/useless nets, 2189/5 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uart_byte_tx/reg1_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 9 better
SYN-1014 : Optimize round 4
SYN-1032 : 2435/0 useful/useless nets, 2188/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.186869s wall, 2.230814s user + 0.015600s system = 2.246414s CPU (102.7%)

RUN-1004 : used memory is 362 MB, reserved memory is 374 MB, peak memory is 479 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1424
  #and                402
  #nand                 0
  #or                 271
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 72
  #bufif1               0
  #MX21                21
  #FADD                 0
  #DFF                658
  #LATCH                0
#MACRO_ADD             13
#MACRO_EQ              33
#MACRO_MUX            557

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |765    |658    |46     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 14 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2549/28 useful/useless nets, 2303/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3045/0 useful/useless nets, 2800/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 324 better
SYN-2501 : Optimize round 2
SYN-1032 : 3019/0 useful/useless nets, 2774/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 3838/0 useful/useless nets, 3593/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 13697, tnet num: 3849, tinst num: 3587, tnode num: 22642, tedge num: 24077.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3849 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 688 (3.88), #lev = 7 (3.54)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 687 (3.88), #lev = 7 (3.54)
SYN-2581 : Mapping with K=5, #lut = 687 (3.88), #lev = 7 (3.54)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2456 instances into 690 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2060/0 useful/useless nets, 1815/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 656 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 690 LUT to BLE ...
SYN-4008 : Packed 690 LUT and 349 SEQ to BLE.
SYN-4003 : Packing 307 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (307 nodes)...
SYN-4004 : #1: Packed 120 SEQ (7258 nodes)...
SYN-4004 : #2: Packed 204 SEQ (34047 nodes)...
SYN-4004 : #3: Packed 276 SEQ (26056 nodes)...
SYN-4004 : #4: Packed 304 SEQ (3692 nodes)...
SYN-4004 : #5: Packed 307 SEQ (711 nodes)...
SYN-4004 : #6: Packed 307 SEQ (0 nodes)...
SYN-4005 : Packed 307 SEQ with LUT/SLICE
SYN-4006 : 45 single LUT's are left
SYN-4006 : 307 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 690/1034 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  897   out of   4480   20.02%
#reg                  656   out of   4480   14.64%
#le                   897
  #lut only           241   out of    897   26.87%
  #reg only             0   out of    897    0.00%
  #lut&reg            656   out of    897   73.13%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |897   |897   |656   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.995491s wall, 3.057620s user + 0.062400s system = 3.120020s CPU (104.2%)

RUN-1004 : used memory is 367 MB, reserved memory is 379 MB, peak memory is 479 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 15 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.033509s wall, 0.998406s user + 0.015600s system = 1.014007s CPU (98.1%)

RUN-1004 : used memory is 367 MB, reserved memory is 379 MB, peak memory is 479 MB
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2051/24 useful/useless nets, 1087/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1942/109 useful/useless nets, 978/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1942/0 useful/useless nets, 978/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.375644s wall, 1.357209s user + 0.031200s system = 1.388409s CPU (100.9%)

RUN-1004 : used memory is 367 MB, reserved memory is 379 MB, peak memory is 479 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1979/0 useful/useless nets, 1019/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1970/0 useful/useless nets, 1010/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2027/0 useful/useless nets, 1067/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 2027/0 useful/useless nets, 1067/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2168/6 useful/useless nets, 1208/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 8228, tnet num: 2169, tinst num: 1203, tnode num: 11773, tedge num: 14276.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2169 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2063/0 useful/useless nets, 1103/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2157 nodes)...
SYN-4004 : #4: Packed 58 SEQ (3491 nodes)...
SYN-4004 : #5: Packed 59 SEQ (3409 nodes)...
SYN-4004 : #6: Packed 66 SEQ (5594 nodes)...
SYN-4004 : #7: Packed 76 SEQ (5765 nodes)...
SYN-4004 : #8: Packed 84 SEQ (2556 nodes)...
SYN-4004 : #9: Packed 84 SEQ (652 nodes)...
SYN-4004 : #10: Packed 84 SEQ (12 nodes)...
SYN-4005 : Packed 84 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 102/882 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.191730s wall, 1.185608s user + 0.046800s system = 1.232408s CPU (103.4%)

RUN-1004 : used memory is 367 MB, reserved memory is 380 MB, peak memory is 479 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.814425s wall, 2.761218s user + 0.140401s system = 2.901619s CPU (103.1%)

RUN-1004 : used memory is 367 MB, reserved memory is 380 MB, peak memory is 479 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n431' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n432' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n442' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n443' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n444' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n445' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n446' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n447' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n448' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n449' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n450' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n441' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n451' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n452' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n453' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n454' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n440' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n439' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n438' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n437' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n436' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n435' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n434' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n433' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n455' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n456' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n466' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n467' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n468' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n469' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n470' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n471' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n472' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n473' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n474' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n465' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n475' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n476' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n477' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n478' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n464' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n463' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n462' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n461' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n460' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n459' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n458' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n457' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (40 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4024 : Net "tx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4025 : Tag rtl::Net tx_done as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 49 clock pins.
SYN-4015 : Create BUFG instance for clk Net tx_done to drive 3 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 678 instances
RUN-1001 : 281 mslices, 281 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1798 nets
RUN-1001 : 964 nets have 2 pins
RUN-1001 : 659 nets have [3 - 5] pins
RUN-1001 : 98 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 35 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 676 instances, 562 slices, 21 macros(134 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7069, tnet num: 1796, tinst num: 676, tnode num: 8761, tedge num: 11627.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1796 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.316130s wall, 0.327602s user + 0.015600s system = 0.343202s CPU (108.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 280455
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 25%, beta_incr = 0.849464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(640): len = 183987, overlap = 22.5
PHY-3002 : Step(641): len = 140738, overlap = 26.75
PHY-3002 : Step(642): len = 120948, overlap = 37
PHY-3002 : Step(643): len = 104809, overlap = 47.75
PHY-3002 : Step(644): len = 91285.4, overlap = 55.75
PHY-3002 : Step(645): len = 79116.5, overlap = 63.75
PHY-3002 : Step(646): len = 69136.1, overlap = 71.25
PHY-3002 : Step(647): len = 60883.3, overlap = 77
PHY-3002 : Step(648): len = 54643.1, overlap = 80.75
PHY-3002 : Step(649): len = 49877.5, overlap = 82.5
PHY-3002 : Step(650): len = 46097.9, overlap = 87.5
PHY-3002 : Step(651): len = 44302.3, overlap = 88.25
PHY-3002 : Step(652): len = 42718.2, overlap = 85
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.13906e-06
PHY-3002 : Step(653): len = 42715.6, overlap = 84.75
PHY-3002 : Step(654): len = 42936.4, overlap = 85
PHY-3002 : Step(655): len = 43153, overlap = 83.5
PHY-3002 : Step(656): len = 43476.2, overlap = 81.75
PHY-3002 : Step(657): len = 43660.6, overlap = 80.25
PHY-3002 : Step(658): len = 43215.5, overlap = 77.5
PHY-3002 : Step(659): len = 43555.4, overlap = 71.5
PHY-3002 : Step(660): len = 43978.9, overlap = 67.25
PHY-3002 : Step(661): len = 44656.2, overlap = 59
PHY-3002 : Step(662): len = 45139.5, overlap = 56.25
PHY-3002 : Step(663): len = 44678.3, overlap = 56
PHY-3002 : Step(664): len = 44593.7, overlap = 56.75
PHY-3002 : Step(665): len = 44802.6, overlap = 56.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.02781e-05
PHY-3002 : Step(666): len = 45154.6, overlap = 51.75
PHY-3002 : Step(667): len = 45375.4, overlap = 51
PHY-3002 : Step(668): len = 46613.5, overlap = 50.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.05563e-05
PHY-3002 : Step(669): len = 47603, overlap = 51.25
PHY-3002 : Step(670): len = 48890, overlap = 49.25
PHY-3002 : Step(671): len = 48528.4, overlap = 46
PHY-3002 : Step(672): len = 49571.9, overlap = 49.75
PHY-3002 : Step(673): len = 50604.6, overlap = 46.25
PHY-3002 : Step(674): len = 50411.6, overlap = 45.25
PHY-3002 : Step(675): len = 50577.5, overlap = 45.75
PHY-3002 : Step(676): len = 51110.7, overlap = 45
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.11125e-05
PHY-3002 : Step(677): len = 51476.6, overlap = 44.5
PHY-3002 : Step(678): len = 51784.2, overlap = 45
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005880s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.849464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.91804e-06
PHY-3002 : Step(679): len = 55235.6, overlap = 48.5
PHY-3002 : Step(680): len = 53490, overlap = 50.75
PHY-3002 : Step(681): len = 51685.8, overlap = 51.25
PHY-3002 : Step(682): len = 50849, overlap = 52
PHY-3002 : Step(683): len = 50468.4, overlap = 56
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.83608e-06
PHY-3002 : Step(684): len = 49916.5, overlap = 56.75
PHY-3002 : Step(685): len = 49896.1, overlap = 57
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.67215e-06
PHY-3002 : Step(686): len = 49921.9, overlap = 57.25
PHY-3002 : Step(687): len = 50197.1, overlap = 56.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.27358e-05
PHY-3002 : Step(688): len = 50525.1, overlap = 54
PHY-3002 : Step(689): len = 52247, overlap = 52.75
PHY-3002 : Step(690): len = 54395.6, overlap = 50.5
PHY-3002 : Step(691): len = 54263.1, overlap = 48.25
PHY-3002 : Step(692): len = 54533.7, overlap = 44.75
PHY-3002 : Step(693): len = 54893.6, overlap = 43.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.54715e-05
PHY-3002 : Step(694): len = 55128.1, overlap = 43.75
PHY-3002 : Step(695): len = 56473.5, overlap = 45
PHY-3002 : Step(696): len = 58907, overlap = 39.5
PHY-3002 : Step(697): len = 59058.1, overlap = 41.25
PHY-3002 : Step(698): len = 58950.7, overlap = 41.25
PHY-3002 : Step(699): len = 59032.8, overlap = 41.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.0943e-05
PHY-3002 : Step(700): len = 59707.1, overlap = 40.5
PHY-3002 : Step(701): len = 60480.5, overlap = 40
PHY-3002 : Step(702): len = 60752.8, overlap = 37.75
PHY-3002 : Step(703): len = 61996.3, overlap = 37.5
PHY-3002 : Step(704): len = 62928.8, overlap = 35.75
PHY-3002 : Step(705): len = 63249, overlap = 35.5
PHY-3002 : Step(706): len = 63335.8, overlap = 36
PHY-3002 : Step(707): len = 63521.3, overlap = 36.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.849464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.86165e-05
PHY-3002 : Step(708): len = 64453.5, overlap = 64.25
PHY-3002 : Step(709): len = 65325.5, overlap = 56.75
PHY-3002 : Step(710): len = 64132, overlap = 56.75
PHY-3002 : Step(711): len = 63183.6, overlap = 61.5
PHY-3002 : Step(712): len = 61692.9, overlap = 63.5
PHY-3002 : Step(713): len = 60197.1, overlap = 63.75
PHY-3002 : Step(714): len = 59384.3, overlap = 62.25
PHY-3002 : Step(715): len = 58406.4, overlap = 62.75
PHY-3002 : Step(716): len = 57364.1, overlap = 63.75
PHY-3002 : Step(717): len = 56150.2, overlap = 67.25
PHY-3002 : Step(718): len = 55412.4, overlap = 65.5
PHY-3002 : Step(719): len = 54754.4, overlap = 65.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.72329e-05
PHY-3002 : Step(720): len = 56713.4, overlap = 61
PHY-3002 : Step(721): len = 58094.6, overlap = 56.75
PHY-3002 : Step(722): len = 58107.5, overlap = 58
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000114466
PHY-3002 : Step(723): len = 60384.9, overlap = 55.25
PHY-3002 : Step(724): len = 62963.7, overlap = 49
PHY-3002 : Step(725): len = 62826.8, overlap = 49
PHY-3002 : Step(726): len = 62697, overlap = 48
PHY-3002 : Step(727): len = 63240.4, overlap = 47.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000223986
PHY-3002 : Step(728): len = 65534.7, overlap = 44.5
PHY-3002 : Step(729): len = 66862.9, overlap = 41
PHY-3002 : Step(730): len = 68706.8, overlap = 38.25
PHY-3002 : Step(731): len = 69098.8, overlap = 38.25
PHY-3002 : Step(732): len = 68818.1, overlap = 39.5
PHY-3002 : Step(733): len = 68721.9, overlap = 40.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000413409
PHY-3002 : Step(734): len = 70754.6, overlap = 37
PHY-3002 : Step(735): len = 71741.9, overlap = 35
PHY-3002 : Step(736): len = 73252.4, overlap = 34.25
PHY-3002 : Step(737): len = 74164.8, overlap = 35.25
PHY-3002 : Step(738): len = 74455.5, overlap = 32.5
PHY-3002 : Step(739): len = 74633, overlap = 31.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.299018s wall, 0.156001s user + 0.140401s system = 0.296402s CPU (99.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.849464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000234122
PHY-3002 : Step(740): len = 75057.6, overlap = 12.5
PHY-3002 : Step(741): len = 74164.8, overlap = 20.25
PHY-3002 : Step(742): len = 73456.7, overlap = 25
PHY-3002 : Step(743): len = 72837, overlap = 26
PHY-3002 : Step(744): len = 72581.9, overlap = 28
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000468244
PHY-3002 : Step(745): len = 74191.7, overlap = 27.75
PHY-3002 : Step(746): len = 74677.1, overlap = 26.5
PHY-3002 : Step(747): len = 75332.8, overlap = 27
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000923337
PHY-3002 : Step(748): len = 76736.4, overlap = 25.25
PHY-3002 : Step(749): len = 77555.6, overlap = 25.25
PHY-3002 : Step(750): len = 78768.7, overlap = 22.5
PHY-3002 : Step(751): len = 79163.5, overlap = 21.25
PHY-3002 : Step(752): len = 79317.4, overlap = 20.5
PHY-3002 : Step(753): len = 79484.6, overlap = 20
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014005s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (111.4%)

PHY-3001 : Legalized: Len = 80423.8, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 750 tiles.
PHY-3001 : 13 instances has been re-located, deltaX = 13, deltaY = 6.
PHY-3001 : Final: Len = 80567.8, Over = 0
RUN-1003 : finish command "place" in  6.107225s wall, 7.893651s user + 1.201208s system = 9.094858s CPU (148.9%)

RUN-1004 : used memory is 368 MB, reserved memory is 381 MB, peak memory is 479 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 726 to 535
PHY-1001 : Pin misalignment score is improved from 535 to 527
PHY-1001 : Pin misalignment score is improved from 527 to 526
PHY-1001 : Pin misalignment score is improved from 526 to 526
PHY-1001 : Pin local connectivity score is improved from 141 to 0
PHY-1001 : Pin misalignment score is improved from 605 to 547
PHY-1001 : Pin misalignment score is improved from 547 to 543
PHY-1001 : Pin misalignment score is improved from 543 to 543
PHY-1001 : Pin local connectivity score is improved from 63 to 0
PHY-1001 : End pin swap;  0.629261s wall, 0.655204s user + 0.000000s system = 0.655204s CPU (104.1%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 678 instances
RUN-1001 : 281 mslices, 281 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1798 nets
RUN-1001 : 964 nets have 2 pins
RUN-1001 : 659 nets have [3 - 5] pins
RUN-1001 : 98 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 35 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 97032, over cnt = 261(3%), over = 457, worst = 10
PHY-1002 : len = 97760, over cnt = 144(1%), over = 223, worst = 7
PHY-1002 : len = 98408, over cnt = 127(1%), over = 168, worst = 5
PHY-1002 : len = 100912, over cnt = 28(0%), over = 39, worst = 4
PHY-1002 : len = 101328, over cnt = 20(0%), over = 28, worst = 4
PHY-1002 : len = 101424, over cnt = 21(0%), over = 28, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7069, tnet num: 1796, tinst num: 676, tnode num: 8761, tedge num: 11627.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1796 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.044651s wall, 1.045207s user + 0.031200s system = 1.076407s CPU (103.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.257024s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (103.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 196856, over cnt = 37(0%), over = 37, worst = 1
PHY-1001 : End Routed; 8.824775s wall, 9.391260s user + 0.046800s system = 9.438061s CPU (106.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 196424, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 1; 0.072075s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (64.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 196512, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 196512
PHY-1001 : End DR Iter 2; 0.032245s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (96.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.699632s wall, 12.152478s user + 0.093601s system = 12.246078s CPU (104.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.483377s wall, 13.946489s user + 0.124801s system = 14.071290s CPU (104.4%)

RUN-1004 : used memory is 415 MB, reserved memory is 424 MB, peak memory is 479 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1102   out of   4480   24.60%
#reg                  802   out of   4480   17.90%
#le                  1110
  #lut only           308   out of   1110   27.75%
  #reg only             8   out of   1110    0.72%
  #lut&reg            794   out of   1110   71.53%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.318230s wall, 1.294808s user + 0.062400s system = 1.357209s CPU (103.0%)

RUN-1004 : used memory is 416 MB, reserved memory is 424 MB, peak memory is 479 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7069, tnet num: 1796, tinst num: 676, tnode num: 8761, tedge num: 11627.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1796 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.320830s wall, 1.216808s user + 0.031200s system = 1.248008s CPU (94.5%)

RUN-1004 : used memory is 447 MB, reserved memory is 455 MB, peak memory is 479 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 678
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1798, pip num: 16270
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 796 valid insts, and 44177 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  8.929132s wall, 15.444099s user + 0.046800s system = 15.490899s CPU (173.5%)

RUN-1004 : used memory is 452 MB, reserved memory is 460 MB, peak memory is 479 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.328027s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (11.7%)

RUN-1004 : used memory is 482 MB, reserved memory is 489 MB, peak memory is 482 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.822617s wall, 1.123207s user + 0.093601s system = 1.216808s CPU (43.1%)

RUN-1004 : used memory is 471 MB, reserved memory is 478 MB, peak memory is 482 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(319)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(194)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.348970s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (11.6%)

RUN-1004 : used memory is 483 MB, reserved memory is 489 MB, peak memory is 484 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.883777s wall, 1.185608s user + 0.031200s system = 1.216808s CPU (42.2%)

RUN-1004 : used memory is 472 MB, reserved memory is 479 MB, peak memory is 484 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(319)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(194)
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(319)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(194)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(256)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top CPLD_SOC_AHB_TOP" in  1.043185s wall, 1.076407s user + 0.046800s system = 1.123207s CPU (107.7%)

RUN-1004 : used memory is 401 MB, reserved memory is 420 MB, peak memory is 484 MB
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 74 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2870/8539 useful/useless nets, 2623/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 93 onehot mux instances.
SYN-1020 : Optimized 289 distributor mux.
SYN-1016 : Merged 716 instances.
SYN-1015 : Optimize round 1, 18488 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 2456/701 useful/useless nets, 2209/353 useful/useless insts
SYN-1017 : Remove 3 const input seq instances
SYN-1002 :     reg0_b2
SYN-1002 :     reg3_b3
SYN-1002 :     uart_byte_tx/reg1_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 2, 467 better
SYN-1014 : Optimize round 3
SYN-1032 : 2438/1 useful/useless nets, 2191/3 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uart_byte_tx/reg1_b4
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 5 better
SYN-1014 : Optimize round 4
SYN-1032 : 2437/0 useful/useless nets, 2190/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.241071s wall, 2.308815s user + 0.062400s system = 2.371215s CPU (105.8%)

RUN-1004 : used memory is 401 MB, reserved memory is 420 MB, peak memory is 484 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1426
  #and                401
  #nand                 0
  #or                 270
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 72
  #bufif1               0
  #MX21                23
  #FADD                 0
  #DFF                660
  #LATCH                0
#MACRO_ADD             13
#MACRO_EQ              33
#MACRO_MUX            557

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |765    |660    |46     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 16 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2549/28 useful/useless nets, 2303/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3046/0 useful/useless nets, 2801/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 323 better
SYN-2501 : Optimize round 2
SYN-1032 : 3020/0 useful/useless nets, 2775/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 3839/0 useful/useless nets, 3594/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 13707, tnet num: 3850, tinst num: 3588, tnode num: 22678, tedge num: 24107.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 685 (3.80), #lev = 7 (3.64)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 684 (3.79), #lev = 7 (3.63)
SYN-2581 : Mapping with K=5, #lut = 684 (3.78), #lev = 7 (3.63)
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2455 instances into 689 LUTs, name keeping = 58%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2060/0 useful/useless nets, 1815/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 658 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 688 LUT to BLE ...
SYN-4008 : Packed 688 LUT and 349 SEQ to BLE.
SYN-4003 : Packing 309 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (309 nodes)...
SYN-4004 : #1: Packed 122 SEQ (7266 nodes)...
SYN-4004 : #2: Packed 197 SEQ (33852 nodes)...
SYN-4004 : #3: Packed 278 SEQ (26149 nodes)...
SYN-4004 : #4: Packed 306 SEQ (3797 nodes)...
SYN-4004 : #5: Packed 309 SEQ (581 nodes)...
SYN-4004 : #6: Packed 309 SEQ (0 nodes)...
SYN-4005 : Packed 309 SEQ with LUT/SLICE
SYN-4006 : 42 single LUT's are left
SYN-4006 : 309 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 688/1032 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  887   out of   4480   19.80%
#reg                  658   out of   4480   14.69%
#le                   887
  #lut only           229   out of    887   25.82%
  #reg only             0   out of    887    0.00%
  #lut&reg            658   out of    887   74.18%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |887   |887   |658   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.081783s wall, 3.010819s user + 0.093601s system = 3.104420s CPU (100.7%)

RUN-1004 : used memory is 404 MB, reserved memory is 423 MB, peak memory is 484 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 17 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.016691s wall, 1.029607s user + 0.046800s system = 1.076407s CPU (105.9%)

RUN-1004 : used memory is 404 MB, reserved memory is 423 MB, peak memory is 484 MB
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2051/24 useful/useless nets, 1078/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1942/109 useful/useless nets, 969/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1942/0 useful/useless nets, 969/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.398843s wall, 1.513210s user + 0.046800s system = 1.560010s CPU (111.5%)

RUN-1004 : used memory is 404 MB, reserved memory is 423 MB, peak memory is 484 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1979/0 useful/useless nets, 1010/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1970/0 useful/useless nets, 1001/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2027/0 useful/useless nets, 1058/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 2027/0 useful/useless nets, 1058/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2168/6 useful/useless nets, 1199/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 8111, tnet num: 2169, tinst num: 1194, tnode num: 11647, tedge num: 14048.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2169 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2063/0 useful/useless nets, 1094/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2153 nodes)...
SYN-4004 : #4: Packed 58 SEQ (3512 nodes)...
SYN-4004 : #5: Packed 59 SEQ (3322 nodes)...
SYN-4004 : #6: Packed 60 SEQ (5626 nodes)...
SYN-4004 : #7: Packed 70 SEQ (7584 nodes)...
SYN-4004 : #8: Packed 80 SEQ (2910 nodes)...
SYN-4004 : #9: Packed 82 SEQ (745 nodes)...
SYN-4004 : #10: Packed 82 SEQ (90 nodes)...
SYN-4005 : Packed 82 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 104/875 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.246096s wall, 1.216808s user + 0.046800s system = 1.263608s CPU (101.4%)

RUN-1004 : used memory is 405 MB, reserved memory is 423 MB, peak memory is 484 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.896545s wall, 3.026419s user + 0.124801s system = 3.151220s CPU (108.8%)

RUN-1004 : used memory is 405 MB, reserved memory is 423 MB, peak memory is 484 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n436' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n437' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n447' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n448' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n449' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n450' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n451' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n452' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n453' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n454' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n455' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n446' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n456' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n457' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n458' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n459' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n445' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n444' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n443' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n442' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n441' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n440' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n439' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n438' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n460' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n461' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n471' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n472' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n473' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n474' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n475' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n476' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n477' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n478' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n479' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n470' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n480' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n481' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n482' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n483' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n469' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n468' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n467' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n466' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n465' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n464' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n463' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n462' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (40 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4024 : Net "tx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4025 : Tag rtl::Net tx_done as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 47 clock pins.
SYN-4015 : Create BUFG instance for clk Net tx_done to drive 4 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 671 instances
RUN-1001 : 277 mslices, 278 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1798 nets
RUN-1001 : 980 nets have 2 pins
RUN-1001 : 648 nets have [3 - 5] pins
RUN-1001 : 91 nets have [6 - 10] pins
RUN-1001 : 46 nets have [11 - 20] pins
RUN-1001 : 30 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 669 instances, 555 slices, 21 macros(134 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6950, tnet num: 1796, tinst num: 669, tnode num: 8631, tedge num: 11396.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1796 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.321797s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (92.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 277715
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 24%, beta_incr = 0.851339
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(754): len = 186707, overlap = 22.5
PHY-3002 : Step(755): len = 143450, overlap = 27.75
PHY-3002 : Step(756): len = 122727, overlap = 34.25
PHY-3002 : Step(757): len = 106952, overlap = 40.5
PHY-3002 : Step(758): len = 93507.5, overlap = 49
PHY-3002 : Step(759): len = 82105.2, overlap = 53.75
PHY-3002 : Step(760): len = 72077.1, overlap = 58
PHY-3002 : Step(761): len = 63100.2, overlap = 63.25
PHY-3002 : Step(762): len = 56511.5, overlap = 72.75
PHY-3002 : Step(763): len = 52171.1, overlap = 78.5
PHY-3002 : Step(764): len = 47420.2, overlap = 79.25
PHY-3002 : Step(765): len = 45439, overlap = 80.25
PHY-3002 : Step(766): len = 44076.1, overlap = 81.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.09161e-06
PHY-3002 : Step(767): len = 43901.2, overlap = 81.5
PHY-3002 : Step(768): len = 43733.1, overlap = 81.5
PHY-3002 : Step(769): len = 43782.3, overlap = 82.5
PHY-3002 : Step(770): len = 43090.4, overlap = 82.25
PHY-3002 : Step(771): len = 42447.6, overlap = 79.75
PHY-3002 : Step(772): len = 42779.8, overlap = 77.25
PHY-3002 : Step(773): len = 43179.4, overlap = 77.25
PHY-3002 : Step(774): len = 43623.1, overlap = 77.75
PHY-3002 : Step(775): len = 43259.2, overlap = 76.75
PHY-3002 : Step(776): len = 43006.6, overlap = 76.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.18321e-06
PHY-3002 : Step(777): len = 43937.8, overlap = 74
PHY-3002 : Step(778): len = 44067.1, overlap = 73.75
PHY-3002 : Step(779): len = 44125.1, overlap = 71
PHY-3002 : Step(780): len = 44273.8, overlap = 69
PHY-3002 : Step(781): len = 44683.8, overlap = 62.5
PHY-3002 : Step(782): len = 44543.6, overlap = 59.5
PHY-3002 : Step(783): len = 44560.5, overlap = 59.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.63664e-05
PHY-3002 : Step(784): len = 45106, overlap = 54
PHY-3002 : Step(785): len = 46133, overlap = 54
PHY-3002 : Step(786): len = 47116.5, overlap = 52.75
PHY-3002 : Step(787): len = 46584.6, overlap = 52.25
PHY-3002 : Step(788): len = 46801.6, overlap = 51.75
PHY-3002 : Step(789): len = 47503.4, overlap = 50.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004323s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.851339
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.8709e-06
PHY-3002 : Step(790): len = 54406.9, overlap = 48.75
PHY-3002 : Step(791): len = 53869, overlap = 52.5
PHY-3002 : Step(792): len = 52242.7, overlap = 50.5
PHY-3002 : Step(793): len = 51305.8, overlap = 50.25
PHY-3002 : Step(794): len = 50943.9, overlap = 51.5
PHY-3002 : Step(795): len = 50289.7, overlap = 55.25
PHY-3002 : Step(796): len = 49694, overlap = 58
PHY-3002 : Step(797): len = 49022.4, overlap = 61.5
PHY-3002 : Step(798): len = 48275.7, overlap = 61.25
PHY-3002 : Step(799): len = 47702.6, overlap = 61.5
PHY-3002 : Step(800): len = 47489.3, overlap = 61.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.7418e-06
PHY-3002 : Step(801): len = 47413, overlap = 61
PHY-3002 : Step(802): len = 47413, overlap = 61
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.78993e-06
PHY-3002 : Step(803): len = 48163.9, overlap = 60.5
PHY-3002 : Step(804): len = 48977.4, overlap = 59
PHY-3002 : Step(805): len = 49159.8, overlap = 56.25
PHY-3002 : Step(806): len = 49989, overlap = 53.75
PHY-3002 : Step(807): len = 51484.5, overlap = 47
PHY-3002 : Step(808): len = 51584.3, overlap = 45
PHY-3002 : Step(809): len = 51741.3, overlap = 44.75
PHY-3002 : Step(810): len = 51741.3, overlap = 44.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.851339
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.49957e-05
PHY-3002 : Step(811): len = 51910.6, overlap = 77.75
PHY-3002 : Step(812): len = 52535.2, overlap = 76
PHY-3002 : Step(813): len = 52982, overlap = 74
PHY-3002 : Step(814): len = 52878, overlap = 72.75
PHY-3002 : Step(815): len = 52831.9, overlap = 71
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.99913e-05
PHY-3002 : Step(816): len = 52870.3, overlap = 68.75
PHY-3002 : Step(817): len = 53353.2, overlap = 66.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.99827e-05
PHY-3002 : Step(818): len = 55552.9, overlap = 62.5
PHY-3002 : Step(819): len = 57245.8, overlap = 62.75
PHY-3002 : Step(820): len = 57221.1, overlap = 62.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000119965
PHY-3002 : Step(821): len = 59992.8, overlap = 59
PHY-3002 : Step(822): len = 63471.8, overlap = 55
PHY-3002 : Step(823): len = 62873.4, overlap = 53.75
PHY-3002 : Step(824): len = 62825.8, overlap = 52
PHY-3002 : Step(825): len = 63118, overlap = 51
PHY-3002 : Step(826): len = 63397.9, overlap = 51
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000225886
PHY-3002 : Step(827): len = 65392.7, overlap = 45
PHY-3002 : Step(828): len = 66691.2, overlap = 41.5
PHY-3002 : Step(829): len = 68872.8, overlap = 34.75
PHY-3002 : Step(830): len = 69804.7, overlap = 37.5
PHY-3002 : Step(831): len = 69928, overlap = 37.25
PHY-3002 : Step(832): len = 70202.4, overlap = 35.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000451771
PHY-3002 : Step(833): len = 72364.5, overlap = 34.25
PHY-3002 : Step(834): len = 73347.8, overlap = 31.75
PHY-3002 : Step(835): len = 74268.9, overlap = 32.75
PHY-3002 : Step(836): len = 75200.1, overlap = 30.25
PHY-3002 : Step(837): len = 75695.6, overlap = 30.5
PHY-3002 : Step(838): len = 75676.9, overlap = 29.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.308604s wall, 0.249602s user + 0.109201s system = 0.358802s CPU (116.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 29%, beta_incr = 0.851339
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000812627
PHY-3002 : Step(839): len = 76228.4, overlap = 10
PHY-3002 : Step(840): len = 75878.9, overlap = 12.5
PHY-3002 : Step(841): len = 74872.7, overlap = 17.75
PHY-3002 : Step(842): len = 73851.2, overlap = 25
PHY-3002 : Step(843): len = 73277.3, overlap = 26.25
PHY-3002 : Step(844): len = 73100.1, overlap = 29.25
PHY-3002 : Step(845): len = 73091.8, overlap = 28.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00162525
PHY-3002 : Step(846): len = 73756.3, overlap = 27.5
PHY-3002 : Step(847): len = 73949.5, overlap = 28
PHY-3002 : Step(848): len = 74267.2, overlap = 27.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00325051
PHY-3002 : Step(849): len = 74745, overlap = 28
PHY-3002 : Step(850): len = 75003.5, overlap = 25.75
PHY-3002 : Step(851): len = 75320.2, overlap = 25.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011565s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (134.9%)

PHY-3001 : Legalized: Len = 76183.1, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 750 tiles.
PHY-3001 : 17 instances has been re-located, deltaX = 17, deltaY = 10.
PHY-3001 : Final: Len = 76573.1, Over = 0
RUN-1003 : finish command "place" in  5.711032s wall, 7.066845s user + 0.967206s system = 8.034052s CPU (140.7%)

RUN-1004 : used memory is 405 MB, reserved memory is 423 MB, peak memory is 484 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 726 to 536
PHY-1001 : Pin misalignment score is improved from 536 to 531
PHY-1001 : Pin misalignment score is improved from 531 to 530
PHY-1001 : Pin misalignment score is improved from 530 to 530
PHY-1001 : Pin local connectivity score is improved from 134 to 0
PHY-1001 : Pin misalignment score is improved from 599 to 552
PHY-1001 : Pin misalignment score is improved from 552 to 552
PHY-1001 : Pin local connectivity score is improved from 46 to 0
PHY-1001 : End pin swap;  0.548673s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (99.5%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 671 instances
RUN-1001 : 277 mslices, 278 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1798 nets
RUN-1001 : 980 nets have 2 pins
RUN-1001 : 648 nets have [3 - 5] pins
RUN-1001 : 91 nets have [6 - 10] pins
RUN-1001 : 46 nets have [11 - 20] pins
RUN-1001 : 30 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 91224, over cnt = 286(3%), over = 510, worst = 11
PHY-1002 : len = 92992, over cnt = 163(2%), over = 255, worst = 9
PHY-1002 : len = 93560, over cnt = 137(1%), over = 186, worst = 8
PHY-1002 : len = 96000, over cnt = 45(0%), over = 65, worst = 6
PHY-1002 : len = 97072, over cnt = 28(0%), over = 41, worst = 5
PHY-1002 : len = 97400, over cnt = 24(0%), over = 36, worst = 5
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6950, tnet num: 1796, tinst num: 669, tnode num: 8631, tedge num: 11396.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1796 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.069179s wall, 1.092007s user + 0.031200s system = 1.123207s CPU (105.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.158626s wall, 0.171601s user + 0.015600s system = 0.187201s CPU (118.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000035s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 173480, over cnt = 76(0%), over = 76, worst = 1
PHY-1001 : End Routed; 8.419699s wall, 9.141659s user + 0.031200s system = 9.172859s CPU (108.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 173016, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 1; 0.169001s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (101.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 173056, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.060942s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (76.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 173088, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 173088
PHY-1001 : End DR Iter 3; 0.035650s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (87.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.299425s wall, 11.965277s user + 0.124801s system = 12.090077s CPU (107.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.033379s wall, 13.759288s user + 0.171601s system = 13.930889s CPU (106.9%)

RUN-1004 : used memory is 430 MB, reserved memory is 440 MB, peak memory is 484 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1092   out of   4480   24.38%
#reg                  804   out of   4480   17.95%
#le                  1101
  #lut only           297   out of   1101   26.98%
  #reg only             9   out of   1101    0.82%
  #lut&reg            795   out of   1101   72.21%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.300461s wall, 1.248008s user + 0.031200s system = 1.279208s CPU (98.4%)

RUN-1004 : used memory is 430 MB, reserved memory is 440 MB, peak memory is 484 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6950, tnet num: 1796, tinst num: 669, tnode num: 8631, tedge num: 11396.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1796 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.254347s wall, 1.170008s user + 0.062400s system = 1.232408s CPU (98.3%)

RUN-1004 : used memory is 459 MB, reserved memory is 470 MB, peak memory is 484 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 671
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1798, pip num: 15506
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 752 valid insts, and 42606 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  8.893402s wall, 15.662500s user + 0.031200s system = 15.693701s CPU (176.5%)

RUN-1004 : used memory is 460 MB, reserved memory is 470 MB, peak memory is 484 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit" in  1.121844s wall, 1.045207s user + 0.015600s system = 1.060807s CPU (94.6%)

RUN-1004 : used memory is 478 MB, reserved memory is 485 MB, peak memory is 484 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.377528s wall, 0.171601s user + 0.031200s system = 0.202801s CPU (14.7%)

RUN-1004 : used memory is 486 MB, reserved memory is 493 MB, peak memory is 486 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.042216s wall, 1.263608s user + 0.109201s system = 1.372809s CPU (45.1%)

RUN-1004 : used memory is 475 MB, reserved memory is 482 MB, peak memory is 486 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(318)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(193)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(318)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(193)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(255)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(255)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(341)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 74 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2870/8539 useful/useless nets, 2623/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 94 onehot mux instances.
SYN-1020 : Optimized 290 distributor mux.
SYN-1016 : Merged 717 instances.
SYN-1015 : Optimize round 1, 18491 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 2461/698 useful/useless nets, 2214/354 useful/useless insts
SYN-1017 : Remove 3 const input seq instances
SYN-1002 :     reg0_b2
SYN-1002 :     reg3_b3
SYN-1002 :     uart_byte_tx/reg1_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1015 : Optimize round 2, 464 better
SYN-1014 : Optimize round 3
SYN-1032 : 2439/3 useful/useless nets, 2192/5 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uart_byte_tx/reg1_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 9 better
SYN-1014 : Optimize round 4
SYN-1032 : 2438/0 useful/useless nets, 2191/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.233293s wall, 2.574016s user + 0.062400s system = 2.636417s CPU (118.1%)

RUN-1004 : used memory is 401 MB, reserved memory is 411 MB, peak memory is 486 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1427
  #and                402
  #nand                 0
  #or                 272
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 72
  #bufif1               0
  #MX21                23
  #FADD                 0
  #DFF                658
  #LATCH                0
#MACRO_ADD             13
#MACRO_EQ              33
#MACRO_MUX            557

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |768    |658    |46     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 18 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2550/28 useful/useless nets, 2304/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3047/0 useful/useless nets, 2802/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 323 better
SYN-2501 : Optimize round 2
SYN-1032 : 3021/0 useful/useless nets, 2776/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 3840/0 useful/useless nets, 3595/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 13703, tnet num: 3851, tinst num: 3589, tnode num: 22648, tedge num: 24083.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3851 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 680 (3.81), #lev = 7 (3.57)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 678 (3.80), #lev = 7 (3.57)
SYN-2581 : Mapping with K=5, #lut = 678 (3.80), #lev = 7 (3.57)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2458 instances into 680 LUTs, name keeping = 59%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2050/0 useful/useless nets, 1805/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 656 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 680 LUT to BLE ...
SYN-4008 : Packed 680 LUT and 349 SEQ to BLE.
SYN-4003 : Packing 307 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (307 nodes)...
SYN-4004 : #1: Packed 119 SEQ (7259 nodes)...
SYN-4004 : #2: Packed 193 SEQ (33959 nodes)...
SYN-4004 : #3: Packed 276 SEQ (27033 nodes)...
SYN-4004 : #4: Packed 304 SEQ (4958 nodes)...
SYN-4004 : #5: Packed 304 SEQ (1059 nodes)...
SYN-4004 : #6: Packed 307 SEQ (96 nodes)...
SYN-4004 : #7: Packed 307 SEQ (0 nodes)...
SYN-4005 : Packed 307 SEQ with LUT/SLICE
SYN-4006 : 38 single LUT's are left
SYN-4006 : 307 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 680/1024 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  878   out of   4480   19.60%
#reg                  656   out of   4480   14.64%
#le                   878
  #lut only           222   out of    878   25.28%
  #reg only             0   out of    878    0.00%
  #lut&reg            656   out of    878   74.72%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |878   |878   |656   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.986993s wall, 3.213621s user + 0.046800s system = 3.260421s CPU (109.2%)

RUN-1004 : used memory is 404 MB, reserved memory is 412 MB, peak memory is 486 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 19 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.041481s wall, 0.998406s user + 0.031200s system = 1.029607s CPU (98.9%)

RUN-1004 : used memory is 404 MB, reserved memory is 412 MB, peak memory is 486 MB
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2040/24 useful/useless nets, 1076/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1931/109 useful/useless nets, 967/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1931/0 useful/useless nets, 967/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.422390s wall, 1.482009s user + 0.031200s system = 1.513210s CPU (106.4%)

RUN-1004 : used memory is 404 MB, reserved memory is 412 MB, peak memory is 486 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1968/0 useful/useless nets, 1008/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1959/0 useful/useless nets, 999/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2016/0 useful/useless nets, 1056/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 2016/0 useful/useless nets, 1056/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2157/6 useful/useless nets, 1197/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 8077, tnet num: 2158, tinst num: 1192, tnode num: 11609, tedge num: 13999.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2158 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2052/0 useful/useless nets, 1092/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1740 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2154 nodes)...
SYN-4004 : #4: Packed 55 SEQ (3585 nodes)...
SYN-4004 : #5: Packed 56 SEQ (3711 nodes)...
SYN-4004 : #6: Packed 57 SEQ (6049 nodes)...
SYN-4004 : #7: Packed 65 SEQ (8241 nodes)...
SYN-4004 : #8: Packed 72 SEQ (4206 nodes)...
SYN-4004 : #9: Packed 78 SEQ (1459 nodes)...
SYN-4004 : #10: Packed 78 SEQ (324 nodes)...
SYN-4005 : Packed 78 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 108/877 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.245697s wall, 1.232408s user + 0.078001s system = 1.310408s CPU (105.2%)

RUN-1004 : used memory is 404 MB, reserved memory is 412 MB, peak memory is 486 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.914674s wall, 2.964019s user + 0.140401s system = 3.104420s CPU (106.5%)

RUN-1004 : used memory is 404 MB, reserved memory is 412 MB, peak memory is 486 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n431' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n432' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n442' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n443' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n444' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n445' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n446' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n447' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n448' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n449' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n450' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n441' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n451' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n452' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n453' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n454' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n440' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n439' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n438' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n437' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n436' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n435' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n434' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n433' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n455' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n456' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n466' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n467' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n468' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n469' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n470' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n471' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n472' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n473' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n474' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n465' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n475' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n476' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n477' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n478' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n464' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n463' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n462' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n461' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n460' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n459' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n458' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n457' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (39 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4024 : Net "tx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4025 : Tag rtl::Net tx_done as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 46 clock pins.
SYN-4015 : Create BUFG instance for clk Net tx_done to drive 3 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 670 instances
RUN-1001 : 277 mslices, 277 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1787 nets
RUN-1001 : 971 nets have 2 pins
RUN-1001 : 649 nets have [3 - 5] pins
RUN-1001 : 88 nets have [6 - 10] pins
RUN-1001 : 46 nets have [11 - 20] pins
RUN-1001 : 30 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 668 instances, 554 slices, 21 macros(134 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6914, tnet num: 1785, tinst num: 668, tnode num: 8589, tedge num: 11343.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1785 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.305351s wall, 0.296402s user + 0.015600s system = 0.312002s CPU (102.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 257992
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 24%, beta_incr = 0.851607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(852): len = 176665, overlap = 23.5
PHY-3002 : Step(853): len = 139848, overlap = 28.5
PHY-3002 : Step(854): len = 120770, overlap = 37.5
PHY-3002 : Step(855): len = 105627, overlap = 38.75
PHY-3002 : Step(856): len = 92948.5, overlap = 40.75
PHY-3002 : Step(857): len = 82546.3, overlap = 45
PHY-3002 : Step(858): len = 73492.4, overlap = 53.25
PHY-3002 : Step(859): len = 65059.2, overlap = 61.75
PHY-3002 : Step(860): len = 58627.9, overlap = 65.75
PHY-3002 : Step(861): len = 52987.5, overlap = 66
PHY-3002 : Step(862): len = 48564, overlap = 65
PHY-3002 : Step(863): len = 45033, overlap = 69.25
PHY-3002 : Step(864): len = 44145.5, overlap = 69.25
PHY-3002 : Step(865): len = 40967.7, overlap = 72.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.24064e-06
PHY-3002 : Step(866): len = 40908.6, overlap = 72.5
PHY-3002 : Step(867): len = 41580.6, overlap = 72.5
PHY-3002 : Step(868): len = 42068.9, overlap = 73
PHY-3002 : Step(869): len = 41586.2, overlap = 73.5
PHY-3002 : Step(870): len = 41568.7, overlap = 72.75
PHY-3002 : Step(871): len = 41574.6, overlap = 71.25
PHY-3002 : Step(872): len = 41253.3, overlap = 66.75
PHY-3002 : Step(873): len = 41570.1, overlap = 62.25
PHY-3002 : Step(874): len = 42174.4, overlap = 60.5
PHY-3002 : Step(875): len = 42942.1, overlap = 57.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.04813e-05
PHY-3002 : Step(876): len = 43396, overlap = 57
PHY-3002 : Step(877): len = 43580.4, overlap = 55.5
PHY-3002 : Step(878): len = 43371.1, overlap = 55.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.78354e-05
PHY-3002 : Step(879): len = 44152.7, overlap = 50.25
PHY-3002 : Step(880): len = 44844.7, overlap = 50
PHY-3002 : Step(881): len = 45177.8, overlap = 48.75
PHY-3002 : Step(882): len = 45978.3, overlap = 48.25
PHY-3002 : Step(883): len = 46317, overlap = 47.5
PHY-3002 : Step(884): len = 46440.3, overlap = 48
PHY-3002 : Step(885): len = 46407.2, overlap = 47.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004860s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.851607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.7945e-06
PHY-3002 : Step(886): len = 52124.8, overlap = 46.75
PHY-3002 : Step(887): len = 51485.6, overlap = 48.5
PHY-3002 : Step(888): len = 49763.6, overlap = 49.5
PHY-3002 : Step(889): len = 49042.8, overlap = 53.75
PHY-3002 : Step(890): len = 48444.6, overlap = 54.5
PHY-3002 : Step(891): len = 47723, overlap = 54.75
PHY-3002 : Step(892): len = 47407.5, overlap = 55.5
PHY-3002 : Step(893): len = 46992.4, overlap = 55.75
PHY-3002 : Step(894): len = 46631.3, overlap = 53.25
PHY-3002 : Step(895): len = 46118.3, overlap = 52.75
PHY-3002 : Step(896): len = 45763.8, overlap = 54.25
PHY-3002 : Step(897): len = 45753.7, overlap = 58.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.589e-06
PHY-3002 : Step(898): len = 45467.3, overlap = 58
PHY-3002 : Step(899): len = 45467.3, overlap = 58
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.95499e-06
PHY-3002 : Step(900): len = 45898.6, overlap = 53
PHY-3002 : Step(901): len = 46357.9, overlap = 53
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.851607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.07108e-05
PHY-3002 : Step(902): len = 46104.5, overlap = 79
PHY-3002 : Step(903): len = 46619, overlap = 78.25
PHY-3002 : Step(904): len = 47211.7, overlap = 76.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.14217e-05
PHY-3002 : Step(905): len = 47110.6, overlap = 77.25
PHY-3002 : Step(906): len = 47967.7, overlap = 76.75
PHY-3002 : Step(907): len = 49546.9, overlap = 73.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.28434e-05
PHY-3002 : Step(908): len = 49866.1, overlap = 72.75
PHY-3002 : Step(909): len = 51983.6, overlap = 69
PHY-3002 : Step(910): len = 53443.4, overlap = 64.75
PHY-3002 : Step(911): len = 52781.1, overlap = 65.75
PHY-3002 : Step(912): len = 52464.9, overlap = 65.75
PHY-3002 : Step(913): len = 52437.4, overlap = 68.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.34751e-05
PHY-3002 : Step(914): len = 54537.8, overlap = 62
PHY-3002 : Step(915): len = 56458.1, overlap = 59.5
PHY-3002 : Step(916): len = 58300, overlap = 56.25
PHY-3002 : Step(917): len = 58818.5, overlap = 56
PHY-3002 : Step(918): len = 58639.4, overlap = 55.5
PHY-3002 : Step(919): len = 58599.5, overlap = 54.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00014695
PHY-3002 : Step(920): len = 60882.1, overlap = 50
PHY-3002 : Step(921): len = 62398.9, overlap = 48
PHY-3002 : Step(922): len = 63199.6, overlap = 50.5
PHY-3002 : Step(923): len = 64272, overlap = 48.75
PHY-3002 : Step(924): len = 64534.7, overlap = 45.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0002939
PHY-3002 : Step(925): len = 66338.4, overlap = 44.25
PHY-3002 : Step(926): len = 67802.1, overlap = 44.5
PHY-3002 : Step(927): len = 70309.7, overlap = 38.75
PHY-3002 : Step(928): len = 71281.9, overlap = 33.25
PHY-3002 : Step(929): len = 71043.8, overlap = 32.25
PHY-3002 : Step(930): len = 71233.1, overlap = 33.25
PHY-3002 : Step(931): len = 71601.9, overlap = 34
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000587801
PHY-3002 : Step(932): len = 74003.4, overlap = 31.25
PHY-3002 : Step(933): len = 74845.5, overlap = 30.25
PHY-3002 : Step(934): len = 75576.6, overlap = 29.75
PHY-3002 : Step(935): len = 76416, overlap = 26.5
PHY-3002 : Step(936): len = 77137.3, overlap = 24
PHY-3002 : Step(937): len = 76923.2, overlap = 23.75
PHY-3002 : Step(938): len = 76932.5, overlap = 23.75
PHY-3002 : Step(939): len = 77046.8, overlap = 24.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0011756
PHY-3002 : Step(940): len = 78970.7, overlap = 24.75
PHY-3002 : Step(941): len = 79462.1, overlap = 22.5
PHY-3002 : Step(942): len = 80288.2, overlap = 20.75
PHY-3002 : Step(943): len = 81115.4, overlap = 18.5
PHY-3002 : Step(944): len = 81373.5, overlap = 19.25
PHY-3002 : Step(945): len = 81645.3, overlap = 20
PHY-3002 : Step(946): len = 81693.1, overlap = 19.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0022383
PHY-3002 : Step(947): len = 82942.1, overlap = 18.75
PHY-3002 : Step(948): len = 83333.5, overlap = 19.25
PHY-3002 : Step(949): len = 83937.6, overlap = 17.5
PHY-3002 : Step(950): len = 84305.2, overlap = 17.5
PHY-3002 : Step(951): len = 84694, overlap = 17.75
PHY-3002 : Step(952): len = 84953.4, overlap = 17.75
PHY-3002 : Step(953): len = 85193.6, overlap = 17.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00389161
PHY-3002 : Step(954): len = 85887.3, overlap = 17.75
PHY-3002 : Step(955): len = 86170.5, overlap = 17
PHY-3002 : Step(956): len = 86626.8, overlap = 16.5
PHY-3002 : Step(957): len = 86870.4, overlap = 17
PHY-3002 : Step(958): len = 87200.1, overlap = 16.75
PHY-3002 : Step(959): len = 87378, overlap = 16.75
PHY-3002 : Step(960): len = 87667.5, overlap = 17
PHY-3002 : Step(961): len = 87825.5, overlap = 16
PHY-3002 : Step(962): len = 88089.8, overlap = 17
PHY-3002 : Step(963): len = 88277.4, overlap = 17.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00635023
PHY-3002 : Step(964): len = 88778.2, overlap = 16.5
PHY-3002 : Step(965): len = 89012.8, overlap = 16
PHY-3002 : Step(966): len = 89277.9, overlap = 16
PHY-3002 : Step(967): len = 89489.8, overlap = 16.25
PHY-3002 : Step(968): len = 89686.6, overlap = 16
PHY-3002 : Step(969): len = 89832.7, overlap = 15.5
PHY-3002 : Step(970): len = 89990, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.579175s wall, 0.421203s user + 0.312002s system = 0.733205s CPU (126.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.851607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000603563
PHY-3002 : Step(971): len = 85591.9, overlap = 13.25
PHY-3002 : Step(972): len = 84385, overlap = 11.5
PHY-3002 : Step(973): len = 83236.6, overlap = 15.25
PHY-3002 : Step(974): len = 82404.2, overlap = 15.75
PHY-3002 : Step(975): len = 81631.5, overlap = 16.25
PHY-3002 : Step(976): len = 81330.3, overlap = 17
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00116748
PHY-3002 : Step(977): len = 82993, overlap = 16.5
PHY-3002 : Step(978): len = 83340.6, overlap = 15.25
PHY-3002 : Step(979): len = 83883.3, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00226687
PHY-3002 : Step(980): len = 85134.4, overlap = 15.5
PHY-3002 : Step(981): len = 85546.9, overlap = 14
PHY-3002 : Step(982): len = 86082.1, overlap = 13.75
PHY-3002 : Step(983): len = 86412.1, overlap = 14
PHY-3002 : Step(984): len = 86637.5, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013550s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (115.1%)

PHY-3001 : Legalized: Len = 87274.9, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 750 tiles.
PHY-3001 : 7 instances has been re-located, deltaX = 7, deltaY = 7.
PHY-3001 : Final: Len = 87272.9, Over = 0
RUN-1003 : finish command "place" in  7.453527s wall, 9.048058s user + 1.684811s system = 10.732869s CPU (144.0%)

RUN-1004 : used memory is 404 MB, reserved memory is 413 MB, peak memory is 486 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 698 to 519
PHY-1001 : Pin misalignment score is improved from 519 to 512
PHY-1001 : Pin misalignment score is improved from 512 to 512
PHY-1001 : Pin local connectivity score is improved from 136 to 0
PHY-1001 : Pin misalignment score is improved from 588 to 544
PHY-1001 : Pin misalignment score is improved from 544 to 544
PHY-1001 : Pin local connectivity score is improved from 55 to 0
PHY-1001 : End pin swap;  0.501735s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (87.1%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 670 instances
RUN-1001 : 277 mslices, 277 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1787 nets
RUN-1001 : 971 nets have 2 pins
RUN-1001 : 649 nets have [3 - 5] pins
RUN-1001 : 88 nets have [6 - 10] pins
RUN-1001 : 46 nets have [11 - 20] pins
RUN-1001 : 30 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 105416, over cnt = 210(2%), over = 400, worst = 10
PHY-1002 : len = 106456, over cnt = 86(1%), over = 158, worst = 9
PHY-1002 : len = 107032, over cnt = 72(0%), over = 115, worst = 8
PHY-1002 : len = 108632, over cnt = 25(0%), over = 44, worst = 5
PHY-1002 : len = 109032, over cnt = 19(0%), over = 35, worst = 5
PHY-1002 : len = 109360, over cnt = 17(0%), over = 32, worst = 5
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6914, tnet num: 1785, tinst num: 668, tnode num: 8589, tedge num: 11343.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1785 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.072957s wall, 1.138807s user + 0.046800s system = 1.185608s CPU (110.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 22368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.186589s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (100.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 22368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000746s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 208792, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : End Routed; 9.576292s wall, 10.764069s user + 0.140401s system = 10.904470s CPU (113.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 208568, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.090163s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (138.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 208464, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 208464
PHY-1001 : End DR Iter 2; 0.043100s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (217.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  12.455409s wall, 13.759288s user + 0.187201s system = 13.946489s CPU (112.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  14.142201s wall, 15.475299s user + 0.234002s system = 15.709301s CPU (111.1%)

RUN-1004 : used memory is 447 MB, reserved memory is 445 MB, peak memory is 486 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1083   out of   4480   24.17%
#reg                  802   out of   4480   17.90%
#le                  1096
  #lut only           294   out of   1096   26.82%
  #reg only            13   out of   1096    1.19%
  #lut&reg            789   out of   1096   71.99%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.263876s wall, 1.279208s user + 0.015600s system = 1.294808s CPU (102.4%)

RUN-1004 : used memory is 447 MB, reserved memory is 445 MB, peak memory is 486 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6914, tnet num: 1785, tinst num: 668, tnode num: 8589, tedge num: 11343.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1785 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.264863s wall, 1.388409s user + 0.109201s system = 1.497610s CPU (118.4%)

RUN-1004 : used memory is 485 MB, reserved memory is 483 MB, peak memory is 486 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 670
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1787, pip num: 16379
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 843 valid insts, and 44188 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  9.113066s wall, 16.068103s user + 0.124801s system = 16.192904s CPU (177.7%)

RUN-1004 : used memory is 493 MB, reserved memory is 492 MB, peak memory is 502 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit" in  1.007920s wall, 0.889206s user + 0.015600s system = 0.904806s CPU (89.8%)

RUN-1004 : used memory is 518 MB, reserved memory is 516 MB, peak memory is 518 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.392315s wall, 0.234002s user + 0.046800s system = 0.280802s CPU (20.2%)

RUN-1004 : used memory is 526 MB, reserved memory is 523 MB, peak memory is 526 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.970356s wall, 1.170008s user + 0.078001s system = 1.248008s CPU (42.0%)

RUN-1004 : used memory is 515 MB, reserved memory is 513 MB, peak memory is 526 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(319)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(194)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(319)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(194)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(256)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(256)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(342)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 74 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2870/8539 useful/useless nets, 2623/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 94 onehot mux instances.
SYN-1020 : Optimized 290 distributor mux.
SYN-1016 : Merged 717 instances.
SYN-1015 : Optimize round 1, 18492 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 2459/700 useful/useless nets, 2212/354 useful/useless insts
SYN-1017 : Remove 3 const input seq instances
SYN-1002 :     reg0_b2
SYN-1002 :     reg3_b3
SYN-1002 :     uart_byte_tx/reg1_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1015 : Optimize round 2, 464 better
SYN-1014 : Optimize round 3
SYN-1032 : 2437/3 useful/useless nets, 2190/5 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uart_byte_tx/reg1_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 9 better
SYN-1014 : Optimize round 4
SYN-1032 : 2436/0 useful/useless nets, 2189/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.194837s wall, 2.402415s user + 0.031200s system = 2.433616s CPU (110.9%)

RUN-1004 : used memory is 439 MB, reserved memory is 441 MB, peak memory is 526 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1425
  #and                402
  #nand                 0
  #or                 272
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 72
  #bufif1               0
  #MX21                21
  #FADD                 0
  #DFF                658
  #LATCH                0
#MACRO_ADD             13
#MACRO_EQ              33
#MACRO_MUX            557

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |766    |658    |46     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 20 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2550/28 useful/useless nets, 2304/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3046/0 useful/useless nets, 2801/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 324 better
SYN-2501 : Optimize round 2
SYN-1032 : 3020/0 useful/useless nets, 2775/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 3839/0 useful/useless nets, 3594/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 13700, tnet num: 3850, tinst num: 3588, tnode num: 22645, tedge num: 24081.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3850 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 689 (3.88), #lev = 7 (3.54)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 687 (3.87), #lev = 7 (3.54)
SYN-2581 : Mapping with K=5, #lut = 687 (3.87), #lev = 7 (3.54)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2457 instances into 689 LUTs, name keeping = 59%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2059/0 useful/useless nets, 1814/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 656 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 689 LUT to BLE ...
SYN-4008 : Packed 689 LUT and 349 SEQ to BLE.
SYN-4003 : Packing 307 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (307 nodes)...
SYN-4004 : #1: Packed 119 SEQ (7257 nodes)...
SYN-4004 : #2: Packed 207 SEQ (34067 nodes)...
SYN-4004 : #3: Packed 276 SEQ (26070 nodes)...
SYN-4004 : #4: Packed 303 SEQ (4359 nodes)...
SYN-4004 : #5: Packed 305 SEQ (1071 nodes)...
SYN-4004 : #6: Packed 307 SEQ (95 nodes)...
SYN-4004 : #7: Packed 307 SEQ (0 nodes)...
SYN-4005 : Packed 307 SEQ with LUT/SLICE
SYN-4006 : 46 single LUT's are left
SYN-4006 : 307 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 689/1033 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  894   out of   4480   19.96%
#reg                  656   out of   4480   14.64%
#le                   894
  #lut only           238   out of    894   26.62%
  #reg only             0   out of    894    0.00%
  #lut&reg            656   out of    894   73.38%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |894   |894   |656   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.013799s wall, 3.057620s user + 0.062400s system = 3.120020s CPU (103.5%)

RUN-1004 : used memory is 441 MB, reserved memory is 443 MB, peak memory is 526 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 21 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.038907s wall, 1.029607s user + 0.000000s system = 1.029607s CPU (99.1%)

RUN-1004 : used memory is 441 MB, reserved memory is 443 MB, peak memory is 526 MB
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2050/24 useful/useless nets, 1083/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1941/109 useful/useless nets, 974/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1941/0 useful/useless nets, 974/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.453526s wall, 1.404009s user + 0.046800s system = 1.450809s CPU (99.8%)

RUN-1004 : used memory is 441 MB, reserved memory is 443 MB, peak memory is 526 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1978/0 useful/useless nets, 1015/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1969/0 useful/useless nets, 1006/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2026/0 useful/useless nets, 1063/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 2026/0 useful/useless nets, 1063/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2167/6 useful/useless nets, 1204/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 8214, tnet num: 2168, tinst num: 1199, tnode num: 11758, tedge num: 14251.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2168 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2062/0 useful/useless nets, 1099/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2160 nodes)...
SYN-4004 : #4: Packed 58 SEQ (3494 nodes)...
SYN-4004 : #5: Packed 59 SEQ (3386 nodes)...
SYN-4004 : #6: Packed 64 SEQ (5681 nodes)...
SYN-4004 : #7: Packed 72 SEQ (6629 nodes)...
SYN-4004 : #8: Packed 80 SEQ (3121 nodes)...
SYN-4004 : #9: Packed 81 SEQ (739 nodes)...
SYN-4004 : #10: Packed 81 SEQ (75 nodes)...
SYN-4005 : Packed 81 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 105/881 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.198832s wall, 1.279208s user + 0.062400s system = 1.341609s CPU (111.9%)

RUN-1004 : used memory is 441 MB, reserved memory is 443 MB, peak memory is 526 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.890528s wall, 2.870418s user + 0.156001s system = 3.026419s CPU (104.7%)

RUN-1004 : used memory is 441 MB, reserved memory is 443 MB, peak memory is 526 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n431' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n432' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n442' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n443' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n444' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n445' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n446' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n447' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n448' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n449' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n450' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n441' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n451' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n452' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n453' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n454' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n440' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n439' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n438' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n437' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n436' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n435' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n434' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n433' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n455' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n456' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n466' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n467' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n468' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n469' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n470' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n471' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n472' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n473' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n474' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n465' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n475' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n476' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n477' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n478' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n464' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n463' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n462' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n461' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n460' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n459' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n458' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n457' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (39 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4024 : Net "tx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4025 : Tag rtl::Net tx_done as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 49 clock pins.
SYN-4015 : Create BUFG instance for clk Net tx_done to drive 3 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 676 instances
RUN-1001 : 280 mslices, 280 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1797 nets
RUN-1001 : 967 nets have 2 pins
RUN-1001 : 656 nets have [3 - 5] pins
RUN-1001 : 97 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 34 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 674 instances, 560 slices, 21 macros(134 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7052, tnet num: 1795, tinst num: 674, tnode num: 8740, tedge num: 11597.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1795 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.314384s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (94.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 271643
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 24%, beta_incr = 0.850000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(985): len = 185174, overlap = 23.75
PHY-3002 : Step(986): len = 140710, overlap = 30
PHY-3002 : Step(987): len = 118121, overlap = 36
PHY-3002 : Step(988): len = 102247, overlap = 42
PHY-3002 : Step(989): len = 88028.8, overlap = 50
PHY-3002 : Step(990): len = 76446.8, overlap = 59.5
PHY-3002 : Step(991): len = 67358.6, overlap = 66.25
PHY-3002 : Step(992): len = 57331.6, overlap = 71.5
PHY-3002 : Step(993): len = 51954.4, overlap = 75.75
PHY-3002 : Step(994): len = 48186.9, overlap = 77.75
PHY-3002 : Step(995): len = 43349.5, overlap = 82
PHY-3002 : Step(996): len = 42103, overlap = 84.25
PHY-3002 : Step(997): len = 41209.6, overlap = 85.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.405e-06
PHY-3002 : Step(998): len = 41248.6, overlap = 85.5
PHY-3002 : Step(999): len = 41243, overlap = 85.25
PHY-3002 : Step(1000): len = 42313.1, overlap = 82.5
PHY-3002 : Step(1001): len = 41776.7, overlap = 79
PHY-3002 : Step(1002): len = 42995.4, overlap = 71.25
PHY-3002 : Step(1003): len = 43865.3, overlap = 63.25
PHY-3002 : Step(1004): len = 43571.5, overlap = 64.25
PHY-3002 : Step(1005): len = 44094.4, overlap = 64.5
PHY-3002 : Step(1006): len = 43959, overlap = 64.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.281e-05
PHY-3002 : Step(1007): len = 44847, overlap = 64.5
PHY-3002 : Step(1008): len = 45264.8, overlap = 63.25
PHY-3002 : Step(1009): len = 45709, overlap = 60
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.15463e-05
PHY-3002 : Step(1010): len = 46090, overlap = 64.25
PHY-3002 : Step(1011): len = 46676.5, overlap = 61.5
PHY-3002 : Step(1012): len = 52127.6, overlap = 58.5
PHY-3002 : Step(1013): len = 51993.2, overlap = 57.25
PHY-3002 : Step(1014): len = 51117.5, overlap = 53.25
PHY-3002 : Step(1015): len = 50674.3, overlap = 53
PHY-3002 : Step(1016): len = 50747, overlap = 46.75
PHY-3002 : Step(1017): len = 49829.5, overlap = 45.25
PHY-3002 : Step(1018): len = 49587.4, overlap = 44.5
PHY-3002 : Step(1019): len = 49395.2, overlap = 44.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.30927e-05
PHY-3002 : Step(1020): len = 49823.9, overlap = 44.25
PHY-3002 : Step(1021): len = 49865.6, overlap = 44.25
PHY-3002 : Step(1022): len = 49871.1, overlap = 43.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008310s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.850000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.16062e-06
PHY-3002 : Step(1023): len = 55622, overlap = 49.75
PHY-3002 : Step(1024): len = 55032.6, overlap = 50.75
PHY-3002 : Step(1025): len = 53235.3, overlap = 55
PHY-3002 : Step(1026): len = 52517.8, overlap = 57
PHY-3002 : Step(1027): len = 51812.7, overlap = 55.75
PHY-3002 : Step(1028): len = 51400.7, overlap = 56.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.32124e-06
PHY-3002 : Step(1029): len = 50831.5, overlap = 56.5
PHY-3002 : Step(1030): len = 50752.6, overlap = 56.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.64248e-06
PHY-3002 : Step(1031): len = 50711.8, overlap = 56.75
PHY-3002 : Step(1032): len = 50968.2, overlap = 55.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.54463e-05
PHY-3002 : Step(1033): len = 51342.1, overlap = 53.5
PHY-3002 : Step(1034): len = 53022.9, overlap = 46
PHY-3002 : Step(1035): len = 54154.4, overlap = 43.25
PHY-3002 : Step(1036): len = 54190.7, overlap = 43
PHY-3002 : Step(1037): len = 55334.7, overlap = 45.5
PHY-3002 : Step(1038): len = 56515.9, overlap = 45.25
PHY-3002 : Step(1039): len = 56235, overlap = 44.25
PHY-3002 : Step(1040): len = 56262.2, overlap = 44.5
PHY-3002 : Step(1041): len = 56467.8, overlap = 44.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.08926e-05
PHY-3002 : Step(1042): len = 56784.4, overlap = 45.75
PHY-3002 : Step(1043): len = 57224.9, overlap = 45.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.58356e-05
PHY-3002 : Step(1044): len = 57995.1, overlap = 42.75
PHY-3002 : Step(1045): len = 61331.3, overlap = 39.75
PHY-3002 : Step(1046): len = 62337.6, overlap = 37.5
PHY-3002 : Step(1047): len = 62406.5, overlap = 35.25
PHY-3002 : Step(1048): len = 63266.3, overlap = 32.5
PHY-3002 : Step(1049): len = 64443.7, overlap = 26.25
PHY-3002 : Step(1050): len = 64732.4, overlap = 24.5
PHY-3002 : Step(1051): len = 65174, overlap = 26.75
PHY-3002 : Step(1052): len = 65658.3, overlap = 29.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000111671
PHY-3002 : Step(1053): len = 66387.9, overlap = 28
PHY-3002 : Step(1054): len = 67948.5, overlap = 26.25
PHY-3002 : Step(1055): len = 68820.4, overlap = 26.25
PHY-3002 : Step(1056): len = 69926.7, overlap = 25.25
PHY-3002 : Step(1057): len = 70105.3, overlap = 23.75
PHY-3002 : Step(1058): len = 70419.2, overlap = 22
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000223342
PHY-3002 : Step(1059): len = 71516.3, overlap = 20.75
PHY-3002 : Step(1060): len = 74295, overlap = 20.25
PHY-3002 : Step(1061): len = 74983, overlap = 18.5
PHY-3002 : Step(1062): len = 75393.2, overlap = 18
PHY-3002 : Step(1063): len = 75408.9, overlap = 17.5
PHY-3002 : Step(1064): len = 75285.5, overlap = 15.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.850000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.74938e-05
PHY-3002 : Step(1065): len = 76397.6, overlap = 46.5
PHY-3002 : Step(1066): len = 75952.6, overlap = 45
PHY-3002 : Step(1067): len = 73951.4, overlap = 43.25
PHY-3002 : Step(1068): len = 72447.8, overlap = 44.5
PHY-3002 : Step(1069): len = 71312.4, overlap = 47.75
PHY-3002 : Step(1070): len = 70264.9, overlap = 44
PHY-3002 : Step(1071): len = 68954.3, overlap = 48.5
PHY-3002 : Step(1072): len = 67750.3, overlap = 51.5
PHY-3002 : Step(1073): len = 66944.5, overlap = 49.25
PHY-3002 : Step(1074): len = 66349.1, overlap = 48.75
PHY-3002 : Step(1075): len = 65652.7, overlap = 47
PHY-3002 : Step(1076): len = 65396.8, overlap = 48.5
PHY-3002 : Step(1077): len = 64976, overlap = 46.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000174988
PHY-3002 : Step(1078): len = 67050.6, overlap = 41.75
PHY-3002 : Step(1079): len = 68480.6, overlap = 38.5
PHY-3002 : Step(1080): len = 69237.3, overlap = 35.5
PHY-3002 : Step(1081): len = 69422, overlap = 37
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000349975
PHY-3002 : Step(1082): len = 71544, overlap = 33
PHY-3002 : Step(1083): len = 72866.5, overlap = 33
PHY-3002 : Step(1084): len = 74409.9, overlap = 32
PHY-3002 : Step(1085): len = 74395.2, overlap = 32.5
PHY-3002 : Step(1086): len = 74136.1, overlap = 32.25
PHY-3002 : Step(1087): len = 74255.3, overlap = 32.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.238244s wall, 0.202801s user + 0.124801s system = 0.327602s CPU (137.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.850000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0002181
PHY-3002 : Step(1088): len = 74953.1, overlap = 15
PHY-3002 : Step(1089): len = 74065.7, overlap = 21.25
PHY-3002 : Step(1090): len = 73317.2, overlap = 25.5
PHY-3002 : Step(1091): len = 73058.3, overlap = 29.75
PHY-3002 : Step(1092): len = 73017.2, overlap = 31.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0004362
PHY-3002 : Step(1093): len = 74858.2, overlap = 26.75
PHY-3002 : Step(1094): len = 75431.9, overlap = 26.75
PHY-3002 : Step(1095): len = 76212.1, overlap = 23.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00087041
PHY-3002 : Step(1096): len = 77739.4, overlap = 23.5
PHY-3002 : Step(1097): len = 78757.5, overlap = 22.75
PHY-3002 : Step(1098): len = 80270, overlap = 21
PHY-3002 : Step(1099): len = 80204.7, overlap = 22
PHY-3002 : Step(1100): len = 80146.8, overlap = 23
PHY-3002 : Step(1101): len = 80589.7, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012355s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (126.3%)

PHY-3001 : Legalized: Len = 81217.5, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 750 tiles.
PHY-3001 : 7 instances has been re-located, deltaX = 7, deltaY = 4.
PHY-3001 : Final: Len = 81473.5, Over = 0
RUN-1003 : finish command "place" in  5.926882s wall, 6.988845s user + 1.263608s system = 8.252453s CPU (139.2%)

RUN-1004 : used memory is 442 MB, reserved memory is 444 MB, peak memory is 526 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 686 to 509
PHY-1001 : Pin misalignment score is improved from 509 to 499
PHY-1001 : Pin misalignment score is improved from 499 to 500
PHY-1001 : Pin local connectivity score is improved from 139 to 0
PHY-1001 : Pin misalignment score is improved from 577 to 524
PHY-1001 : Pin misalignment score is improved from 524 to 524
PHY-1001 : Pin local connectivity score is improved from 54 to 0
PHY-1001 : End pin swap;  0.480921s wall, 0.483603s user + 0.031200s system = 0.514803s CPU (107.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 676 instances
RUN-1001 : 280 mslices, 280 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1797 nets
RUN-1001 : 967 nets have 2 pins
RUN-1001 : 656 nets have [3 - 5] pins
RUN-1001 : 97 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 34 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 98008, over cnt = 244(3%), over = 450, worst = 15
PHY-1002 : len = 99352, over cnt = 127(1%), over = 218, worst = 11
PHY-1002 : len = 99816, over cnt = 110(1%), over = 170, worst = 9
PHY-1002 : len = 101936, over cnt = 23(0%), over = 54, worst = 8
PHY-1002 : len = 102144, over cnt = 16(0%), over = 43, worst = 9
PHY-1002 : len = 102400, over cnt = 13(0%), over = 39, worst = 8
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7052, tnet num: 1795, tinst num: 674, tnode num: 8740, tedge num: 11597.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1795 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.199445s wall, 1.419609s user + 0.046800s system = 1.466409s CPU (122.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.204768s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (99.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 195464, over cnt = 47(0%), over = 47, worst = 1
PHY-1001 : End Routed; 7.336386s wall, 8.408454s user + 0.140401s system = 8.548855s CPU (116.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 194696, over cnt = 24(0%), over = 24, worst = 1
PHY-1001 : End DR Iter 1; 0.153581s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (91.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 194520, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.084459s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (92.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 194520, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 194520
PHY-1001 : End DR Iter 3; 0.022039s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (70.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.334525s wall, 11.497274s user + 0.234002s system = 11.731275s CPU (113.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.126719s wall, 13.509687s user + 0.327602s system = 13.837289s CPU (114.1%)

RUN-1004 : used memory is 466 MB, reserved memory is 466 MB, peak memory is 526 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1099   out of   4480   24.53%
#reg                  802   out of   4480   17.90%
#le                  1109
  #lut only           307   out of   1109   27.68%
  #reg only            10   out of   1109    0.90%
  #lut&reg            792   out of   1109   71.42%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.270416s wall, 1.263608s user + 0.031200s system = 1.294808s CPU (101.9%)

RUN-1004 : used memory is 466 MB, reserved memory is 466 MB, peak memory is 526 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7052, tnet num: 1795, tinst num: 674, tnode num: 8740, tedge num: 11597.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1795 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.281254s wall, 1.341609s user + 0.078001s system = 1.419609s CPU (110.8%)

RUN-1004 : used memory is 500 MB, reserved memory is 499 MB, peak memory is 526 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 676
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1797, pip num: 16250
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 798 valid insts, and 44144 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  8.616351s wall, 14.695294s user + 0.140401s system = 14.835695s CPU (172.2%)

RUN-1004 : used memory is 503 MB, reserved memory is 501 MB, peak memory is 526 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-8007 ERROR: syntax error near ';' in CPLD_SOC_AHB_TOP.v(78)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in CPLD_SOC_AHB_TOP.v(108)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in CPLD_SOC_AHB_TOP.v(109)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in CPLD_SOC_AHB_TOP.v(110)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in CPLD_SOC_AHB_TOP.v(111)
HDL-5007 WARNING: empty item in case item list violates IEEE 1364 syntax in CPLD_SOC_AHB_TOP.v(112)
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(320)
HDL-8007 ERROR: default case should appear only once in CPLD_SOC_AHB_TOP.v(83)
HDL-8007 ERROR: default case should appear only once in CPLD_SOC_AHB_TOP.v(105)
HDL-8007 ERROR: default case should appear only once in CPLD_SOC_AHB_TOP.v(117)
HDL-8007 ERROR: default case should appear only once in CPLD_SOC_AHB_TOP.v(118)
HDL-8007 ERROR: default case should appear only once in CPLD_SOC_AHB_TOP.v(119)
HDL-8007 ERROR: default case should appear only once in CPLD_SOC_AHB_TOP.v(120)
HDL-8007 ERROR: default case should appear only once in CPLD_SOC_AHB_TOP.v(121)
HDL-8007 ERROR: 'rx_byte' is not declared in CPLD_SOC_AHB_TOP.v(134)
HDL-8007 ERROR: 'reci_step' is not declared in CPLD_SOC_AHB_TOP.v(136)
HDL-8007 ERROR: 'usart_rx_sta' is not declared in CPLD_SOC_AHB_TOP.v(137)
HDL-8007 ERROR: 'reci_step' is not declared in CPLD_SOC_AHB_TOP.v(140)
HDL-8007 ERROR: default case should appear only once in CPLD_SOC_AHB_TOP.v(141)
HDL-8007 ERROR: 'rx_byte' is not declared in CPLD_SOC_AHB_TOP.v(144)
HDL-8007 ERROR: 'reci_step' is not declared in CPLD_SOC_AHB_TOP.v(145)
HDL-8007 ERROR: 'reci_step' is not declared in CPLD_SOC_AHB_TOP.v(147)
HDL-8007 ERROR: default case should appear only once in CPLD_SOC_AHB_TOP.v(148)
HDL-8007 ERROR: 'rx_byte' is not declared in CPLD_SOC_AHB_TOP.v(151)
HDL-8007 ERROR: 'reci_step' is not declared in CPLD_SOC_AHB_TOP.v(153)
HDL-1007 : Sorry, too many errors..
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(322)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(197)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(322)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(197)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(259)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 86 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2858/8539 useful/useless nets, 2611/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 90 onehot mux instances.
SYN-1020 : Optimized 290 distributor mux.
SYN-1016 : Merged 708 instances.
SYN-1015 : Optimize round 1, 18476 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 2452/689 useful/useless nets, 2205/354 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     reg3_b3
SYN-1002 :     uart_byte_tx/reg1_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 2, 455 better
SYN-1014 : Optimize round 3
SYN-1032 : 2433/2 useful/useless nets, 2186/4 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uart_byte_tx/reg1_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 7 better
SYN-1014 : Optimize round 4
SYN-1032 : 2432/0 useful/useless nets, 2185/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.288324s wall, 2.620817s user + 0.140401s system = 2.761218s CPU (120.7%)

RUN-1004 : used memory is 474 MB, reserved memory is 472 MB, peak memory is 526 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1421
  #and                400
  #nand                 0
  #or                 270
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 72
  #bufif1               0
  #MX21                21
  #FADD                 0
  #DFF                658
  #LATCH                0
#MACRO_ADD             13
#MACRO_EQ              33
#MACRO_MUX            557

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |762    |658    |46     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 22 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2549/28 useful/useless nets, 2303/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3043/0 useful/useless nets, 2798/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 326 better
SYN-2501 : Optimize round 2
SYN-1032 : 3017/0 useful/useless nets, 2772/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 3836/0 useful/useless nets, 3591/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6 -p"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 13690, tnet num: 3847, tinst num: 3585, tnode num: 22635, tedge num: 24067.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3847 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 680 (3.81), #lev = 7 (3.57)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 678 (3.80), #lev = 7 (3.56)
SYN-2581 : Mapping with K=5, #lut = 678 (3.80), #lev = 7 (3.56)
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2454 instances into 681 LUTs, name keeping = 59%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2051/0 useful/useless nets, 1806/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 656 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 681 LUT to BLE ...
SYN-4008 : Packed 681 LUT and 349 SEQ to BLE.
SYN-4003 : Packing 307 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (307 nodes)...
SYN-4004 : #1: Packed 120 SEQ (7257 nodes)...
SYN-4004 : #2: Packed 198 SEQ (33905 nodes)...
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.219192s wall, 4.243227s user + 0.187201s system = 4.430428s CPU (137.6%)

RUN-1004 : used memory is 478 MB, reserved memory is 475 MB, peak memory is 526 MB
GUI-1001 : Download success!
SYN-4004 : #3: Packed 276 SEQ (26397 nodes)...
SYN-4004 : #4: Packed 304 SEQ (4363 nodes)...
SYN-4004 : #5: Packed 304 SEQ (1056 nodes)...
SYN-4004 : #6: Packed 307 SEQ (96 nodes)...
SYN-4004 : #7: Packed 307 SEQ (0 nodes)...
SYN-4005 : Packed 307 SEQ with LUT/SLICE
SYN-4006 : 38 single LUT's are left
SYN-4006 : 307 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 681/1025 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  879   out of   4480   19.62%
#reg                  656   out of   4480   14.64%
#le                   879
  #lut only           223   out of    879   25.37%
  #reg only             0   out of    879    0.00%
  #lut&reg            656   out of    879   74.63%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |879   |879   |656   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.933641s wall, 4.945232s user + 0.234002s system = 5.179233s CPU (131.7%)

RUN-1004 : used memory is 478 MB, reserved memory is 475 MB, peak memory is 526 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 23 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.042739s wall, 1.045207s user + 0.062400s system = 1.107607s CPU (106.2%)

RUN-1004 : used memory is 478 MB, reserved memory is 475 MB, peak memory is 526 MB
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2043/24 useful/useless nets, 1075/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1934/109 useful/useless nets, 966/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1934/0 useful/useless nets, 966/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.466830s wall, 1.497610s user + 0.031200s system = 1.528810s CPU (104.2%)

RUN-1004 : used memory is 478 MB, reserved memory is 475 MB, peak memory is 526 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1971/0 useful/useless nets, 1007/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1962/0 useful/useless nets, 998/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2019/0 useful/useless nets, 1055/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 2019/0 useful/useless nets, 1055/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2160/6 useful/useless nets, 1196/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 8082, tnet num: 2161, tinst num: 1191, tnode num: 11613, tedge num: 14010.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2161 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2055/0 useful/useless nets, 1091/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2167 nodes)...
SYN-4004 : #4: Packed 57 SEQ (3535 nodes)...
SYN-4004 : #5: Packed 58 SEQ (3518 nodes)...
SYN-4004 : #6: Packed 59 SEQ (6478 nodes)...
SYN-4004 : #7: Packed 65 SEQ (8358 nodes)...
SYN-4004 : #8: Packed 76 SEQ (3425 nodes)...
SYN-4004 : #9: Packed 78 SEQ (903 nodes)...
SYN-4004 : #10: Packed 78 SEQ (122 nodes)...
SYN-4005 : Packed 78 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 108/876 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.284551s wall, 1.684811s user + 0.109201s system = 1.794012s CPU (139.7%)

RUN-1004 : used memory is 478 MB, reserved memory is 475 MB, peak memory is 526 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.992326s wall, 3.400822s user + 0.218401s system = 3.619223s CPU (121.0%)

RUN-1004 : used memory is 478 MB, reserved memory is 475 MB, peak memory is 526 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n428' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n429' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n439' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n440' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n441' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n442' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n443' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n444' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n445' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n446' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n447' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n438' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n448' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n449' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n450' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n451' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n437' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n436' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n435' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n434' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n433' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n432' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n431' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n430' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n452' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n453' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n463' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n464' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n465' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n466' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n467' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n468' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n469' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n470' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n471' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n462' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n472' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n473' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n474' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n475' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n461' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n460' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n459' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n458' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n457' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n456' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n455' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n454' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (40 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4024 : Net "tx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4025 : Tag rtl::Net tx_done as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
SYN-4015 : Create BUFG instance for clk Net tx_done to drive 3 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 670 instances
RUN-1001 : 277 mslices, 277 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1790 nets
RUN-1001 : 978 nets have 2 pins
RUN-1001 : 641 nets have [3 - 5] pins
RUN-1001 : 92 nets have [6 - 10] pins
RUN-1001 : 45 nets have [11 - 20] pins
RUN-1001 : 31 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 668 instances, 554 slices, 21 macros(134 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6922, tnet num: 1788, tinst num: 668, tnode num: 8599, tedge num: 11359.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1788 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.321100s wall, 0.327602s user + 0.015600s system = 0.343202s CPU (106.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 275387
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 24%, beta_incr = 0.851607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1102): len = 185587, overlap = 22.75
PHY-3002 : Step(1103): len = 141039, overlap = 31
PHY-3002 : Step(1104): len = 120130, overlap = 38.75
PHY-3002 : Step(1105): len = 105246, overlap = 47.5
PHY-3002 : Step(1106): len = 92107.2, overlap = 52.5
PHY-3002 : Step(1107): len = 81230.3, overlap = 57.5
PHY-3002 : Step(1108): len = 71216.1, overlap = 64
PHY-3002 : Step(1109): len = 62590.9, overlap = 68.5
PHY-3002 : Step(1110): len = 54440.2, overlap = 73.25
PHY-3002 : Step(1111): len = 50179.9, overlap = 75.5
PHY-3002 : Step(1112): len = 45720.3, overlap = 80.25
PHY-3002 : Step(1113): len = 44454.1, overlap = 82.25
PHY-3002 : Step(1114): len = 43144.1, overlap = 84
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.19155e-06
PHY-3002 : Step(1115): len = 42984.1, overlap = 84
PHY-3002 : Step(1116): len = 43114.2, overlap = 82.75
PHY-3002 : Step(1117): len = 43770.3, overlap = 78.75
PHY-3002 : Step(1118): len = 44014.5, overlap = 71.75
PHY-3002 : Step(1119): len = 43821.1, overlap = 69.5
PHY-3002 : Step(1120): len = 44356.7, overlap = 61.25
PHY-3002 : Step(1121): len = 45478.2, overlap = 54.75
PHY-3002 : Step(1122): len = 45850.9, overlap = 53.5
PHY-3002 : Step(1123): len = 45543.9, overlap = 54.5
PHY-3002 : Step(1124): len = 45650.7, overlap = 55.25
PHY-3002 : Step(1125): len = 45783.3, overlap = 54.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.03831e-05
PHY-3002 : Step(1126): len = 46421.4, overlap = 54.75
PHY-3002 : Step(1127): len = 46925, overlap = 56.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.72615e-05
PHY-3002 : Step(1128): len = 48167.2, overlap = 56.75
PHY-3002 : Step(1129): len = 49481.2, overlap = 54.5
PHY-3002 : Step(1130): len = 49833.8, overlap = 52.5
PHY-3002 : Step(1131): len = 49711.7, overlap = 58.5
PHY-3002 : Step(1132): len = 50359, overlap = 61.25
PHY-3002 : Step(1133): len = 51053.3, overlap = 61.25
PHY-3002 : Step(1134): len = 51123.4, overlap = 56.5
PHY-3002 : Step(1135): len = 50981.5, overlap = 55.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.45231e-05
PHY-3002 : Step(1136): len = 51844.2, overlap = 55.25
PHY-3002 : Step(1137): len = 52026.8, overlap = 55.25
PHY-3002 : Step(1138): len = 52084.2, overlap = 55.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.91644e-05
PHY-3002 : Step(1139): len = 52427.2, overlap = 54.5
PHY-3002 : Step(1140): len = 53825.8, overlap = 49.5
PHY-3002 : Step(1141): len = 54763.7, overlap = 46.75
PHY-3002 : Step(1142): len = 54485.1, overlap = 47
PHY-3002 : Step(1143): len = 54376.1, overlap = 47.25
PHY-3002 : Step(1144): len = 54246.5, overlap = 47.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006609s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.851607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.69515e-06
PHY-3002 : Step(1145): len = 58327.2, overlap = 46.75
PHY-3002 : Step(1146): len = 57832.3, overlap = 50.75
PHY-3002 : Step(1147): len = 55536.4, overlap = 52.5
PHY-3002 : Step(1148): len = 54653.3, overlap = 52
PHY-3002 : Step(1149): len = 53853, overlap = 51.75
PHY-3002 : Step(1150): len = 52942.8, overlap = 52.75
PHY-3002 : Step(1151): len = 52213.6, overlap = 53
PHY-3002 : Step(1152): len = 50925.2, overlap = 53
PHY-3002 : Step(1153): len = 50361, overlap = 53.75
PHY-3002 : Step(1154): len = 50167.5, overlap = 53.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.39029e-06
PHY-3002 : Step(1155): len = 49629, overlap = 53
PHY-3002 : Step(1156): len = 49715.8, overlap = 53.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.04887e-05
PHY-3002 : Step(1157): len = 50445.2, overlap = 53.25
PHY-3002 : Step(1158): len = 51260.6, overlap = 52.5
PHY-3002 : Step(1159): len = 51105.4, overlap = 51
PHY-3002 : Step(1160): len = 52389.5, overlap = 48.5
PHY-3002 : Step(1161): len = 54017.2, overlap = 38.75
PHY-3002 : Step(1162): len = 53454.4, overlap = 39
PHY-3002 : Step(1163): len = 53383, overlap = 38.25
PHY-3002 : Step(1164): len = 53455.9, overlap = 38
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.09774e-05
PHY-3002 : Step(1165): len = 53808.4, overlap = 36.25
PHY-3002 : Step(1166): len = 54166.9, overlap = 36.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.68973e-05
PHY-3002 : Step(1167): len = 54520.7, overlap = 34.75
PHY-3002 : Step(1168): len = 56567, overlap = 34.5
PHY-3002 : Step(1169): len = 57510.4, overlap = 27.75
PHY-3002 : Step(1170): len = 57763.3, overlap = 26.5
PHY-3002 : Step(1171): len = 58883, overlap = 26.5
PHY-3002 : Step(1172): len = 59775.9, overlap = 26.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.37947e-05
PHY-3002 : Step(1173): len = 60383.5, overlap = 26.25
PHY-3002 : Step(1174): len = 62227.4, overlap = 25.5
PHY-3002 : Step(1175): len = 62688, overlap = 23.5
PHY-3002 : Step(1176): len = 63332.5, overlap = 20.25
PHY-3002 : Step(1177): len = 63279.2, overlap = 20.5
PHY-3002 : Step(1178): len = 63359.6, overlap = 21.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000147589
PHY-3002 : Step(1179): len = 64542.5, overlap = 19.75
PHY-3002 : Step(1180): len = 66927.5, overlap = 20
PHY-3002 : Step(1181): len = 67085.2, overlap = 20.25
PHY-3002 : Step(1182): len = 67474.5, overlap = 18.5
PHY-3002 : Step(1183): len = 67880.2, overlap = 17.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.851607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.31031e-05
PHY-3002 : Step(1184): len = 68750.6, overlap = 48.75
PHY-3002 : Step(1185): len = 69678.3, overlap = 42
PHY-3002 : Step(1186): len = 68024.3, overlap = 43
PHY-3002 : Step(1187): len = 66540.3, overlap = 45.25
PHY-3002 : Step(1188): len = 65782.9, overlap = 45.75
PHY-3002 : Step(1189): len = 64978.1, overlap = 48.75
PHY-3002 : Step(1190): len = 63826.3, overlap = 49.5
PHY-3002 : Step(1191): len = 62535.5, overlap = 50.5
PHY-3002 : Step(1192): len = 61449.9, overlap = 51.75
PHY-3002 : Step(1193): len = 60776.7, overlap = 54.25
PHY-3002 : Step(1194): len = 60451.3, overlap = 55.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000126206
PHY-3002 : Step(1195): len = 62403, overlap = 51.75
PHY-3002 : Step(1196): len = 63800.9, overlap = 47.5
PHY-3002 : Step(1197): len = 64168, overlap = 47.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000252413
PHY-3002 : Step(1198): len = 65810.9, overlap = 45.5
PHY-3002 : Step(1199): len = 68554.5, overlap = 44
PHY-3002 : Step(1200): len = 69060.6, overlap = 42
PHY-3002 : Step(1201): len = 69077.2, overlap = 40.75
PHY-3002 : Step(1202): len = 69095.3, overlap = 38.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.199186s wall, 0.140401s user + 0.093601s system = 0.234002s CPU (117.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.851607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000213741
PHY-3002 : Step(1203): len = 69977, overlap = 17.75
PHY-3002 : Step(1204): len = 69242.9, overlap = 25
PHY-3002 : Step(1205): len = 68923.6, overlap = 31.5
PHY-3002 : Step(1206): len = 68788.4, overlap = 33.5
PHY-3002 : Step(1207): len = 68773.1, overlap = 35
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000427483
PHY-3002 : Step(1208): len = 70438.3, overlap = 30.75
PHY-3002 : Step(1209): len = 71162.6, overlap = 29.5
PHY-3002 : Step(1210): len = 71909.8, overlap = 27
PHY-3002 : Step(1211): len = 71928.2, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000854966
PHY-3002 : Step(1212): len = 73941.4, overlap = 25
PHY-3002 : Step(1213): len = 75029.4, overlap = 23.75
PHY-3002 : Step(1214): len = 76599.3, overlap = 21
PHY-3002 : Step(1215): len = 76808.2, overlap = 19
PHY-3002 : Step(1216): len = 77062.4, overlap = 18.5
PHY-3002 : Step(1217): len = 77374.2, overlap = 19
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0016187
PHY-3002 : Step(1218): len = 79035, overlap = 18.25
PHY-3002 : Step(1219): len = 79626.9, overlap = 18
PHY-3002 : Step(1220): len = 80504.9, overlap = 17
PHY-3002 : Step(1221): len = 81297.1, overlap = 16.75
PHY-3002 : Step(1222): len = 81749, overlap = 16.25
PHY-3002 : Step(1223): len = 82114.1, overlap = 16
PHY-3002 : Step(1224): len = 82520, overlap = 14.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00294393
PHY-3002 : Step(1225): len = 83892.5, overlap = 16
PHY-3002 : Step(1226): len = 84367, overlap = 15.75
PHY-3002 : Step(1227): len = 85025.8, overlap = 15.5
PHY-3002 : Step(1228): len = 85573.3, overlap = 15.75
PHY-3002 : Step(1229): len = 85960.1, overlap = 14
PHY-3002 : Step(1230): len = 86488.1, overlap = 14.25
PHY-3002 : Step(1231): len = 86940.1, overlap = 14.25
PHY-3002 : Step(1232): len = 87294.4, overlap = 13.25
PHY-3002 : Step(1233): len = 87597.5, overlap = 13
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00529127
PHY-3002 : Step(1234): len = 88523.3, overlap = 12.25
PHY-3002 : Step(1235): len = 88897.5, overlap = 12.5
PHY-3002 : Step(1236): len = 89256.3, overlap = 13.25
PHY-3002 : Step(1237): len = 89632.1, overlap = 12.25
PHY-3002 : Step(1238): len = 89909.1, overlap = 12.25
PHY-3002 : Step(1239): len = 90243, overlap = 12.75
PHY-3002 : Step(1240): len = 90484.3, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016847s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (92.6%)

PHY-3001 : Legalized: Len = 90728.1, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 5.
PHY-3001 : Final: Len = 90772.1, Over = 0
RUN-1003 : finish command "place" in  6.890758s wall, 8.455254s user + 1.310408s system = 9.765663s CPU (141.7%)

RUN-1004 : used memory is 478 MB, reserved memory is 475 MB, peak memory is 526 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 696 to 515
PHY-1001 : Pin misalignment score is improved from 515 to 498
PHY-1001 : Pin misalignment score is improved from 498 to 497
PHY-1001 : Pin misalignment score is improved from 497 to 497
PHY-1001 : Pin local connectivity score is improved from 132 to 0
PHY-1001 : Pin misalignment score is improved from 562 to 519
PHY-1001 : Pin misalignment score is improved from 519 to 519
PHY-1001 : Pin local connectivity score is improved from 51 to 0
PHY-1001 : End pin swap;  0.574641s wall, 0.546003s user + 0.015600s system = 0.561604s CPU (97.7%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 670 instances
RUN-1001 : 277 mslices, 277 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1790 nets
RUN-1001 : 978 nets have 2 pins
RUN-1001 : 641 nets have [3 - 5] pins
RUN-1001 : 92 nets have [6 - 10] pins
RUN-1001 : 45 nets have [11 - 20] pins
RUN-1001 : 31 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 109776, over cnt = 213(2%), over = 408, worst = 14
PHY-1002 : len = 110864, over cnt = 115(1%), over = 189, worst = 10
PHY-1002 : len = 111432, over cnt = 83(1%), over = 135, worst = 10
PHY-1002 : len = 113288, over cnt = 24(0%), over = 52, worst = 8
PHY-1002 : len = 113880, over cnt = 17(0%), over = 41, worst = 8
PHY-1002 : len = 114136, over cnt = 17(0%), over = 40, worst = 8
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6922, tnet num: 1788, tinst num: 668, tnode num: 8599, tedge num: 11359.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1788 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.082976s wall, 1.201208s user + 0.062400s system = 1.263608s CPU (116.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 21656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.240257s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (97.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 21656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 221736, over cnt = 26(0%), over = 26, worst = 1
PHY-1001 : End Routed; 8.338655s wall, 9.890463s user + 0.218401s system = 10.108865s CPU (121.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 221008, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.231161s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (94.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 220792, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 220792
PHY-1001 : End DR Iter 2; 0.119121s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (91.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.514364s wall, 13.072884s user + 0.312002s system = 13.384886s CPU (116.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.284254s wall, 14.944896s user + 0.405603s system = 15.350498s CPU (115.6%)

RUN-1004 : used memory is 478 MB, reserved memory is 475 MB, peak memory is 526 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1084   out of   4480   24.20%
#reg                  802   out of   4480   17.90%
#le                  1097
  #lut only           295   out of   1097   26.89%
  #reg only            13   out of   1097    1.19%
  #lut&reg            789   out of   1097   71.92%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.391236s wall, 1.606810s user + 0.062400s system = 1.669211s CPU (120.0%)

RUN-1004 : used memory is 478 MB, reserved memory is 475 MB, peak memory is 526 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6922, tnet num: 1788, tinst num: 668, tnode num: 8599, tedge num: 11359.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1788 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.324102s wall, 1.248008s user + 0.031200s system = 1.279208s CPU (96.6%)

RUN-1004 : used memory is 507 MB, reserved memory is 504 MB, peak memory is 526 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 670
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1790, pip num: 16933
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 827 valid insts, and 45407 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  9.298404s wall, 14.960496s user + 0.140401s system = 15.100897s CPU (162.4%)

RUN-1004 : used memory is 507 MB, reserved memory is 504 MB, peak memory is 526 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(322)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(197)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(322)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(197)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(259)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top CPLD_SOC_AHB_TOP" in  1.007471s wall, 1.154407s user + 0.015600s system = 1.170008s CPU (116.1%)

RUN-1004 : used memory is 478 MB, reserved memory is 475 MB, peak memory is 526 MB
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(259)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(345)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 86 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2858/8539 useful/useless nets, 2611/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 90 onehot mux instances.
SYN-1020 : Optimized 290 distributor mux.
SYN-1016 : Merged 708 instances.
SYN-1015 : Optimize round 1, 18476 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 2452/689 useful/useless nets, 2205/354 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     reg3_b3
SYN-1002 :     uart_byte_tx/reg1_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 2, 455 better
SYN-1014 : Optimize round 3
SYN-1032 : 2433/2 useful/useless nets, 2186/4 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     uart_byte_tx/reg1_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 7 better
SYN-1014 : Optimize round 4
SYN-1032 : 2432/0 useful/useless nets, 2185/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.257817s wall, 2.277615s user + 0.093601s system = 2.371215s CPU (105.0%)

RUN-1004 : used memory is 478 MB, reserved memory is 475 MB, peak memory is 526 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1421
  #and                400
  #nand                 0
  #or                 270
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 72
  #bufif1               0
  #MX21                21
  #FADD                 0
  #DFF                658
  #LATCH                0
#MACRO_ADD             13
#MACRO_EQ              33
#MACRO_MUX            557

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |762    |658    |46     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 24 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2549/28 useful/useless nets, 2303/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3043/0 useful/useless nets, 2798/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 326 better
SYN-2501 : Optimize round 2
SYN-1032 : 3017/0 useful/useless nets, 2772/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 3836/0 useful/useless nets, 3591/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 13690, tnet num: 3847, tinst num: 3585, tnode num: 22635, tedge num: 24067.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3847 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 680 (3.81), #lev = 7 (3.57)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 678 (3.80), #lev = 7 (3.56)
SYN-2581 : Mapping with K=5, #lut = 678 (3.80), #lev = 7 (3.56)
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2454 instances into 681 LUTs, name keeping = 59%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2051/0 useful/useless nets, 1806/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 656 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 681 LUT to BLE ...
SYN-4008 : Packed 681 LUT and 349 SEQ to BLE.
SYN-4003 : Packing 307 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (307 nodes)...
SYN-4004 : #1: Packed 120 SEQ (7257 nodes)...
SYN-4004 : #2: Packed 198 SEQ (33905 nodes)...
SYN-4004 : #3: Packed 276 SEQ (26397 nodes)...
SYN-4004 : #4: Packed 304 SEQ (4363 nodes)...
SYN-4004 : #5: Packed 304 SEQ (1056 nodes)...
SYN-4004 : #6: Packed 307 SEQ (96 nodes)...
SYN-4004 : #7: Packed 307 SEQ (0 nodes)...
SYN-4005 : Packed 307 SEQ with LUT/SLICE
SYN-4006 : 38 single LUT's are left
SYN-4006 : 307 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 681/1025 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  879   out of   4480   19.62%
#reg                  656   out of   4480   14.64%
#le                   879
  #lut only           223   out of    879   25.37%
  #reg only             0   out of    879    0.00%
  #lut&reg            656   out of    879   74.63%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |879   |879   |656   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.063910s wall, 3.619223s user + 0.124801s system = 3.744024s CPU (122.2%)

RUN-1004 : used memory is 478 MB, reserved memory is 475 MB, peak memory is 526 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 25 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.064907s wall, 1.076407s user + 0.046800s system = 1.123207s CPU (105.5%)

RUN-1004 : used memory is 478 MB, reserved memory is 475 MB, peak memory is 526 MB
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2043/24 useful/useless nets, 1075/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1934/109 useful/useless nets, 966/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1934/0 useful/useless nets, 966/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.439403s wall, 1.419609s user + 0.046800s system = 1.466409s CPU (101.9%)

RUN-1004 : used memory is 478 MB, reserved memory is 475 MB, peak memory is 526 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1971/0 useful/useless nets, 1007/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1962/0 useful/useless nets, 998/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2019/0 useful/useless nets, 1055/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 2019/0 useful/useless nets, 1055/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2160/6 useful/useless nets, 1196/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 8082, tnet num: 2161, tinst num: 1191, tnode num: 11613, tedge num: 14010.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2161 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2055/0 useful/useless nets, 1091/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2167 nodes)...
SYN-4004 : #4: Packed 57 SEQ (3535 nodes)...
SYN-4004 : #5: Packed 58 SEQ (3518 nodes)...
SYN-4004 : #6: Packed 59 SEQ (6478 nodes)...
SYN-4004 : #7: Packed 65 SEQ (8358 nodes)...
SYN-4004 : #8: Packed 76 SEQ (3425 nodes)...
SYN-4004 : #9: Packed 78 SEQ (903 nodes)...
SYN-4004 : #10: Packed 78 SEQ (122 nodes)...
SYN-4005 : Packed 78 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 108/876 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.348020s wall, 1.388409s user + 0.046800s system = 1.435209s CPU (106.5%)

RUN-1004 : used memory is 478 MB, reserved memory is 475 MB, peak memory is 526 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.044036s wall, 2.979619s user + 0.171601s system = 3.151220s CPU (103.5%)

RUN-1004 : used memory is 478 MB, reserved memory is 475 MB, peak memory is 526 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n428' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n429' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n439' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n440' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n441' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n442' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n443' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n444' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n445' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n446' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n447' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n438' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n448' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n449' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n450' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n451' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n437' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n436' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n435' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n434' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n433' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n432' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n431' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n430' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n452' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n453' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n463' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n464' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n465' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n466' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n467' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n468' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n469' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n470' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n471' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n462' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n472' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n473' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n474' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n475' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n461' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n460' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n459' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n458' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n457' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n456' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n455' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n454' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (40 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4024 : Net "tx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4025 : Tag rtl::Net tx_done as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
SYN-4015 : Create BUFG instance for clk Net tx_done to drive 3 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 670 instances
RUN-1001 : 277 mslices, 277 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1790 nets
RUN-1001 : 978 nets have 2 pins
RUN-1001 : 641 nets have [3 - 5] pins
RUN-1001 : 92 nets have [6 - 10] pins
RUN-1001 : 45 nets have [11 - 20] pins
RUN-1001 : 31 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 668 instances, 554 slices, 21 macros(134 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6922, tnet num: 1788, tinst num: 668, tnode num: 8599, tedge num: 11359.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1788 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.328773s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (99.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 275387
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 24%, beta_incr = 0.851607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1241): len = 185587, overlap = 22.75
PHY-3002 : Step(1242): len = 141039, overlap = 31
PHY-3002 : Step(1243): len = 120130, overlap = 38.75
PHY-3002 : Step(1244): len = 105246, overlap = 47.5
PHY-3002 : Step(1245): len = 92107.2, overlap = 52.5
PHY-3002 : Step(1246): len = 81230.3, overlap = 57.5
PHY-3002 : Step(1247): len = 71216.1, overlap = 64
PHY-3002 : Step(1248): len = 62590.9, overlap = 68.5
PHY-3002 : Step(1249): len = 54440.2, overlap = 73.25
PHY-3002 : Step(1250): len = 50179.9, overlap = 75.5
PHY-3002 : Step(1251): len = 45720.3, overlap = 80.25
PHY-3002 : Step(1252): len = 44454.1, overlap = 82.25
PHY-3002 : Step(1253): len = 43144.1, overlap = 84
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.19155e-06
PHY-3002 : Step(1254): len = 42984.1, overlap = 84
PHY-3002 : Step(1255): len = 43114.2, overlap = 82.75
PHY-3002 : Step(1256): len = 43770.3, overlap = 78.75
PHY-3002 : Step(1257): len = 44014.5, overlap = 71.75
PHY-3002 : Step(1258): len = 43821.1, overlap = 69.5
PHY-3002 : Step(1259): len = 44356.7, overlap = 61.25
PHY-3002 : Step(1260): len = 45478.2, overlap = 54.75
PHY-3002 : Step(1261): len = 45850.9, overlap = 53.5
PHY-3002 : Step(1262): len = 45543.9, overlap = 54.5
PHY-3002 : Step(1263): len = 45650.7, overlap = 55.25
PHY-3002 : Step(1264): len = 45783.3, overlap = 54.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.03831e-05
PHY-3002 : Step(1265): len = 46421.4, overlap = 54.75
PHY-3002 : Step(1266): len = 46925, overlap = 56.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.72615e-05
PHY-3002 : Step(1267): len = 48167.2, overlap = 56.75
PHY-3002 : Step(1268): len = 49481.2, overlap = 54.5
PHY-3002 : Step(1269): len = 49833.8, overlap = 52.5
PHY-3002 : Step(1270): len = 49711.7, overlap = 58.5
PHY-3002 : Step(1271): len = 50359, overlap = 61.25
PHY-3002 : Step(1272): len = 51053.3, overlap = 61.25
PHY-3002 : Step(1273): len = 51123.4, overlap = 56.5
PHY-3002 : Step(1274): len = 50981.5, overlap = 55.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.45231e-05
PHY-3002 : Step(1275): len = 51844.2, overlap = 55.25
PHY-3002 : Step(1276): len = 52026.8, overlap = 55.25
PHY-3002 : Step(1277): len = 52084.2, overlap = 55.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.91644e-05
PHY-3002 : Step(1278): len = 52427.2, overlap = 54.5
PHY-3002 : Step(1279): len = 53825.8, overlap = 49.5
PHY-3002 : Step(1280): len = 54763.7, overlap = 46.75
PHY-3002 : Step(1281): len = 54485.1, overlap = 47
PHY-3002 : Step(1282): len = 54376.1, overlap = 47.25
PHY-3002 : Step(1283): len = 54246.5, overlap = 47.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006662s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (468.3%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.851607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.69515e-06
PHY-3002 : Step(1284): len = 58327.2, overlap = 46.75
PHY-3002 : Step(1285): len = 57832.3, overlap = 50.75
PHY-3002 : Step(1286): len = 55536.4, overlap = 52.5
PHY-3002 : Step(1287): len = 54653.3, overlap = 52
PHY-3002 : Step(1288): len = 53853, overlap = 51.75
PHY-3002 : Step(1289): len = 52942.8, overlap = 52.75
PHY-3002 : Step(1290): len = 52213.6, overlap = 53
PHY-3002 : Step(1291): len = 50925.2, overlap = 53
PHY-3002 : Step(1292): len = 50361, overlap = 53.75
PHY-3002 : Step(1293): len = 50167.5, overlap = 53.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.39029e-06
PHY-3002 : Step(1294): len = 49629, overlap = 53
PHY-3002 : Step(1295): len = 49715.8, overlap = 53.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.04887e-05
PHY-3002 : Step(1296): len = 50445.2, overlap = 53.25
PHY-3002 : Step(1297): len = 51260.6, overlap = 52.5
PHY-3002 : Step(1298): len = 51105.4, overlap = 51
PHY-3002 : Step(1299): len = 52389.5, overlap = 48.5
PHY-3002 : Step(1300): len = 54017.2, overlap = 38.75
PHY-3002 : Step(1301): len = 53454.4, overlap = 39
PHY-3002 : Step(1302): len = 53383, overlap = 38.25
PHY-3002 : Step(1303): len = 53455.9, overlap = 38
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.09774e-05
PHY-3002 : Step(1304): len = 53808.4, overlap = 36.25
PHY-3002 : Step(1305): len = 54166.9, overlap = 36.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.68973e-05
PHY-3002 : Step(1306): len = 54520.7, overlap = 34.75
PHY-3002 : Step(1307): len = 56567, overlap = 34.5
PHY-3002 : Step(1308): len = 57510.4, overlap = 27.75
PHY-3002 : Step(1309): len = 57763.3, overlap = 26.5
PHY-3002 : Step(1310): len = 58883, overlap = 26.5
PHY-3002 : Step(1311): len = 59775.9, overlap = 26.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.37947e-05
PHY-3002 : Step(1312): len = 60383.5, overlap = 26.25
PHY-3002 : Step(1313): len = 62227.4, overlap = 25.5
PHY-3002 : Step(1314): len = 62688, overlap = 23.5
PHY-3002 : Step(1315): len = 63332.5, overlap = 20.25
PHY-3002 : Step(1316): len = 63279.2, overlap = 20.5
PHY-3002 : Step(1317): len = 63359.6, overlap = 21.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000147589
PHY-3002 : Step(1318): len = 64542.5, overlap = 19.75
PHY-3002 : Step(1319): len = 66927.5, overlap = 20
PHY-3002 : Step(1320): len = 67085.2, overlap = 20.25
PHY-3002 : Step(1321): len = 67474.5, overlap = 18.5
PHY-3002 : Step(1322): len = 67880.2, overlap = 17.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.851607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.31031e-05
PHY-3002 : Step(1323): len = 68750.6, overlap = 48.75
PHY-3002 : Step(1324): len = 69678.3, overlap = 42
PHY-3002 : Step(1325): len = 68024.3, overlap = 43
PHY-3002 : Step(1326): len = 66540.3, overlap = 45.25
PHY-3002 : Step(1327): len = 65782.9, overlap = 45.75
PHY-3002 : Step(1328): len = 64978.1, overlap = 48.75
PHY-3002 : Step(1329): len = 63826.3, overlap = 49.5
PHY-3002 : Step(1330): len = 62535.5, overlap = 50.5
PHY-3002 : Step(1331): len = 61449.9, overlap = 51.75
PHY-3002 : Step(1332): len = 60776.7, overlap = 54.25
PHY-3002 : Step(1333): len = 60451.3, overlap = 55.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000126206
PHY-3002 : Step(1334): len = 62403, overlap = 51.75
PHY-3002 : Step(1335): len = 63800.9, overlap = 47.5
PHY-3002 : Step(1336): len = 64168, overlap = 47.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000252413
PHY-3002 : Step(1337): len = 65810.9, overlap = 45.5
PHY-3002 : Step(1338): len = 68554.5, overlap = 44
PHY-3002 : Step(1339): len = 69060.6, overlap = 42
PHY-3002 : Step(1340): len = 69077.2, overlap = 40.75
PHY-3002 : Step(1341): len = 69095.3, overlap = 38.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.228305s wall, 0.202801s user + 0.093601s system = 0.296402s CPU (129.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.851607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000213741
PHY-3002 : Step(1342): len = 69977, overlap = 17.75
PHY-3002 : Step(1343): len = 69242.9, overlap = 25
PHY-3002 : Step(1344): len = 68923.6, overlap = 31.5
PHY-3002 : Step(1345): len = 68788.4, overlap = 33.5
PHY-3002 : Step(1346): len = 68773.1, overlap = 35
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000427483
PHY-3002 : Step(1347): len = 70438.3, overlap = 30.75
PHY-3002 : Step(1348): len = 71162.6, overlap = 29.5
PHY-3002 : Step(1349): len = 71909.8, overlap = 27
PHY-3002 : Step(1350): len = 71928.2, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000854966
PHY-3002 : Step(1351): len = 73941.4, overlap = 25
PHY-3002 : Step(1352): len = 75029.4, overlap = 23.75
PHY-3002 : Step(1353): len = 76599.3, overlap = 21
PHY-3002 : Step(1354): len = 76808.2, overlap = 19
PHY-3002 : Step(1355): len = 77062.4, overlap = 18.5
PHY-3002 : Step(1356): len = 77374.2, overlap = 19
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0016187
PHY-3002 : Step(1357): len = 79035, overlap = 18.25
PHY-3002 : Step(1358): len = 79626.9, overlap = 18
PHY-3002 : Step(1359): len = 80504.9, overlap = 17
PHY-3002 : Step(1360): len = 81297.1, overlap = 16.75
PHY-3002 : Step(1361): len = 81749, overlap = 16.25
PHY-3002 : Step(1362): len = 82114.1, overlap = 16
PHY-3002 : Step(1363): len = 82520, overlap = 14.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00294393
PHY-3002 : Step(1364): len = 83892.5, overlap = 16
PHY-3002 : Step(1365): len = 84367, overlap = 15.75
PHY-3002 : Step(1366): len = 85025.8, overlap = 15.5
PHY-3002 : Step(1367): len = 85573.3, overlap = 15.75
PHY-3002 : Step(1368): len = 85960.1, overlap = 14
PHY-3002 : Step(1369): len = 86488.1, overlap = 14.25
PHY-3002 : Step(1370): len = 86940.1, overlap = 14.25
PHY-3002 : Step(1371): len = 87294.4, overlap = 13.25
PHY-3002 : Step(1372): len = 87597.5, overlap = 13
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00529127
PHY-3002 : Step(1373): len = 88523.3, overlap = 12.25
PHY-3002 : Step(1374): len = 88897.5, overlap = 12.5
PHY-3002 : Step(1375): len = 89256.3, overlap = 13.25
PHY-3002 : Step(1376): len = 89632.1, overlap = 12.25
PHY-3002 : Step(1377): len = 89909.1, overlap = 12.25
PHY-3002 : Step(1378): len = 90243, overlap = 12.75
PHY-3002 : Step(1379): len = 90484.3, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017976s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (260.4%)

PHY-3001 : Legalized: Len = 90728.1, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 750 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 5.
PHY-3001 : Final: Len = 90772.1, Over = 0
RUN-1003 : finish command "place" in  7.251464s wall, 9.438061s user + 1.185608s system = 10.623668s CPU (146.5%)

RUN-1004 : used memory is 478 MB, reserved memory is 475 MB, peak memory is 526 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 696 to 515
PHY-1001 : Pin misalignment score is improved from 515 to 498
PHY-1001 : Pin misalignment score is improved from 498 to 497
PHY-1001 : Pin misalignment score is improved from 497 to 497
PHY-1001 : Pin local connectivity score is improved from 132 to 0
PHY-1001 : Pin misalignment score is improved from 562 to 519
PHY-1001 : Pin misalignment score is improved from 519 to 519
PHY-1001 : Pin local connectivity score is improved from 51 to 0
PHY-1001 : End pin swap;  0.574966s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (100.4%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 670 instances
RUN-1001 : 277 mslices, 277 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1790 nets
RUN-1001 : 978 nets have 2 pins
RUN-1001 : 641 nets have [3 - 5] pins
RUN-1001 : 92 nets have [6 - 10] pins
RUN-1001 : 45 nets have [11 - 20] pins
RUN-1001 : 31 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 109776, over cnt = 213(2%), over = 408, worst = 14
PHY-1002 : len = 110864, over cnt = 115(1%), over = 189, worst = 10
PHY-1002 : len = 111432, over cnt = 83(1%), over = 135, worst = 10
PHY-1002 : len = 113288, over cnt = 24(0%), over = 52, worst = 8
PHY-1002 : len = 113880, over cnt = 17(0%), over = 41, worst = 8
PHY-1002 : len = 114136, over cnt = 17(0%), over = 40, worst = 8
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6922, tnet num: 1788, tinst num: 668, tnode num: 8599, tedge num: 11359.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1788 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.062633s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (102.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 21656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.218820s wall, 0.218401s user + 0.015600s system = 0.234002s CPU (106.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 21656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 221736, over cnt = 26(0%), over = 26, worst = 1
PHY-1001 : End Routed; 8.384168s wall, 9.547261s user + 0.124801s system = 9.672062s CPU (115.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 221008, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.240433s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (97.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 220792, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 220792
PHY-1001 : End DR Iter 2; 0.108588s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (100.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.515587s wall, 12.636081s user + 0.249602s system = 12.885683s CPU (111.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.267153s wall, 14.430093s user + 0.249602s system = 14.679694s CPU (110.6%)

RUN-1004 : used memory is 478 MB, reserved memory is 475 MB, peak memory is 526 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1084   out of   4480   24.20%
#reg                  802   out of   4480   17.90%
#le                  1097
  #lut only           295   out of   1097   26.89%
  #reg only            13   out of   1097    1.19%
  #lut&reg            789   out of   1097   71.92%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.313895s wall, 1.248008s user + 0.046800s system = 1.294808s CPU (98.5%)

RUN-1004 : used memory is 478 MB, reserved memory is 475 MB, peak memory is 526 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6922, tnet num: 1788, tinst num: 668, tnode num: 8599, tedge num: 11359.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1788 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.271143s wall, 1.232408s user + 0.031200s system = 1.263608s CPU (99.4%)

RUN-1004 : used memory is 508 MB, reserved memory is 505 MB, peak memory is 526 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 670
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1790, pip num: 16933
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 827 valid insts, and 45407 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  8.745431s wall, 15.163297s user + 0.093601s system = 15.256898s CPU (174.5%)

RUN-1004 : used memory is 511 MB, reserved memory is 508 MB, peak memory is 526 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.415029s wall, 0.374402s user + 0.062400s system = 0.436803s CPU (30.9%)

RUN-1004 : used memory is 538 MB, reserved memory is 535 MB, peak memory is 538 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.957205s wall, 1.544410s user + 0.124801s system = 1.669211s CPU (56.4%)

RUN-1004 : used memory is 527 MB, reserved memory is 524 MB, peak memory is 538 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit" in  1.077834s wall, 1.076407s user + 0.031200s system = 1.107607s CPU (102.8%)

RUN-1004 : used memory is 537 MB, reserved memory is 535 MB, peak memory is 541 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.394547s wall, 0.514803s user + 0.078001s system = 0.592804s CPU (42.5%)

RUN-1004 : used memory is 539 MB, reserved memory is 537 MB, peak memory is 541 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.049417s wall, 1.825212s user + 0.124801s system = 1.950012s CPU (63.9%)

RUN-1004 : used memory is 529 MB, reserved memory is 526 MB, peak memory is 541 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit" in  1.006167s wall, 0.998406s user + 0.062400s system = 1.060807s CPU (105.4%)

RUN-1004 : used memory is 537 MB, reserved memory is 535 MB, peak memory is 541 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.406917s wall, 0.374402s user + 0.078001s system = 0.452403s CPU (32.2%)

RUN-1004 : used memory is 539 MB, reserved memory is 537 MB, peak memory is 541 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.967380s wall, 1.560010s user + 0.234002s system = 1.794012s CPU (60.5%)

RUN-1004 : used memory is 529 MB, reserved memory is 526 MB, peak memory is 541 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(323)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(198)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(323)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(198)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(260)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top CPLD_SOC_AHB_TOP" in  1.007454s wall, 1.279208s user + 0.046800s system = 1.326008s CPU (131.6%)

RUN-1004 : used memory is 457 MB, reserved memory is 455 MB, peak memory is 541 MB
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 86 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2850/8539 useful/useless nets, 2603/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 89 onehot mux instances.
SYN-1020 : Optimized 284 distributor mux.
SYN-1016 : Merged 705 instances.
SYN-1015 : Optimize round 1, 18463 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 2445/690 useful/useless nets, 2198/344 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     reg25_b3
SYN-1002 :     reg2_b3
SYN-1002 :     uart_byte_tx/reg1_b0
SYN-1002 :     uart_byte_tx/reg1_b4
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 439 better
SYN-1014 : Optimize round 3
SYN-1032 : 2438/1 useful/useless nets, 2191/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2438/0 useful/useless nets, 2191/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.252675s wall, 2.386815s user + 0.031200s system = 2.418016s CPU (107.3%)

RUN-1004 : used memory is 457 MB, reserved memory is 456 MB, peak memory is 541 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1427
  #and                402
  #nand                 0
  #or                 272
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 72
  #bufif1               0
  #MX21                21
  #FADD                 0
  #DFF                660
  #LATCH                0
#MACRO_ADD             13
#MACRO_EQ              33
#MACRO_MUX            557

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |766    |660    |46     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 26 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2555/28 useful/useless nets, 2309/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3049/0 useful/useless nets, 2804/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 326 better
SYN-2501 : Optimize round 2
SYN-1032 : 3023/0 useful/useless nets, 2778/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 3842/0 useful/useless nets, 3597/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 13715, tnet num: 3853, tinst num: 3591, tnode num: 22686, tedge num: 24119.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3853 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 688 (3.88), #lev = 7 (3.62)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 688 (3.87), #lev = 7 (3.62)
SYN-2581 : Mapping with K=5, #lut = 688 (3.87), #lev = 7 (3.62)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2458 instances into 691 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2063/0 useful/useless nets, 1818/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 658 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 691 LUT to BLE ...
SYN-4008 : Packed 691 LUT and 350 SEQ to BLE.
SYN-4003 : Packing 308 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (308 nodes)...
SYN-4004 : #1: Packed 118 SEQ (7268 nodes)...
SYN-4004 : #2: Packed 205 SEQ (34117 nodes)...
SYN-4004 : #3: Packed 277 SEQ (26125 nodes)...
SYN-4004 : #4: Packed 304 SEQ (4143 nodes)...
SYN-4004 : #5: Packed 306 SEQ (1071 nodes)...
SYN-4004 : #6: Packed 308 SEQ (84 nodes)...
SYN-4004 : #7: Packed 308 SEQ (0 nodes)...
SYN-4005 : Packed 308 SEQ with LUT/SLICE
SYN-4006 : 45 single LUT's are left
SYN-4006 : 308 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 691/1035 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  896   out of   4480   20.00%
#reg                  658   out of   4480   14.69%
#le                   896
  #lut only           238   out of    896   26.56%
  #reg only             0   out of    896    0.00%
  #lut&reg            658   out of    896   73.44%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |896   |896   |658   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.069543s wall, 3.073220s user + 0.046800s system = 3.120020s CPU (101.6%)

RUN-1004 : used memory is 461 MB, reserved memory is 460 MB, peak memory is 541 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 27 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.103061s wall, 1.045207s user + 0.015600s system = 1.060807s CPU (96.2%)

RUN-1004 : used memory is 461 MB, reserved memory is 460 MB, peak memory is 541 MB
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2054/24 useful/useless nets, 1084/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1945/109 useful/useless nets, 975/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1945/0 useful/useless nets, 975/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.550314s wall, 1.544410s user + 0.031200s system = 1.575610s CPU (101.6%)

RUN-1004 : used memory is 461 MB, reserved memory is 460 MB, peak memory is 541 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1982/0 useful/useless nets, 1016/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1973/0 useful/useless nets, 1007/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2030/0 useful/useless nets, 1064/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 2030/0 useful/useless nets, 1064/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2171/6 useful/useless nets, 1205/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 8217, tnet num: 2172, tinst num: 1200, tnode num: 11762, tedge num: 14254.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2066/0 useful/useless nets, 1100/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 52 SEQ (2126 nodes)...
SYN-4004 : #4: Packed 59 SEQ (3405 nodes)...
SYN-4004 : #5: Packed 59 SEQ (3322 nodes)...
SYN-4004 : #6: Packed 71 SEQ (5898 nodes)...
SYN-4004 : #7: Packed 78 SEQ (4749 nodes)...
SYN-4004 : #8: Packed 84 SEQ (2344 nodes)...
SYN-4004 : #9: Packed 84 SEQ (468 nodes)...
SYN-4004 : #10: Packed 84 SEQ (73 nodes)...
SYN-4005 : Packed 84 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 102/879 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.208540s wall, 1.170008s user + 0.062400s system = 1.232408s CPU (102.0%)

RUN-1004 : used memory is 461 MB, reserved memory is 460 MB, peak memory is 541 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.000781s wall, 2.948419s user + 0.140401s system = 3.088820s CPU (102.9%)

RUN-1004 : used memory is 461 MB, reserved memory is 460 MB, peak memory is 541 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n420' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n421' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n431' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n432' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n433' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n434' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n435' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n436' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n437' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n438' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n439' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n430' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n440' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n441' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n442' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n443' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n429' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n428' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n427' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n426' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n425' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n424' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n423' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n422' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n444' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n445' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n455' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n456' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n457' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n458' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n459' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n460' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n461' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n462' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n463' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n454' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n464' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n465' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n466' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n467' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n453' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n452' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n451' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n450' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n449' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n448' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n447' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n446' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (40 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4024 : Net "tx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4025 : Tag rtl::Net tx_done as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 47 clock pins.
SYN-4015 : Create BUFG instance for clk Net tx_done to drive 4 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 675 instances
RUN-1001 : 279 mslices, 280 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1801 nets
RUN-1001 : 965 nets have 2 pins
RUN-1001 : 665 nets have [3 - 5] pins
RUN-1001 : 95 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 34 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 673 instances, 559 slices, 21 macros(134 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7056, tnet num: 1799, tinst num: 673, tnode num: 8746, tedge num: 11602.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1799 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.337037s wall, 0.327602s user + 0.015600s system = 0.343202s CPU (101.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 279330
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 24%, beta_incr = 0.850268
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1380): len = 183543, overlap = 22.5
PHY-3002 : Step(1381): len = 140874, overlap = 29.75
PHY-3002 : Step(1382): len = 117739, overlap = 34.25
PHY-3002 : Step(1383): len = 99508.8, overlap = 43.75
PHY-3002 : Step(1384): len = 85419.6, overlap = 52.5
PHY-3002 : Step(1385): len = 74367.8, overlap = 64.5
PHY-3002 : Step(1386): len = 64709.3, overlap = 70.5
PHY-3002 : Step(1387): len = 57835.5, overlap = 74.25
PHY-3002 : Step(1388): len = 50848.1, overlap = 78.75
PHY-3002 : Step(1389): len = 46155.3, overlap = 80.75
PHY-3002 : Step(1390): len = 43853.1, overlap = 86.25
PHY-3002 : Step(1391): len = 41743.3, overlap = 86
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.76374e-06
PHY-3002 : Step(1392): len = 41590.3, overlap = 86
PHY-3002 : Step(1393): len = 41928.5, overlap = 87
PHY-3002 : Step(1394): len = 42140.7, overlap = 88.25
PHY-3002 : Step(1395): len = 41305.2, overlap = 88
PHY-3002 : Step(1396): len = 40478.8, overlap = 85.5
PHY-3002 : Step(1397): len = 40561.9, overlap = 82.75
PHY-3002 : Step(1398): len = 41241.1, overlap = 81.75
PHY-3002 : Step(1399): len = 42110.9, overlap = 80.25
PHY-3002 : Step(1400): len = 42544.2, overlap = 74.75
PHY-3002 : Step(1401): len = 42966.6, overlap = 69.25
PHY-3002 : Step(1402): len = 43118.6, overlap = 70.5
PHY-3002 : Step(1403): len = 42546.3, overlap = 69.25
PHY-3002 : Step(1404): len = 42966.8, overlap = 61.5
PHY-3002 : Step(1405): len = 43333.4, overlap = 59.5
PHY-3002 : Step(1406): len = 43273, overlap = 61
PHY-3002 : Step(1407): len = 43113.2, overlap = 62.25
PHY-3002 : Step(1408): len = 43086.7, overlap = 60.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.52747e-06
PHY-3002 : Step(1409): len = 43425.4, overlap = 55.5
PHY-3002 : Step(1410): len = 43757.7, overlap = 56
PHY-3002 : Step(1411): len = 43929.8, overlap = 56.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.62671e-05
PHY-3002 : Step(1412): len = 44294.2, overlap = 55.75
PHY-3002 : Step(1413): len = 45529.8, overlap = 53.25
PHY-3002 : Step(1414): len = 46403.5, overlap = 51.5
PHY-3002 : Step(1415): len = 46117.5, overlap = 50.25
PHY-3002 : Step(1416): len = 46421.3, overlap = 49.25
PHY-3002 : Step(1417): len = 47361.4, overlap = 48.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006341s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (246.0%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.850268
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.40979e-06
PHY-3002 : Step(1418): len = 53001.4, overlap = 49.25
PHY-3002 : Step(1419): len = 52746.2, overlap = 51.5
PHY-3002 : Step(1420): len = 51317.3, overlap = 52.75
PHY-3002 : Step(1421): len = 50864.2, overlap = 52.75
PHY-3002 : Step(1422): len = 50325.3, overlap = 53.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.81959e-06
PHY-3002 : Step(1423): len = 50047.9, overlap = 53.25
PHY-3002 : Step(1424): len = 50057.3, overlap = 53.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.63917e-06
PHY-3002 : Step(1425): len = 49980.8, overlap = 53
PHY-3002 : Step(1426): len = 50200.5, overlap = 52.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.850268
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.22577e-06
PHY-3002 : Step(1427): len = 50160.9, overlap = 75.75
PHY-3002 : Step(1428): len = 50273.9, overlap = 75.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.84515e-05
PHY-3002 : Step(1429): len = 50775.6, overlap = 72.75
PHY-3002 : Step(1430): len = 51654.5, overlap = 70.75
PHY-3002 : Step(1431): len = 51985.3, overlap = 70.5
PHY-3002 : Step(1432): len = 52301.1, overlap = 69
PHY-3002 : Step(1433): len = 52620.4, overlap = 71.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.69031e-05
PHY-3002 : Step(1434): len = 53079.3, overlap = 70
PHY-3002 : Step(1435): len = 53561.5, overlap = 69.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.38062e-05
PHY-3002 : Step(1436): len = 55727.9, overlap = 67.25
PHY-3002 : Step(1437): len = 59073.1, overlap = 60
PHY-3002 : Step(1438): len = 58669.5, overlap = 58.5
PHY-3002 : Step(1439): len = 58405, overlap = 57
PHY-3002 : Step(1440): len = 58998.7, overlap = 56.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000141988
PHY-3002 : Step(1441): len = 61441.9, overlap = 50.5
PHY-3002 : Step(1442): len = 63800.3, overlap = 48
PHY-3002 : Step(1443): len = 64885.7, overlap = 45.5
PHY-3002 : Step(1444): len = 65294.6, overlap = 43.75
PHY-3002 : Step(1445): len = 65408.3, overlap = 43
PHY-3002 : Step(1446): len = 65441.7, overlap = 40.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000269362
PHY-3002 : Step(1447): len = 67689.4, overlap = 35.75
PHY-3002 : Step(1448): len = 68407.7, overlap = 36.75
PHY-3002 : Step(1449): len = 69050.2, overlap = 33.75
PHY-3002 : Step(1450): len = 69794.8, overlap = 35.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000538724
PHY-3002 : Step(1451): len = 71759, overlap = 34.5
PHY-3002 : Step(1452): len = 73279, overlap = 32.75
PHY-3002 : Step(1453): len = 75696.4, overlap = 30
PHY-3002 : Step(1454): len = 75579.8, overlap = 26.75
PHY-3002 : Step(1455): len = 75652, overlap = 27.75
PHY-3002 : Step(1456): len = 75829.5, overlap = 27.5
PHY-3002 : Step(1457): len = 76335.2, overlap = 25.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00107745
PHY-3002 : Step(1458): len = 78065.9, overlap = 25.75
PHY-3002 : Step(1459): len = 78508.7, overlap = 27.25
PHY-3002 : Step(1460): len = 79583.1, overlap = 25.25
PHY-3002 : Step(1461): len = 80539.1, overlap = 24.25
PHY-3002 : Step(1462): len = 80874.5, overlap = 22.25
PHY-3002 : Step(1463): len = 81045, overlap = 22.25
PHY-3002 : Step(1464): len = 81252.8, overlap = 21.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00207151
PHY-3002 : Step(1465): len = 82570.7, overlap = 20.75
PHY-3002 : Step(1466): len = 82927.8, overlap = 20
PHY-3002 : Step(1467): len = 83562.3, overlap = 20.5
PHY-3002 : Step(1468): len = 84050.8, overlap = 20
PHY-3002 : Step(1469): len = 84516.7, overlap = 19
PHY-3002 : Step(1470): len = 84708.3, overlap = 20.25
PHY-3002 : Step(1471): len = 84868.4, overlap = 19
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00366763
PHY-3002 : Step(1472): len = 85695.9, overlap = 19.5
PHY-3002 : Step(1473): len = 86066.4, overlap = 19.25
PHY-3002 : Step(1474): len = 86424.2, overlap = 19.75
PHY-3002 : Step(1475): len = 86844.6, overlap = 17.75
PHY-3002 : Step(1476): len = 87047.9, overlap = 18.25
PHY-3002 : Step(1477): len = 87362.4, overlap = 18.5
PHY-3002 : Step(1478): len = 87497.9, overlap = 19.25
PHY-3002 : Step(1479): len = 87786.5, overlap = 18.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.437351s wall, 0.312002s user + 0.171601s system = 0.483603s CPU (110.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.850268
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000549849
PHY-3002 : Step(1480): len = 83943.6, overlap = 10.5
PHY-3002 : Step(1481): len = 82745.7, overlap = 11.25
PHY-3002 : Step(1482): len = 81483.8, overlap = 16
PHY-3002 : Step(1483): len = 80498.5, overlap = 16.5
PHY-3002 : Step(1484): len = 79786.7, overlap = 17
PHY-3002 : Step(1485): len = 79439.4, overlap = 18
PHY-3002 : Step(1486): len = 79345, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00109637
PHY-3002 : Step(1487): len = 81072, overlap = 18.25
PHY-3002 : Step(1488): len = 81360.1, overlap = 17.5
PHY-3002 : Step(1489): len = 81957.7, overlap = 16.75
PHY-3002 : Step(1490): len = 82125.3, overlap = 17
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00207545
PHY-3002 : Step(1491): len = 83222.5, overlap = 17
PHY-3002 : Step(1492): len = 83568.1, overlap = 15.5
PHY-3002 : Step(1493): len = 84106.2, overlap = 15.25
PHY-3002 : Step(1494): len = 84286.7, overlap = 15
PHY-3002 : Step(1495): len = 84563.5, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013885s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (112.4%)

PHY-3001 : Legalized: Len = 85223.7, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 750 tiles.
PHY-3001 : 11 instances has been re-located, deltaX = 11, deltaY = 3.
PHY-3001 : Final: Len = 85345.7, Over = 0
RUN-1003 : finish command "place" in  7.180592s wall, 8.642455s user + 1.263608s system = 9.906064s CPU (138.0%)

RUN-1004 : used memory is 461 MB, reserved memory is 460 MB, peak memory is 541 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 725 to 535
PHY-1001 : Pin misalignment score is improved from 535 to 522
PHY-1001 : Pin misalignment score is improved from 522 to 521
PHY-1001 : Pin misalignment score is improved from 521 to 521
PHY-1001 : Pin local connectivity score is improved from 137 to 0
PHY-1001 : Pin misalignment score is improved from 590 to 538
PHY-1001 : Pin misalignment score is improved from 538 to 533
PHY-1001 : Pin misalignment score is improved from 533 to 533
PHY-1001 : Pin local connectivity score is improved from 66 to 0
PHY-1001 : End pin swap;  0.663334s wall, 0.639604s user + 0.000000s system = 0.639604s CPU (96.4%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 675 instances
RUN-1001 : 279 mslices, 280 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1801 nets
RUN-1001 : 965 nets have 2 pins
RUN-1001 : 665 nets have [3 - 5] pins
RUN-1001 : 95 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 34 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 102888, over cnt = 240(2%), over = 428, worst = 12
PHY-1002 : len = 103192, over cnt = 118(1%), over = 192, worst = 7
PHY-1002 : len = 103848, over cnt = 83(1%), over = 131, worst = 5
PHY-1002 : len = 105408, over cnt = 24(0%), over = 42, worst = 5
PHY-1002 : len = 105912, over cnt = 20(0%), over = 34, worst = 5
PHY-1002 : len = 106328, over cnt = 20(0%), over = 32, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7056, tnet num: 1799, tinst num: 673, tnode num: 8746, tedge num: 11602.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1799 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.118305s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (96.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.247173s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (101.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 198528, over cnt = 34(0%), over = 34, worst = 1
PHY-1001 : End Routed; 7.408644s wall, 8.268053s user + 0.046800s system = 8.314853s CPU (112.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 198120, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.111642s wall, 0.124801s user + 0.015600s system = 0.140401s CPU (125.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 198040, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 198040
PHY-1001 : End DR Iter 2; 0.029877s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (104.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.325902s wall, 11.138471s user + 0.109201s system = 11.247672s CPU (108.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.220753s wall, 12.979283s user + 0.124801s system = 13.104084s CPU (107.2%)

RUN-1004 : used memory is 486 MB, reserved memory is 483 MB, peak memory is 541 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1101   out of   4480   24.58%
#reg                  804   out of   4480   17.95%
#le                  1109
  #lut only           305   out of   1109   27.50%
  #reg only             8   out of   1109    0.72%
  #lut&reg            796   out of   1109   71.78%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.266379s wall, 1.170008s user + 0.062400s system = 1.232408s CPU (97.3%)

RUN-1004 : used memory is 486 MB, reserved memory is 483 MB, peak memory is 541 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7056, tnet num: 1799, tinst num: 673, tnode num: 8746, tedge num: 11602.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1799 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.271100s wall, 1.201208s user + 0.046800s system = 1.248008s CPU (98.2%)

RUN-1004 : used memory is 522 MB, reserved memory is 519 MB, peak memory is 541 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 675
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1801, pip num: 16424
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 828 valid insts, and 44520 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  9.916188s wall, 17.472112s user + 0.109201s system = 17.581313s CPU (177.3%)

RUN-1004 : used memory is 524 MB, reserved memory is 521 MB, peak memory is 541 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.411821s wall, 0.093601s user + 0.031200s system = 0.124801s CPU (8.8%)

RUN-1004 : used memory is 548 MB, reserved memory is 545 MB, peak memory is 548 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.965074s wall, 1.092007s user + 0.124801s system = 1.216808s CPU (41.0%)

RUN-1004 : used memory is 537 MB, reserved memory is 534 MB, peak memory is 548 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(323)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(198)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(323)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(198)
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(323)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(198)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(260)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 86 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2850/8539 useful/useless nets, 2603/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 89 onehot mux instances.
SYN-1020 : Optimized 284 distributor mux.
SYN-1016 : Merged 705 instances.
SYN-1015 : Optimize round 1, 18463 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 2445/690 useful/useless nets, 2198/344 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     reg25_b3
SYN-1002 :     reg2_b3
SYN-1002 :     uart_byte_tx/reg1_b0
SYN-1002 :     uart_byte_tx/reg1_b4
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 439 better
SYN-1014 : Optimize round 3
SYN-1032 : 2438/1 useful/useless nets, 2191/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2438/0 useful/useless nets, 2191/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.276850s wall, 2.605217s user + 0.062400s system = 2.667617s CPU (117.2%)

RUN-1004 : used memory is 458 MB, reserved memory is 465 MB, peak memory is 548 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1427
  #and                402
  #nand                 0
  #or                 272
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 72
  #bufif1               0
  #MX21                21
  #FADD                 0
  #DFF                660
  #LATCH                0
#MACRO_ADD             13
#MACRO_EQ              33
#MACRO_MUX            557

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |766    |660    |46     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 28 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2555/28 useful/useless nets, 2309/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3049/0 useful/useless nets, 2804/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 326 better
SYN-2501 : Optimize round 2
SYN-1032 : 3023/0 useful/useless nets, 2778/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 3842/0 useful/useless nets, 3597/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 13715, tnet num: 3853, tinst num: 3591, tnode num: 22686, tedge num: 24119.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3853 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 688 (3.88), #lev = 7 (3.62)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 688 (3.87), #lev = 7 (3.62)
SYN-2581 : Mapping with K=5, #lut = 688 (3.87), #lev = 7 (3.62)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2458 instances into 691 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2063/0 useful/useless nets, 1818/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 658 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 691 LUT to BLE ...
SYN-4008 : Packed 691 LUT and 350 SEQ to BLE.
SYN-4003 : Packing 308 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (308 nodes)...
SYN-4004 : #1: Packed 118 SEQ (7268 nodes)...
SYN-4004 : #2: Packed 205 SEQ (34117 nodes)...
SYN-4004 : #3: Packed 277 SEQ (26125 nodes)...
SYN-4004 : #4: Packed 304 SEQ (4143 nodes)...
SYN-4004 : #5: Packed 306 SEQ (1071 nodes)...
SYN-4004 : #6: Packed 308 SEQ (84 nodes)...
SYN-4004 : #7: Packed 308 SEQ (0 nodes)...
SYN-4005 : Packed 308 SEQ with LUT/SLICE
SYN-4006 : 45 single LUT's are left
SYN-4006 : 308 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 691/1035 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  896   out of   4480   20.00%
#reg                  658   out of   4480   14.69%
#le                   896
  #lut only           238   out of    896   26.56%
  #reg only             0   out of    896    0.00%
  #lut&reg            658   out of    896   73.44%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |896   |896   |658   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.069901s wall, 3.104420s user + 0.015600s system = 3.120020s CPU (101.6%)

RUN-1004 : used memory is 461 MB, reserved memory is 466 MB, peak memory is 548 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 29 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.032190s wall, 1.014007s user + 0.031200s system = 1.045207s CPU (101.3%)

RUN-1004 : used memory is 461 MB, reserved memory is 466 MB, peak memory is 548 MB
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2054/24 useful/useless nets, 1084/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1945/109 useful/useless nets, 975/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1945/0 useful/useless nets, 975/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.522343s wall, 1.513210s user + 0.000000s system = 1.513210s CPU (99.4%)

RUN-1004 : used memory is 461 MB, reserved memory is 466 MB, peak memory is 548 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1982/0 useful/useless nets, 1016/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1973/0 useful/useless nets, 1007/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2030/0 useful/useless nets, 1064/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 2030/0 useful/useless nets, 1064/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2171/6 useful/useless nets, 1205/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 8217, tnet num: 2172, tinst num: 1200, tnode num: 11762, tedge num: 14254.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2066/0 useful/useless nets, 1100/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 52 SEQ (2126 nodes)...
SYN-4004 : #4: Packed 59 SEQ (3405 nodes)...
SYN-4004 : #5: Packed 59 SEQ (3322 nodes)...
SYN-4004 : #6: Packed 71 SEQ (5898 nodes)...
SYN-4004 : #7: Packed 78 SEQ (4749 nodes)...
SYN-4004 : #8: Packed 84 SEQ (2344 nodes)...
SYN-4004 : #9: Packed 84 SEQ (468 nodes)...
SYN-4004 : #10: Packed 84 SEQ (73 nodes)...
SYN-4005 : Packed 84 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 102/879 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.182754s wall, 1.216808s user + 0.015600s system = 1.232408s CPU (104.2%)

RUN-1004 : used memory is 461 MB, reserved memory is 466 MB, peak memory is 548 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.951801s wall, 2.979619s user + 0.015600s system = 2.995219s CPU (101.5%)

RUN-1004 : used memory is 461 MB, reserved memory is 466 MB, peak memory is 548 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n420' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n421' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n431' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n432' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n433' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n434' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n435' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n436' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n437' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n438' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n439' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n430' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n440' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n441' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n442' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n443' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n429' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n428' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n427' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n426' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n425' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n424' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n423' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n422' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n444' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n445' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n455' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n456' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n457' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n458' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n459' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n460' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n461' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n462' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n463' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n454' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n464' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n465' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n466' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n467' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n453' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n452' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n451' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n450' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n449' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n448' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n447' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n446' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (40 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4024 : Net "tx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4025 : Tag rtl::Net tx_done as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 47 clock pins.
SYN-4015 : Create BUFG instance for clk Net tx_done to drive 4 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 675 instances
RUN-1001 : 279 mslices, 280 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1801 nets
RUN-1001 : 965 nets have 2 pins
RUN-1001 : 665 nets have [3 - 5] pins
RUN-1001 : 95 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 34 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 673 instances, 559 slices, 21 macros(134 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7056, tnet num: 1799, tinst num: 673, tnode num: 8746, tedge num: 11602.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1799 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.324653s wall, 0.327602s user + 0.015600s system = 0.343202s CPU (105.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 279330
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 24%, beta_incr = 0.850268
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1496): len = 183543, overlap = 22.5
PHY-3002 : Step(1497): len = 140874, overlap = 29.75
PHY-3002 : Step(1498): len = 117739, overlap = 34.25
PHY-3002 : Step(1499): len = 99508.8, overlap = 43.75
PHY-3002 : Step(1500): len = 85419.6, overlap = 52.5
PHY-3002 : Step(1501): len = 74367.8, overlap = 64.5
PHY-3002 : Step(1502): len = 64709.3, overlap = 70.5
PHY-3002 : Step(1503): len = 57835.5, overlap = 74.25
PHY-3002 : Step(1504): len = 50848.1, overlap = 78.75
PHY-3002 : Step(1505): len = 46155.3, overlap = 80.75
PHY-3002 : Step(1506): len = 43853.1, overlap = 86.25
PHY-3002 : Step(1507): len = 41743.3, overlap = 86
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.76374e-06
PHY-3002 : Step(1508): len = 41590.3, overlap = 86
PHY-3002 : Step(1509): len = 41928.5, overlap = 87
PHY-3002 : Step(1510): len = 42140.7, overlap = 88.25
PHY-3002 : Step(1511): len = 41305.2, overlap = 88
PHY-3002 : Step(1512): len = 40478.8, overlap = 85.5
PHY-3002 : Step(1513): len = 40561.9, overlap = 82.75
PHY-3002 : Step(1514): len = 41241.1, overlap = 81.75
PHY-3002 : Step(1515): len = 42110.9, overlap = 80.25
PHY-3002 : Step(1516): len = 42544.2, overlap = 74.75
PHY-3002 : Step(1517): len = 42966.6, overlap = 69.25
PHY-3002 : Step(1518): len = 43118.6, overlap = 70.5
PHY-3002 : Step(1519): len = 42546.3, overlap = 69.25
PHY-3002 : Step(1520): len = 42966.8, overlap = 61.5
PHY-3002 : Step(1521): len = 43333.4, overlap = 59.5
PHY-3002 : Step(1522): len = 43273, overlap = 61
PHY-3002 : Step(1523): len = 43113.2, overlap = 62.25
PHY-3002 : Step(1524): len = 43086.7, overlap = 60.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.52747e-06
PHY-3002 : Step(1525): len = 43425.4, overlap = 55.5
PHY-3002 : Step(1526): len = 43757.7, overlap = 56
PHY-3002 : Step(1527): len = 43929.8, overlap = 56.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.62671e-05
PHY-3002 : Step(1528): len = 44294.2, overlap = 55.75
PHY-3002 : Step(1529): len = 45529.8, overlap = 53.25
PHY-3002 : Step(1530): len = 46403.5, overlap = 51.5
PHY-3002 : Step(1531): len = 46117.5, overlap = 50.25
PHY-3002 : Step(1532): len = 46421.3, overlap = 49.25
PHY-3002 : Step(1533): len = 47361.4, overlap = 48.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006138s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.850268
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.40979e-06
PHY-3002 : Step(1534): len = 53001.4, overlap = 49.25
PHY-3002 : Step(1535): len = 52746.2, overlap = 51.5
PHY-3002 : Step(1536): len = 51317.3, overlap = 52.75
PHY-3002 : Step(1537): len = 50864.2, overlap = 52.75
PHY-3002 : Step(1538): len = 50325.3, overlap = 53.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.81959e-06
PHY-3002 : Step(1539): len = 50047.9, overlap = 53.25
PHY-3002 : Step(1540): len = 50057.3, overlap = 53.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.63917e-06
PHY-3002 : Step(1541): len = 49980.8, overlap = 53
PHY-3002 : Step(1542): len = 50200.5, overlap = 52.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.850268
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.22577e-06
PHY-3002 : Step(1543): len = 50160.9, overlap = 75.75
PHY-3002 : Step(1544): len = 50273.9, overlap = 75.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.84515e-05
PHY-3002 : Step(1545): len = 50775.6, overlap = 72.75
PHY-3002 : Step(1546): len = 51654.5, overlap = 70.75
PHY-3002 : Step(1547): len = 51985.3, overlap = 70.5
PHY-3002 : Step(1548): len = 52301.1, overlap = 69
PHY-3002 : Step(1549): len = 52620.4, overlap = 71.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.69031e-05
PHY-3002 : Step(1550): len = 53079.3, overlap = 70
PHY-3002 : Step(1551): len = 53561.5, overlap = 69.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.38062e-05
PHY-3002 : Step(1552): len = 55727.9, overlap = 67.25
PHY-3002 : Step(1553): len = 59073.1, overlap = 60
PHY-3002 : Step(1554): len = 58669.5, overlap = 58.5
PHY-3002 : Step(1555): len = 58405, overlap = 57
PHY-3002 : Step(1556): len = 58998.7, overlap = 56.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000141988
PHY-3002 : Step(1557): len = 61441.9, overlap = 50.5
PHY-3002 : Step(1558): len = 63800.3, overlap = 48
PHY-3002 : Step(1559): len = 64885.7, overlap = 45.5
PHY-3002 : Step(1560): len = 65294.6, overlap = 43.75
PHY-3002 : Step(1561): len = 65408.3, overlap = 43
PHY-3002 : Step(1562): len = 65441.7, overlap = 40.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000269362
PHY-3002 : Step(1563): len = 67689.4, overlap = 35.75
PHY-3002 : Step(1564): len = 68407.7, overlap = 36.75
PHY-3002 : Step(1565): len = 69050.2, overlap = 33.75
PHY-3002 : Step(1566): len = 69794.8, overlap = 35.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000538724
PHY-3002 : Step(1567): len = 71759, overlap = 34.5
PHY-3002 : Step(1568): len = 73279, overlap = 32.75
PHY-3002 : Step(1569): len = 75696.4, overlap = 30
PHY-3002 : Step(1570): len = 75579.8, overlap = 26.75
PHY-3002 : Step(1571): len = 75652, overlap = 27.75
PHY-3002 : Step(1572): len = 75829.5, overlap = 27.5
PHY-3002 : Step(1573): len = 76335.2, overlap = 25.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00107745
PHY-3002 : Step(1574): len = 78065.9, overlap = 25.75
PHY-3002 : Step(1575): len = 78508.7, overlap = 27.25
PHY-3002 : Step(1576): len = 79583.1, overlap = 25.25
PHY-3002 : Step(1577): len = 80539.1, overlap = 24.25
PHY-3002 : Step(1578): len = 80874.5, overlap = 22.25
PHY-3002 : Step(1579): len = 81045, overlap = 22.25
PHY-3002 : Step(1580): len = 81252.8, overlap = 21.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00207151
PHY-3002 : Step(1581): len = 82570.7, overlap = 20.75
PHY-3002 : Step(1582): len = 82927.8, overlap = 20
PHY-3002 : Step(1583): len = 83562.3, overlap = 20.5
PHY-3002 : Step(1584): len = 84050.8, overlap = 20
PHY-3002 : Step(1585): len = 84516.7, overlap = 19
PHY-3002 : Step(1586): len = 84708.3, overlap = 20.25
PHY-3002 : Step(1587): len = 84868.4, overlap = 19
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00366763
PHY-3002 : Step(1588): len = 85695.9, overlap = 19.5
PHY-3002 : Step(1589): len = 86066.4, overlap = 19.25
PHY-3002 : Step(1590): len = 86424.2, overlap = 19.75
PHY-3002 : Step(1591): len = 86844.6, overlap = 17.75
PHY-3002 : Step(1592): len = 87047.9, overlap = 18.25
PHY-3002 : Step(1593): len = 87362.4, overlap = 18.5
PHY-3002 : Step(1594): len = 87497.9, overlap = 19.25
PHY-3002 : Step(1595): len = 87786.5, overlap = 18.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.452901s wall, 0.327602s user + 0.202801s system = 0.530403s CPU (117.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.850268
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000549849
PHY-3002 : Step(1596): len = 83943.6, overlap = 10.5
PHY-3002 : Step(1597): len = 82745.7, overlap = 11.25
PHY-3002 : Step(1598): len = 81483.8, overlap = 16
PHY-3002 : Step(1599): len = 80498.5, overlap = 16.5
PHY-3002 : Step(1600): len = 79786.7, overlap = 17
PHY-3002 : Step(1601): len = 79439.4, overlap = 18
PHY-3002 : Step(1602): len = 79345, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00109637
PHY-3002 : Step(1603): len = 81072, overlap = 18.25
PHY-3002 : Step(1604): len = 81360.1, overlap = 17.5
PHY-3002 : Step(1605): len = 81957.7, overlap = 16.75
PHY-3002 : Step(1606): len = 82125.3, overlap = 17
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00207545
PHY-3002 : Step(1607): len = 83222.5, overlap = 17
PHY-3002 : Step(1608): len = 83568.1, overlap = 15.5
PHY-3002 : Step(1609): len = 84106.2, overlap = 15.25
PHY-3002 : Step(1610): len = 84286.7, overlap = 15
PHY-3002 : Step(1611): len = 84563.5, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013490s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (231.3%)

PHY-3001 : Legalized: Len = 85223.7, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 750 tiles.
PHY-3001 : 11 instances has been re-located, deltaX = 11, deltaY = 3.
PHY-3001 : Final: Len = 85345.7, Over = 0
RUN-1003 : finish command "place" in  6.518421s wall, 8.065252s user + 1.544410s system = 9.609662s CPU (147.4%)

RUN-1004 : used memory is 461 MB, reserved memory is 466 MB, peak memory is 548 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 725 to 535
PHY-1001 : Pin misalignment score is improved from 535 to 522
PHY-1001 : Pin misalignment score is improved from 522 to 521
PHY-1001 : Pin misalignment score is improved from 521 to 521
PHY-1001 : Pin local connectivity score is improved from 137 to 0
PHY-1001 : Pin misalignment score is improved from 590 to 538
PHY-1001 : Pin misalignment score is improved from 538 to 533
PHY-1001 : Pin misalignment score is improved from 533 to 533
PHY-1001 : Pin local connectivity score is improved from 66 to 0
PHY-1001 : End pin swap;  0.635093s wall, 0.624004s user + 0.015600s system = 0.639604s CPU (100.7%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 675 instances
RUN-1001 : 279 mslices, 280 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1801 nets
RUN-1001 : 965 nets have 2 pins
RUN-1001 : 665 nets have [3 - 5] pins
RUN-1001 : 95 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 34 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 102888, over cnt = 240(2%), over = 428, worst = 12
PHY-1002 : len = 103192, over cnt = 118(1%), over = 192, worst = 7
PHY-1002 : len = 103848, over cnt = 83(1%), over = 131, worst = 5
PHY-1002 : len = 105408, over cnt = 24(0%), over = 42, worst = 5
PHY-1002 : len = 105912, over cnt = 20(0%), over = 34, worst = 5
PHY-1002 : len = 106328, over cnt = 20(0%), over = 32, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7056, tnet num: 1799, tinst num: 673, tnode num: 8746, tedge num: 11602.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1799 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.127386s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (98.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.248521s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (100.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 198528, over cnt = 34(0%), over = 34, worst = 1
PHY-1001 : End Routed; 7.976580s wall, 9.016858s user + 0.109201s system = 9.126058s CPU (114.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 198120, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.125696s wall, 0.124801s user + 0.015600s system = 0.140401s CPU (111.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 198040, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 198040
PHY-1001 : End DR Iter 2; 0.031514s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (99.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.968429s wall, 11.949677s user + 0.187201s system = 12.136878s CPU (110.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.844326s wall, 13.821689s user + 0.218401s system = 14.040090s CPU (109.3%)

RUN-1004 : used memory is 490 MB, reserved memory is 495 MB, peak memory is 548 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1101   out of   4480   24.58%
#reg                  804   out of   4480   17.95%
#le                  1109
  #lut only           305   out of   1109   27.50%
  #reg only             8   out of   1109    0.72%
  #lut&reg            796   out of   1109   71.78%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.360729s wall, 1.310408s user + 0.046800s system = 1.357209s CPU (99.7%)

RUN-1004 : used memory is 490 MB, reserved memory is 495 MB, peak memory is 548 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7056, tnet num: 1799, tinst num: 673, tnode num: 8746, tedge num: 11602.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1799 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.333183s wall, 1.435209s user + 0.031200s system = 1.466409s CPU (110.0%)

RUN-1004 : used memory is 519 MB, reserved memory is 524 MB, peak memory is 548 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 675
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1801, pip num: 16424
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 828 valid insts, and 44520 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  8.950957s wall, 15.756101s user + 0.124801s system = 15.880902s CPU (177.4%)

RUN-1004 : used memory is 520 MB, reserved memory is 525 MB, peak memory is 548 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.381961s wall, 0.218401s user + 0.015600s system = 0.234002s CPU (16.9%)

RUN-1004 : used memory is 536 MB, reserved memory is 540 MB, peak memory is 548 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.918174s wall, 1.170008s user + 0.062400s system = 1.232408s CPU (42.2%)

RUN-1004 : used memory is 525 MB, reserved memory is 529 MB, peak memory is 548 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(328)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(203)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(328)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(203)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(265)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(351)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(351)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(351)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(351)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(351)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(351)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(351)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(351)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(351)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(351)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(351)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(351)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(351)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(351)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(351)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(351)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(351)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(351)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(351)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(351)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(351)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(351)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(351)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(351)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(351)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(351)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(265)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(351)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(351)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 86 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2852/8539 useful/useless nets, 2605/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 89 onehot mux instances.
SYN-1020 : Optimized 284 distributor mux.
SYN-1016 : Merged 704 instances.
SYN-1015 : Optimize round 1, 18463 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 2454/685 useful/useless nets, 2207/344 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     reg25_b3
SYN-1002 :     reg2_b3
SYN-1002 :     uart_byte_tx/reg1_b0
SYN-1002 :     uart_byte_tx/reg1_b4
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 440 better
SYN-1014 : Optimize round 3
SYN-1032 : 2446/1 useful/useless nets, 2199/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 2446/0 useful/useless nets, 2199/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.285769s wall, 2.308815s user + 0.031200s system = 2.340015s CPU (102.4%)

RUN-1004 : used memory is 478 MB, reserved memory is 480 MB, peak memory is 548 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1434
  #and                405
  #nand                 0
  #or                 276
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 72
  #bufif1               0
  #MX21                21
  #FADD                 0
  #DFF                660
  #LATCH                0
#MACRO_ADD             13
#MACRO_EQ              34
#MACRO_MUX            557

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |773    |660    |47     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 30 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2563/28 useful/useless nets, 2317/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3064/0 useful/useless nets, 2819/0 useful/useless insts
SYN-1016 : Merged 29 instances.
SYN-2501 : Optimize round 1, 336 better
SYN-2501 : Optimize round 2
SYN-1032 : 3035/0 useful/useless nets, 2790/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 3854/0 useful/useless nets, 3609/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 13750, tnet num: 3865, tinst num: 3603, tnode num: 22721, tedge num: 24165.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3865 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 681 (3.81), #lev = 7 (3.65)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 680 (3.79), #lev = 7 (3.65)
SYN-2581 : Mapping with K=5, #lut = 680 (3.79), #lev = 7 (3.65)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2470 instances into 681 LUTs, name keeping = 60%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2053/0 useful/useless nets, 1808/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 658 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 681 LUT to BLE ...
SYN-4008 : Packed 681 LUT and 350 SEQ to BLE.
SYN-4003 : Packing 308 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (308 nodes)...
SYN-4004 : #1: Packed 120 SEQ (7263 nodes)...
SYN-4004 : #2: Packed 191 SEQ (33975 nodes)...
SYN-4004 : #3: Packed 277 SEQ (27798 nodes)...
SYN-4004 : #4: Packed 303 SEQ (5025 nodes)...
SYN-4004 : #5: Packed 305 SEQ (1192 nodes)...
SYN-4004 : #6: Packed 308 SEQ (115 nodes)...
SYN-4004 : #7: Packed 308 SEQ (0 nodes)...
SYN-4005 : Packed 308 SEQ with LUT/SLICE
SYN-4006 : 37 single LUT's are left
SYN-4006 : 308 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 681/1025 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  879   out of   4480   19.62%
#reg                  658   out of   4480   14.69%
#le                   879
  #lut only           221   out of    879   25.14%
  #reg only             0   out of    879    0.00%
  #lut&reg            658   out of    879   74.86%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |879   |879   |658   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.108183s wall, 3.042019s user + 0.062400s system = 3.104420s CPU (99.9%)

RUN-1004 : used memory is 478 MB, reserved memory is 480 MB, peak memory is 548 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 31 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.045276s wall, 1.123207s user + 0.046800s system = 1.170008s CPU (111.9%)

RUN-1004 : used memory is 478 MB, reserved memory is 480 MB, peak memory is 548 MB
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2043/24 useful/useless nets, 1075/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1934/109 useful/useless nets, 966/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1934/0 useful/useless nets, 966/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.423846s wall, 1.497610s user + 0.031200s system = 1.528810s CPU (107.4%)

RUN-1004 : used memory is 478 MB, reserved memory is 480 MB, peak memory is 548 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1971/0 useful/useless nets, 1007/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1962/0 useful/useless nets, 998/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2019/0 useful/useless nets, 1055/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 2019/0 useful/useless nets, 1055/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2160/6 useful/useless nets, 1196/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 8082, tnet num: 2161, tinst num: 1191, tnode num: 11616, tedge num: 14010.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2161 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2055/0 useful/useless nets, 1091/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2167 nodes)...
SYN-4004 : #4: Packed 57 SEQ (3547 nodes)...
SYN-4004 : #5: Packed 59 SEQ (3341 nodes)...
SYN-4004 : #6: Packed 59 SEQ (6130 nodes)...
SYN-4004 : #7: Packed 69 SEQ (7641 nodes)...
SYN-4004 : #8: Packed 76 SEQ (3313 nodes)...
SYN-4004 : #9: Packed 78 SEQ (1075 nodes)...
SYN-4004 : #10: Packed 78 SEQ (189 nodes)...
SYN-4005 : Packed 78 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 108/876 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.333907s wall, 1.310408s user + 0.031200s system = 1.341609s CPU (100.6%)

RUN-1004 : used memory is 478 MB, reserved memory is 480 MB, peak memory is 548 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.007512s wall, 3.026419s user + 0.109201s system = 3.135620s CPU (104.3%)

RUN-1004 : used memory is 478 MB, reserved memory is 480 MB, peak memory is 548 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n421' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n422' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n432' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n433' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n434' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n435' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n436' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n437' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n438' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n439' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n440' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n431' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n441' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n442' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n443' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n444' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n430' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n429' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n428' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n427' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n426' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n425' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n424' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n423' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n445' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n446' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n456' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n457' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n458' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n459' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n460' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n461' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n462' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n463' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n464' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n455' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n465' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n466' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n467' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n468' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n454' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n453' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n452' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n451' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n450' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n449' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n448' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n447' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (40 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4024 : Net "tx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4025 : Tag rtl::Net tx_done as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 47 clock pins.
SYN-4015 : Create BUFG instance for clk Net tx_done to drive 4 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 670 instances
RUN-1001 : 277 mslices, 277 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1790 nets
RUN-1001 : 964 nets have 2 pins
RUN-1001 : 659 nets have [3 - 5] pins
RUN-1001 : 89 nets have [6 - 10] pins
RUN-1001 : 47 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 668 instances, 554 slices, 21 macros(134 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6922, tnet num: 1788, tinst num: 668, tnode num: 8602, tedge num: 11359.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1788 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.325370s wall, 0.374402s user + 0.015600s system = 0.390002s CPU (119.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 284184
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 24%, beta_incr = 0.851607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1612): len = 185586, overlap = 24.25
PHY-3002 : Step(1613): len = 140051, overlap = 33.75
PHY-3002 : Step(1614): len = 120415, overlap = 41.75
PHY-3002 : Step(1615): len = 105398, overlap = 49.5
PHY-3002 : Step(1616): len = 91742.5, overlap = 57.25
PHY-3002 : Step(1617): len = 80055.3, overlap = 64
PHY-3002 : Step(1618): len = 70395.2, overlap = 71.5
PHY-3002 : Step(1619): len = 61245.6, overlap = 78
PHY-3002 : Step(1620): len = 54493.2, overlap = 84.25
PHY-3002 : Step(1621): len = 48838, overlap = 85
PHY-3002 : Step(1622): len = 45460.1, overlap = 85.75
PHY-3002 : Step(1623): len = 42600.6, overlap = 86.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.36101e-06
PHY-3002 : Step(1624): len = 42483.2, overlap = 86
PHY-3002 : Step(1625): len = 42588.6, overlap = 84.75
PHY-3002 : Step(1626): len = 42782.8, overlap = 81.25
PHY-3002 : Step(1627): len = 43103, overlap = 76.75
PHY-3002 : Step(1628): len = 44143.8, overlap = 72
PHY-3002 : Step(1629): len = 45219.2, overlap = 60
PHY-3002 : Step(1630): len = 44841.9, overlap = 58.75
PHY-3002 : Step(1631): len = 44915.8, overlap = 55.5
PHY-3002 : Step(1632): len = 44505.1, overlap = 54.25
PHY-3002 : Step(1633): len = 44158.2, overlap = 53
PHY-3002 : Step(1634): len = 43771.8, overlap = 52.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.72203e-06
PHY-3002 : Step(1635): len = 44553.9, overlap = 53
PHY-3002 : Step(1636): len = 44897.1, overlap = 53.5
PHY-3002 : Step(1637): len = 45112.9, overlap = 53.5
PHY-3002 : Step(1638): len = 44895.1, overlap = 52.75
PHY-3002 : Step(1639): len = 45055.6, overlap = 52.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004851s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.851607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.13568e-06
PHY-3002 : Step(1640): len = 52730.8, overlap = 49.5
PHY-3002 : Step(1641): len = 51975.9, overlap = 49.25
PHY-3002 : Step(1642): len = 50288.3, overlap = 49.75
PHY-3002 : Step(1643): len = 49575, overlap = 51.25
PHY-3002 : Step(1644): len = 48907.6, overlap = 55.5
PHY-3002 : Step(1645): len = 48601.3, overlap = 60.75
PHY-3002 : Step(1646): len = 47795.1, overlap = 62.75
PHY-3002 : Step(1647): len = 47492.5, overlap = 64
PHY-3002 : Step(1648): len = 46914.9, overlap = 66.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.27135e-06
PHY-3002 : Step(1649): len = 46520.1, overlap = 66.5
PHY-3002 : Step(1650): len = 46454.2, overlap = 66.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.5427e-06
PHY-3002 : Step(1651): len = 46517.5, overlap = 66
PHY-3002 : Step(1652): len = 46646.9, overlap = 65.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.85551e-06
PHY-3002 : Step(1653): len = 46849, overlap = 65.75
PHY-3002 : Step(1654): len = 47414, overlap = 64.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.66163e-06
PHY-3002 : Step(1655): len = 47350.7, overlap = 63.5
PHY-3002 : Step(1656): len = 50587.6, overlap = 57.25
PHY-3002 : Step(1657): len = 54290.3, overlap = 51.75
PHY-3002 : Step(1658): len = 53604.9, overlap = 52.25
PHY-3002 : Step(1659): len = 53478.5, overlap = 52
PHY-3002 : Step(1660): len = 53503.5, overlap = 51.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.93233e-05
PHY-3002 : Step(1661): len = 53763.5, overlap = 51.75
PHY-3002 : Step(1662): len = 54779.1, overlap = 51.25
PHY-3002 : Step(1663): len = 57945.4, overlap = 41.75
PHY-3002 : Step(1664): len = 57723.4, overlap = 40.25
PHY-3002 : Step(1665): len = 57712, overlap = 39.75
PHY-3002 : Step(1666): len = 57879, overlap = 40
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.86465e-05
PHY-3002 : Step(1667): len = 58074.7, overlap = 38.25
PHY-3002 : Step(1668): len = 59046.6, overlap = 34.75
PHY-3002 : Step(1669): len = 60483.9, overlap = 30.75
PHY-3002 : Step(1670): len = 62066.8, overlap = 24.75
PHY-3002 : Step(1671): len = 62291.1, overlap = 23.25
PHY-3002 : Step(1672): len = 62721.6, overlap = 23.25
PHY-3002 : Step(1673): len = 63204.8, overlap = 24
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 7.7293e-05
PHY-3002 : Step(1674): len = 63487.3, overlap = 23.5
PHY-3002 : Step(1675): len = 64496.2, overlap = 23.25
PHY-3002 : Step(1676): len = 65615, overlap = 23.5
PHY-3002 : Step(1677): len = 66797.4, overlap = 20
PHY-3002 : Step(1678): len = 66968, overlap = 19.5
PHY-3002 : Step(1679): len = 67263.2, overlap = 18.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000154586
PHY-3002 : Step(1680): len = 69116.5, overlap = 18
PHY-3002 : Step(1681): len = 71268.4, overlap = 17.25
PHY-3002 : Step(1682): len = 70969.5, overlap = 17.5
PHY-3002 : Step(1683): len = 71111.3, overlap = 17.75
PHY-3002 : Step(1684): len = 71289.8, overlap = 17.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.851607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.2598e-05
PHY-3002 : Step(1685): len = 72645.1, overlap = 49.5
PHY-3002 : Step(1686): len = 72844.3, overlap = 42.75
PHY-3002 : Step(1687): len = 70444.6, overlap = 40.5
PHY-3002 : Step(1688): len = 68430.5, overlap = 43.5
PHY-3002 : Step(1689): len = 67241.6, overlap = 44.5
PHY-3002 : Step(1690): len = 66133.4, overlap = 47.25
PHY-3002 : Step(1691): len = 64962.3, overlap = 46.5
PHY-3002 : Step(1692): len = 63689.5, overlap = 49.25
PHY-3002 : Step(1693): len = 62619.9, overlap = 49
PHY-3002 : Step(1694): len = 61924.6, overlap = 53
PHY-3002 : Step(1695): len = 61166.9, overlap = 53.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000125196
PHY-3002 : Step(1696): len = 62869.6, overlap = 51.5
PHY-3002 : Step(1697): len = 64195.2, overlap = 49.75
PHY-3002 : Step(1698): len = 64756.9, overlap = 48
PHY-3002 : Step(1699): len = 65051.8, overlap = 45
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000250392
PHY-3002 : Step(1700): len = 66947.6, overlap = 44.5
PHY-3002 : Step(1701): len = 68521.4, overlap = 41
PHY-3002 : Step(1702): len = 69750.9, overlap = 35.5
PHY-3002 : Step(1703): len = 69700.8, overlap = 35.5
PHY-3002 : Step(1704): len = 69492.1, overlap = 36
PHY-3002 : Step(1705): len = 69748.9, overlap = 39
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000434776
PHY-3002 : Step(1706): len = 71764, overlap = 36.25
PHY-3002 : Step(1707): len = 72926, overlap = 33.75
PHY-3002 : Step(1708): len = 74623.3, overlap = 32.5
PHY-3002 : Step(1709): len = 75529.9, overlap = 30.75
PHY-3002 : Step(1710): len = 75557.4, overlap = 29.25
PHY-3002 : Step(1711): len = 75820.3, overlap = 26.5
PHY-3002 : Step(1712): len = 76138.1, overlap = 26.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.374176s wall, 0.390002s user + 0.078001s system = 0.468003s CPU (125.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 29%, beta_incr = 0.851607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000814323
PHY-3002 : Step(1713): len = 76703.8, overlap = 7
PHY-3002 : Step(1714): len = 75902, overlap = 14.5
PHY-3002 : Step(1715): len = 75035.6, overlap = 18.75
PHY-3002 : Step(1716): len = 74381.4, overlap = 20
PHY-3002 : Step(1717): len = 73982.1, overlap = 23.25
PHY-3002 : Step(1718): len = 73619.5, overlap = 22.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00158315
PHY-3002 : Step(1719): len = 74377.9, overlap = 22.75
PHY-3002 : Step(1720): len = 74645.3, overlap = 22.25
PHY-3002 : Step(1721): len = 74779.2, overlap = 22.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00315259
PHY-3002 : Step(1722): len = 75218.3, overlap = 20.25
PHY-3002 : Step(1723): len = 75493.4, overlap = 19.25
PHY-3002 : Step(1724): len = 75673.7, overlap = 18.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011093s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (140.6%)

PHY-3001 : Legalized: Len = 76796.4, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 750 tiles.
PHY-3001 : 11 instances has been re-located, deltaX = 11, deltaY = 6.
PHY-3001 : Final: Len = 76938.4, Over = 0
RUN-1003 : finish command "place" in  5.882705s wall, 7.441248s user + 1.076407s system = 8.517655s CPU (144.8%)

RUN-1004 : used memory is 478 MB, reserved memory is 480 MB, peak memory is 548 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 724 to 546
PHY-1001 : Pin misalignment score is improved from 546 to 534
PHY-1001 : Pin misalignment score is improved from 534 to 535
PHY-1001 : Pin local connectivity score is improved from 129 to 0
PHY-1001 : Pin misalignment score is improved from 600 to 550
PHY-1001 : Pin misalignment score is improved from 550 to 550
PHY-1001 : Pin local connectivity score is improved from 51 to 0
PHY-1001 : End pin swap;  0.500822s wall, 0.499203s user + 0.046800s system = 0.546003s CPU (109.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 670 instances
RUN-1001 : 277 mslices, 277 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1790 nets
RUN-1001 : 964 nets have 2 pins
RUN-1001 : 659 nets have [3 - 5] pins
RUN-1001 : 89 nets have [6 - 10] pins
RUN-1001 : 47 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 91400, over cnt = 282(3%), over = 501, worst = 11
PHY-1002 : len = 92528, over cnt = 171(2%), over = 263, worst = 10
PHY-1002 : len = 92928, over cnt = 136(1%), over = 184, worst = 8
PHY-1002 : len = 95728, over cnt = 40(0%), over = 62, worst = 5
PHY-1002 : len = 96608, over cnt = 20(0%), over = 37, worst = 5
PHY-1002 : len = 96368, over cnt = 18(0%), over = 35, worst = 5
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6922, tnet num: 1788, tinst num: 668, tnode num: 8602, tedge num: 11359.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1788 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.069933s wall, 1.045207s user + 0.015600s system = 1.060807s CPU (99.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.218225s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 179048, over cnt = 61(0%), over = 61, worst = 1
PHY-1001 : End Routed; 8.137056s wall, 9.297660s user + 0.249602s system = 9.547261s CPU (117.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 178592, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 1; 0.069751s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (134.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 178664, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 2; 0.069234s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (135.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 178608, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 178608
PHY-1001 : End DR Iter 3; 0.037328s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (83.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.005377s wall, 12.121278s user + 0.296402s system = 12.417680s CPU (112.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.688002s wall, 13.790488s user + 0.358802s system = 14.149291s CPU (111.5%)

RUN-1004 : used memory is 478 MB, reserved memory is 480 MB, peak memory is 548 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1084   out of   4480   24.20%
#reg                  804   out of   4480   17.95%
#le                  1098
  #lut only           294   out of   1098   26.78%
  #reg only            14   out of   1098    1.28%
  #lut&reg            790   out of   1098   71.95%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.275363s wall, 1.248008s user + 0.015600s system = 1.263608s CPU (99.1%)

RUN-1004 : used memory is 478 MB, reserved memory is 480 MB, peak memory is 548 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6922, tnet num: 1788, tinst num: 668, tnode num: 8602, tedge num: 11359.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1788 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.249956s wall, 1.201208s user + 0.031200s system = 1.232408s CPU (98.6%)

RUN-1004 : used memory is 508 MB, reserved memory is 511 MB, peak memory is 548 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 670
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1790, pip num: 15686
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 761 valid insts, and 43002 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  10.552102s wall, 18.283317s user + 0.218401s system = 18.501719s CPU (175.3%)

RUN-1004 : used memory is 510 MB, reserved memory is 512 MB, peak memory is 548 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.370560s wall, 0.171601s user + 0.062400s system = 0.234002s CPU (17.1%)

RUN-1004 : used memory is 561 MB, reserved memory is 560 MB, peak memory is 561 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.950679s wall, 1.216808s user + 0.093601s system = 1.310408s CPU (44.4%)

RUN-1004 : used memory is 551 MB, reserved memory is 550 MB, peak memory is 561 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-8007 ERROR: syntax error near 'end' in CPLD_SOC_AHB_TOP.v(105)
HDL-8007 ERROR: Verilog 2000 keyword end used in incorrect context in CPLD_SOC_AHB_TOP.v(105)
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(323)
HDL-8007 ERROR: ignore module module due to previous errors in CPLD_SOC_AHB_TOP.v(349)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-8007 ERROR: syntax error near 'end' in CPLD_SOC_AHB_TOP.v(105)
HDL-8007 ERROR: Verilog 2000 keyword end used in incorrect context in CPLD_SOC_AHB_TOP.v(105)
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(323)
HDL-8007 ERROR: ignore module module due to previous errors in CPLD_SOC_AHB_TOP.v(349)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(323)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(198)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(323)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(198)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(260)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top CPLD_SOC_AHB_TOP" in  1.061736s wall, 1.045207s user + 0.015600s system = 1.060807s CPU (99.9%)

RUN-1004 : used memory is 457 MB, reserved memory is 460 MB, peak memory is 561 MB
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 72 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2846/8539 useful/useless nets, 2599/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 88 onehot mux instances.
SYN-1020 : Optimized 284 distributor mux.
SYN-1016 : Merged 704 instances.
SYN-1015 : Optimize round 1, 18459 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 2443/687 useful/useless nets, 2196/344 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     reg1_b3
SYN-1002 :     reg24_b3
SYN-1002 :     uart_byte_tx/reg1_b0
SYN-1002 :     uart_byte_tx/reg1_b4
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 438 better
SYN-1014 : Optimize round 3
SYN-1032 : 2435/1 useful/useless nets, 2188/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 2435/0 useful/useless nets, 2188/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.362887s wall, 2.433616s user + 0.046800s system = 2.480416s CPU (105.0%)

RUN-1004 : used memory is 458 MB, reserved memory is 461 MB, peak memory is 561 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1425
  #and                402
  #nand                 0
  #or                 271
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 72
  #bufif1               0
  #MX21                21
  #FADD                 0
  #DFF                659
  #LATCH                0
#MACRO_ADD             13
#MACRO_EQ              32
#MACRO_MUX            557

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |765    |659    |45     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 32 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2549/28 useful/useless nets, 2303/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3047/0 useful/useless nets, 2802/0 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-2501 : Optimize round 1, 328 better
SYN-2501 : Optimize round 2
SYN-1032 : 3019/0 useful/useless nets, 2774/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 3838/0 useful/useless nets, 3593/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 13703, tnet num: 3849, tinst num: 3587, tnode num: 22661, tedge num: 24095.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3849 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 680 (3.81), #lev = 7 (3.65)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 679 (3.79), #lev = 7 (3.65)
SYN-2581 : Mapping with K=5, #lut = 679 (3.79), #lev = 7 (3.65)
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2455 instances into 680 LUTs, name keeping = 59%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2051/0 useful/useless nets, 1806/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 657 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 680 LUT to BLE ...
SYN-4008 : Packed 680 LUT and 349 SEQ to BLE.
SYN-4003 : Packing 308 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (308 nodes)...
SYN-4004 : #1: Packed 120 SEQ (7269 nodes)...
SYN-4004 : #2: Packed 198 SEQ (33922 nodes)...
SYN-4004 : #3: Packed 276 SEQ (27021 nodes)...
SYN-4004 : #4: Packed 304 SEQ (4804 nodes)...
SYN-4004 : #5: Packed 305 SEQ (1048 nodes)...
SYN-4004 : #6: Packed 308 SEQ (98 nodes)...
SYN-4004 : #7: Packed 308 SEQ (0 nodes)...
SYN-4005 : Packed 308 SEQ with LUT/SLICE
SYN-4006 : 36 single LUT's are left
SYN-4006 : 308 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 680/1024 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  880   out of   4480   19.64%
#reg                  657   out of   4480   14.67%
#le                   880
  #lut only           223   out of    880   25.34%
  #reg only             0   out of    880    0.00%
  #lut&reg            657   out of    880   74.66%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |880   |880   |657   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.181407s wall, 3.494422s user + 0.093601s system = 3.588023s CPU (112.8%)

RUN-1004 : used memory is 461 MB, reserved memory is 464 MB, peak memory is 561 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 33 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.026814s wall, 0.967206s user + 0.062400s system = 1.029607s CPU (100.3%)

RUN-1004 : used memory is 461 MB, reserved memory is 464 MB, peak memory is 561 MB
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2041/24 useful/useless nets, 1076/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1932/109 useful/useless nets, 967/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1932/0 useful/useless nets, 967/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.569036s wall, 1.528810s user + 0.015600s system = 1.544410s CPU (98.4%)

RUN-1004 : used memory is 461 MB, reserved memory is 464 MB, peak memory is 561 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1969/0 useful/useless nets, 1008/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1960/0 useful/useless nets, 999/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2017/0 useful/useless nets, 1056/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 2017/0 useful/useless nets, 1056/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2158/6 useful/useless nets, 1197/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 8086, tnet num: 2159, tinst num: 1192, tnode num: 11619, tedge num: 14016.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2159 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2053/0 useful/useless nets, 1092/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2152 nodes)...
SYN-4004 : #4: Packed 58 SEQ (3477 nodes)...
SYN-4004 : #5: Packed 59 SEQ (3288 nodes)...
SYN-4004 : #6: Packed 65 SEQ (5827 nodes)...
SYN-4004 : #7: Packed 73 SEQ (6193 nodes)...
SYN-4004 : #8: Packed 79 SEQ (2817 nodes)...
SYN-4004 : #9: Packed 80 SEQ (558 nodes)...
SYN-4004 : #10: Packed 80 SEQ (84 nodes)...
SYN-4005 : Packed 80 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 106/875 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.251536s wall, 1.294808s user + 0.031200s system = 1.326008s CPU (106.0%)

RUN-1004 : used memory is 461 MB, reserved memory is 464 MB, peak memory is 561 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.084343s wall, 3.010819s user + 0.109201s system = 3.120020s CPU (101.2%)

RUN-1004 : used memory is 461 MB, reserved memory is 464 MB, peak memory is 561 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n418' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n419' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n429' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n430' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n431' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n432' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n433' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n434' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n435' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n436' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n437' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n428' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n438' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n439' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n440' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n441' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n427' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n426' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n425' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n424' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n423' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n422' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n421' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n420' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n442' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n443' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n453' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n454' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n455' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n456' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n457' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n458' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n459' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n460' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n461' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n452' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n462' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n463' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n464' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n465' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n451' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n450' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n449' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n448' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n447' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n446' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n445' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n444' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (40 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4024 : Net "tx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4025 : Tag rtl::Net tx_done as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 48 clock pins.
SYN-4015 : Create BUFG instance for clk Net tx_done to drive 3 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 670 instances
RUN-1001 : 277 mslices, 277 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1788 nets
RUN-1001 : 962 nets have 2 pins
RUN-1001 : 655 nets have [3 - 5] pins
RUN-1001 : 93 nets have [6 - 10] pins
RUN-1001 : 47 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 668 instances, 554 slices, 21 macros(134 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6925, tnet num: 1786, tinst num: 668, tnode num: 8603, tedge num: 11364.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1786 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.328692s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (94.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 275327
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 24%, beta_incr = 0.851607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1725): len = 191899, overlap = 22.75
PHY-3002 : Step(1726): len = 147823, overlap = 29.5
PHY-3002 : Step(1727): len = 124974, overlap = 39
PHY-3002 : Step(1728): len = 108447, overlap = 49.5
PHY-3002 : Step(1729): len = 95497.1, overlap = 53.25
PHY-3002 : Step(1730): len = 84205.6, overlap = 58
PHY-3002 : Step(1731): len = 74280.9, overlap = 63
PHY-3002 : Step(1732): len = 64101.5, overlap = 67.5
PHY-3002 : Step(1733): len = 57237.2, overlap = 73
PHY-3002 : Step(1734): len = 51478.3, overlap = 75.75
PHY-3002 : Step(1735): len = 47792.9, overlap = 77.25
PHY-3002 : Step(1736): len = 44547.4, overlap = 79
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.52121e-06
PHY-3002 : Step(1737): len = 44460.3, overlap = 78.25
PHY-3002 : Step(1738): len = 44658.2, overlap = 75
PHY-3002 : Step(1739): len = 45105.7, overlap = 72
PHY-3002 : Step(1740): len = 44189.5, overlap = 70.75
PHY-3002 : Step(1741): len = 43555.8, overlap = 70.5
PHY-3002 : Step(1742): len = 43876.6, overlap = 63.5
PHY-3002 : Step(1743): len = 44997.4, overlap = 61.25
PHY-3002 : Step(1744): len = 45083, overlap = 59.5
PHY-3002 : Step(1745): len = 45297.1, overlap = 58
PHY-3002 : Step(1746): len = 45375.5, overlap = 59
PHY-3002 : Step(1747): len = 45150.4, overlap = 52.5
PHY-3002 : Step(1748): len = 44995.4, overlap = 56.5
PHY-3002 : Step(1749): len = 44312.1, overlap = 56.75
PHY-3002 : Step(1750): len = 43773, overlap = 57.5
PHY-3002 : Step(1751): len = 43622.1, overlap = 57.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.10424e-05
PHY-3002 : Step(1752): len = 44281.3, overlap = 57.25
PHY-3002 : Step(1753): len = 44500.9, overlap = 57.5
PHY-3002 : Step(1754): len = 44556.6, overlap = 57.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.03228e-05
PHY-3002 : Step(1755): len = 44947.6, overlap = 57
PHY-3002 : Step(1756): len = 46021, overlap = 52
PHY-3002 : Step(1757): len = 46624.6, overlap = 50.75
PHY-3002 : Step(1758): len = 46860.4, overlap = 44.75
PHY-3002 : Step(1759): len = 47130.1, overlap = 44.75
PHY-3002 : Step(1760): len = 47305.6, overlap = 44.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.90036e-05
PHY-3002 : Step(1761): len = 47826.2, overlap = 43.75
PHY-3002 : Step(1762): len = 48319.4, overlap = 41.5
PHY-3002 : Step(1763): len = 49161.1, overlap = 42.25
PHY-3002 : Step(1764): len = 49699.4, overlap = 43.25
PHY-3002 : Step(1765): len = 49528.6, overlap = 39.75
PHY-3002 : Step(1766): len = 49776.8, overlap = 41.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004428s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.851607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.27456e-06
PHY-3002 : Step(1767): len = 54995.1, overlap = 47
PHY-3002 : Step(1768): len = 54588.6, overlap = 49.5
PHY-3002 : Step(1769): len = 52752.1, overlap = 51.75
PHY-3002 : Step(1770): len = 51856.2, overlap = 51
PHY-3002 : Step(1771): len = 51167.2, overlap = 50.25
PHY-3002 : Step(1772): len = 50677, overlap = 48
PHY-3002 : Step(1773): len = 49865.7, overlap = 48.75
PHY-3002 : Step(1774): len = 49103.8, overlap = 52
PHY-3002 : Step(1775): len = 48504.7, overlap = 53.25
PHY-3002 : Step(1776): len = 47768.5, overlap = 57
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.54913e-06
PHY-3002 : Step(1777): len = 47522, overlap = 57
PHY-3002 : Step(1778): len = 47531.4, overlap = 57
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.00572e-06
PHY-3002 : Step(1779): len = 48002.2, overlap = 56
PHY-3002 : Step(1780): len = 48617, overlap = 53.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.851607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.14597e-05
PHY-3002 : Step(1781): len = 48403.5, overlap = 80
PHY-3002 : Step(1782): len = 49575.5, overlap = 74.75
PHY-3002 : Step(1783): len = 50271, overlap = 73.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.29194e-05
PHY-3002 : Step(1784): len = 50426.2, overlap = 72.25
PHY-3002 : Step(1785): len = 51463.1, overlap = 71.25
PHY-3002 : Step(1786): len = 52620.5, overlap = 68.25
PHY-3002 : Step(1787): len = 52730.6, overlap = 67.25
PHY-3002 : Step(1788): len = 52878.1, overlap = 67.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.58388e-05
PHY-3002 : Step(1789): len = 53773.3, overlap = 64.25
PHY-3002 : Step(1790): len = 54910.8, overlap = 61.75
PHY-3002 : Step(1791): len = 55623.9, overlap = 60
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.16777e-05
PHY-3002 : Step(1792): len = 58895.3, overlap = 56.75
PHY-3002 : Step(1793): len = 61425.4, overlap = 51.75
PHY-3002 : Step(1794): len = 60539.4, overlap = 52.25
PHY-3002 : Step(1795): len = 60182.7, overlap = 53.25
PHY-3002 : Step(1796): len = 60847.8, overlap = 54.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00017963
PHY-3002 : Step(1797): len = 63358.8, overlap = 50.25
PHY-3002 : Step(1798): len = 66064.1, overlap = 43.5
PHY-3002 : Step(1799): len = 68757.6, overlap = 42.5
PHY-3002 : Step(1800): len = 69046.9, overlap = 42.5
PHY-3002 : Step(1801): len = 68859.2, overlap = 40
PHY-3002 : Step(1802): len = 68789.3, overlap = 40.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000359164
PHY-3002 : Step(1803): len = 70939.2, overlap = 36
PHY-3002 : Step(1804): len = 71850.7, overlap = 35
PHY-3002 : Step(1805): len = 73689.6, overlap = 35
PHY-3002 : Step(1806): len = 75328.6, overlap = 32.5
PHY-3002 : Step(1807): len = 75380.5, overlap = 31.75
PHY-3002 : Step(1808): len = 75428.1, overlap = 32
PHY-3002 : Step(1809): len = 75356.2, overlap = 30.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000705841
PHY-3002 : Step(1810): len = 77440.9, overlap = 30.25
PHY-3002 : Step(1811): len = 78120.6, overlap = 26.5
PHY-3002 : Step(1812): len = 79468.9, overlap = 26.25
PHY-3002 : Step(1813): len = 80554.6, overlap = 26.5
PHY-3002 : Step(1814): len = 80963.7, overlap = 22.75
PHY-3002 : Step(1815): len = 80985.9, overlap = 21.5
PHY-3002 : Step(1816): len = 81108.7, overlap = 21
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00141168
PHY-3002 : Step(1817): len = 82678.9, overlap = 20.5
PHY-3002 : Step(1818): len = 83265.1, overlap = 19.5
PHY-3002 : Step(1819): len = 84406.7, overlap = 20.25
PHY-3002 : Step(1820): len = 84674.8, overlap = 19
PHY-3002 : Step(1821): len = 84692.2, overlap = 20.25
PHY-3002 : Step(1822): len = 84989.3, overlap = 20
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.400462s wall, 0.234002s user + 0.202801s system = 0.436803s CPU (109.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 29%, beta_incr = 0.851607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00359699
PHY-3002 : Step(1823): len = 85106, overlap = 4
PHY-3002 : Step(1824): len = 83310.6, overlap = 8.75
PHY-3002 : Step(1825): len = 82526.2, overlap = 10.75
PHY-3002 : Step(1826): len = 82062.4, overlap = 12.25
PHY-3002 : Step(1827): len = 81544.1, overlap = 13.75
PHY-3002 : Step(1828): len = 80994.6, overlap = 15.25
PHY-3002 : Step(1829): len = 80588.3, overlap = 16.25
PHY-3002 : Step(1830): len = 80235.6, overlap = 18.25
PHY-3002 : Step(1831): len = 79832, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00719397
PHY-3002 : Step(1832): len = 80061.1, overlap = 17.5
PHY-3002 : Step(1833): len = 80101.6, overlap = 17.25
PHY-3002 : Step(1834): len = 80078.9, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0143879
PHY-3002 : Step(1835): len = 80212.8, overlap = 17
PHY-3002 : Step(1836): len = 80233.4, overlap = 16.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013016s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (119.9%)

PHY-3001 : Legalized: Len = 81029.3, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 750 tiles.
PHY-3001 : 7 instances has been re-located, deltaX = 7, deltaY = 7.
PHY-3001 : Final: Len = 81449.3, Over = 0
RUN-1003 : finish command "place" in  6.517018s wall, 8.548855s user + 1.185608s system = 9.734462s CPU (149.4%)

RUN-1004 : used memory is 461 MB, reserved memory is 464 MB, peak memory is 561 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 722 to 536
PHY-1001 : Pin misalignment score is improved from 536 to 523
PHY-1001 : Pin misalignment score is improved from 523 to 523
PHY-1001 : Pin local connectivity score is improved from 141 to 0
PHY-1001 : Pin misalignment score is improved from 597 to 545
PHY-1001 : Pin misalignment score is improved from 545 to 545
PHY-1001 : Pin local connectivity score is improved from 51 to 0
PHY-1001 : End pin swap;  0.509892s wall, 0.483603s user + 0.000000s system = 0.483603s CPU (94.8%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 670 instances
RUN-1001 : 277 mslices, 277 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1788 nets
RUN-1001 : 962 nets have 2 pins
RUN-1001 : 655 nets have [3 - 5] pins
RUN-1001 : 93 nets have [6 - 10] pins
RUN-1001 : 47 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 97456, over cnt = 264(3%), over = 508, worst = 13
PHY-1002 : len = 98464, over cnt = 155(1%), over = 250, worst = 8
PHY-1002 : len = 99336, over cnt = 133(1%), over = 186, worst = 8
PHY-1002 : len = 102312, over cnt = 31(0%), over = 53, worst = 6
PHY-1002 : len = 103064, over cnt = 23(0%), over = 40, worst = 5
PHY-1002 : len = 103312, over cnt = 18(0%), over = 34, worst = 5
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6925, tnet num: 1786, tinst num: 668, tnode num: 8603, tedge num: 11364.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1786 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.102711s wall, 1.138807s user + 0.078001s system = 1.216808s CPU (110.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.146875s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (95.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 192344, over cnt = 50(0%), over = 50, worst = 1
PHY-1001 : End Routed; 8.901776s wall, 9.828063s user + 0.078001s system = 9.906064s CPU (111.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 192064, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 1; 0.119488s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (91.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 192128, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.044546s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (105.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 192128, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.033764s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (92.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 192168, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 192168
PHY-1001 : End DR Iter 4; 0.034110s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (137.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  11.857907s wall, 12.838882s user + 0.202801s system = 13.041684s CPU (110.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.582098s wall, 14.601694s user + 0.280802s system = 14.882495s CPU (109.6%)

RUN-1004 : used memory is 491 MB, reserved memory is 492 MB, peak memory is 561 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1085   out of   4480   24.22%
#reg                  803   out of   4480   17.92%
#le                  1097
  #lut only           294   out of   1097   26.80%
  #reg only            12   out of   1097    1.09%
  #lut&reg            791   out of   1097   72.11%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.274190s wall, 1.232408s user + 0.031200s system = 1.263608s CPU (99.2%)

RUN-1004 : used memory is 491 MB, reserved memory is 492 MB, peak memory is 561 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6925, tnet num: 1786, tinst num: 668, tnode num: 8603, tedge num: 11364.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1786 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.261710s wall, 1.248008s user + 0.062400s system = 1.310408s CPU (103.9%)

RUN-1004 : used memory is 523 MB, reserved memory is 522 MB, peak memory is 561 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 670
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1788, pip num: 15992
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 794 valid insts, and 43586 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  10.043252s wall, 16.910508s user + 0.062400s system = 16.972909s CPU (169.0%)

RUN-1004 : used memory is 526 MB, reserved memory is 525 MB, peak memory is 561 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit" in  1.001438s wall, 0.951606s user + 0.062400s system = 1.014007s CPU (101.3%)

RUN-1004 : used memory is 561 MB, reserved memory is 560 MB, peak memory is 562 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.376159s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (9.1%)

RUN-1004 : used memory is 565 MB, reserved memory is 564 MB, peak memory is 565 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.962097s wall, 1.138807s user + 0.124801s system = 1.263608s CPU (42.7%)

RUN-1004 : used memory is 555 MB, reserved memory is 553 MB, peak memory is 565 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(323)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(198)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(323)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(198)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(260)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 72 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2846/8539 useful/useless nets, 2599/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 89 onehot mux instances.
SYN-1020 : Optimized 284 distributor mux.
SYN-1016 : Merged 706 instances.
SYN-1015 : Optimize round 1, 18463 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 2438/688 useful/useless nets, 2191/343 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     reg0_b2
SYN-1002 :     reg2_b3
SYN-1002 :     uart_byte_tx/reg1_b0
SYN-1002 :     uart_byte_tx/reg1_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 2, 434 better
SYN-1014 : Optimize round 3
SYN-1032 : 2429/1 useful/useless nets, 2182/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 2429/0 useful/useless nets, 2182/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.148285s wall, 2.199614s user + 0.062400s system = 2.262014s CPU (105.3%)

RUN-1004 : used memory is 508 MB, reserved memory is 505 MB, peak memory is 565 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1419
  #and                400
  #nand                 0
  #or                 269
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 72
  #bufif1               0
  #MX21                21
  #FADD                 0
  #DFF                657
  #LATCH                0
#MACRO_ADD             13
#MACRO_EQ              32
#MACRO_MUX            557

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |761    |657    |45     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 34 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2543/28 useful/useless nets, 2297/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3041/0 useful/useless nets, 2796/0 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-2501 : Optimize round 1, 328 better
SYN-2501 : Optimize round 2
SYN-1032 : 3013/0 useful/useless nets, 2768/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 3832/0 useful/useless nets, 3587/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 13678, tnet num: 3843, tinst num: 3581, tnode num: 22610, tedge num: 24043.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3843 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 685 (3.80), #lev = 7 (3.66)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 683 (3.78), #lev = 7 (3.66)
SYN-2581 : Mapping with K=5, #lut = 683 (3.78), #lev = 7 (3.66)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2451 instances into 684 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2053/0 useful/useless nets, 1808/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 655 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 684 LUT to BLE ...
SYN-4008 : Packed 684 LUT and 348 SEQ to BLE.
SYN-4003 : Packing 307 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (307 nodes)...
SYN-4004 : #1: Packed 118 SEQ (7261 nodes)...
SYN-4004 : #2: Packed 197 SEQ (33845 nodes)...
SYN-4004 : #3: Packed 275 SEQ (26564 nodes)...
SYN-4004 : #4: Packed 303 SEQ (4320 nodes)...
SYN-4004 : #5: Packed 306 SEQ (759 nodes)...
SYN-4004 : #6: Packed 307 SEQ (11 nodes)...
SYN-4004 : #7: Packed 307 SEQ (0 nodes)...
SYN-4005 : Packed 307 SEQ with LUT/SLICE
SYN-4006 : 41 single LUT's are left
SYN-4006 : 307 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 684/1028 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  883   out of   4480   19.71%
#reg                  655   out of   4480   14.62%
#le                   883
  #lut only           228   out of    883   25.82%
  #reg only             0   out of    883    0.00%
  #lut&reg            655   out of    883   74.18%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |883   |883   |655   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.887307s wall, 2.886019s user + 0.015600s system = 2.901619s CPU (100.5%)

RUN-1004 : used memory is 508 MB, reserved memory is 505 MB, peak memory is 565 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 35 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.009818s wall, 1.045207s user + 0.031200s system = 1.076407s CPU (106.6%)

RUN-1004 : used memory is 508 MB, reserved memory is 505 MB, peak memory is 565 MB
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2044/24 useful/useless nets, 1077/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1935/109 useful/useless nets, 968/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1935/0 useful/useless nets, 968/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.371879s wall, 1.310408s user + 0.015600s system = 1.326008s CPU (96.7%)

RUN-1004 : used memory is 508 MB, reserved memory is 505 MB, peak memory is 565 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1972/0 useful/useless nets, 1009/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1963/0 useful/useless nets, 1000/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
RUN-1003 : finish command "compile_watcher" in  1.777960s wall, 1.638011s user + 0.093601s system = 1.731611s CPU (97.4%)

RUN-1004 : used memory is 508 MB, reserved memory is 505 MB, peak memory is 565 MB
GUI-8306 ERROR: compile chipwatcher failed!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(323)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(198)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(323)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(198)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(260)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(260)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(346)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 74 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2844/8539 useful/useless nets, 2597/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 88 onehot mux instances.
SYN-1020 : Optimized 284 distributor mux.
SYN-1016 : Merged 706 instances.
SYN-1015 : Optimize round 1, 18461 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 2437/687 useful/useless nets, 2190/343 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     reg0_b2
SYN-1002 :     reg2_b3
SYN-1002 :     uart_byte_tx/reg1_b0
SYN-1002 :     uart_byte_tx/reg1_b3
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 2, 434 better
SYN-1014 : Optimize round 3
SYN-1032 : 2428/1 useful/useless nets, 2181/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 2428/0 useful/useless nets, 2181/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.180279s wall, 2.199614s user + 0.078001s system = 2.277615s CPU (104.5%)

RUN-1004 : used memory is 508 MB, reserved memory is 505 MB, peak memory is 565 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1418
  #and                400
  #nand                 0
  #or                 269
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 72
  #bufif1               0
  #MX21                21
  #FADD                 0
  #DFF                656
  #LATCH                0
#MACRO_ADD             13
#MACRO_EQ              32
#MACRO_MUX            557

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |761    |656    |45     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 36 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2542/28 useful/useless nets, 2296/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3036/0 useful/useless nets, 2791/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 322 better
SYN-2501 : Optimize round 2
SYN-1032 : 3010/0 useful/useless nets, 2765/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 3829/0 useful/useless nets, 3584/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 13666, tnet num: 3840, tinst num: 3578, tnode num: 22585, tedge num: 24019.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 690 (3.88), #lev = 7 (3.56)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 688 (3.87), #lev = 7 (3.56)
SYN-2581 : Mapping with K=5, #lut = 688 (3.87), #lev = 7 (3.56)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2449 instances into 690 LUTs, name keeping = 58%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2058/0 useful/useless nets, 1813/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 654 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 690 LUT to BLE ...
SYN-4008 : Packed 690 LUT and 347 SEQ to BLE.
SYN-4003 : Packing 307 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (307 nodes)...
SYN-4004 : #1: Packed 120 SEQ (7255 nodes)...
SYN-4004 : #2: Packed 209 SEQ (33937 nodes)...
SYN-4004 : #3: Packed 275 SEQ (25662 nodes)...
SYN-4004 : #4: Packed 304 SEQ (3874 nodes)...
SYN-4004 : #5: Packed 306 SEQ (820 nodes)...
SYN-4004 : #6: Packed 307 SEQ (73 nodes)...
SYN-4004 : #7: Packed 307 SEQ (0 nodes)...
SYN-4005 : Packed 307 SEQ with LUT/SLICE
SYN-4006 : 48 single LUT's are left
SYN-4006 : 307 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 690/1034 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  896   out of   4480   20.00%
#reg                  654   out of   4480   14.60%
#le                   896
  #lut only           242   out of    896   27.01%
  #reg only             0   out of    896    0.00%
  #lut&reg            654   out of    896   72.99%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |896   |896   |654   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.040271s wall, 2.995219s user + 0.062400s system = 3.057620s CPU (100.6%)

RUN-1004 : used memory is 508 MB, reserved memory is 505 MB, peak memory is 565 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 37 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.029177s wall, 1.014007s user + 0.062400s system = 1.076407s CPU (104.6%)

RUN-1004 : used memory is 508 MB, reserved memory is 505 MB, peak memory is 565 MB
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2050/24 useful/useless nets, 1084/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1941/109 useful/useless nets, 975/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1941/0 useful/useless nets, 975/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.432835s wall, 1.419609s user + 0.000000s system = 1.419609s CPU (99.1%)

RUN-1004 : used memory is 508 MB, reserved memory is 505 MB, peak memory is 565 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1978/0 useful/useless nets, 1016/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1969/0 useful/useless nets, 1007/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2026/0 useful/useless nets, 1064/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 2026/0 useful/useless nets, 1064/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2167/6 useful/useless nets, 1205/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 8218, tnet num: 2168, tinst num: 1200, tnode num: 11758, tedge num: 14253.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2168 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2062/0 useful/useless nets, 1100/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1741 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2160 nodes)...
SYN-4004 : #4: Packed 58 SEQ (3494 nodes)...
SYN-4004 : #5: Packed 59 SEQ (3409 nodes)...
SYN-4004 : #6: Packed 66 SEQ (5660 nodes)...
SYN-4004 : #7: Packed 74 SEQ (6332 nodes)...
SYN-4004 : #8: Packed 81 SEQ (2582 nodes)...
SYN-4004 : #9: Packed 82 SEQ (628 nodes)...
SYN-4004 : #10: Packed 82 SEQ (90 nodes)...
SYN-4005 : Packed 82 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 104/881 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.181914s wall, 1.170008s user + 0.046800s system = 1.216808s CPU (103.0%)

RUN-1004 : used memory is 508 MB, reserved memory is 505 MB, peak memory is 565 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.856053s wall, 2.808018s user + 0.124801s system = 2.932819s CPU (102.7%)

RUN-1004 : used memory is 508 MB, reserved memory is 505 MB, peak memory is 565 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n418' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n419' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n429' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n430' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n431' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n432' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n433' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n434' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n435' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n436' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n437' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n428' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n438' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n439' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n440' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n441' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n427' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n426' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n425' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n424' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n423' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n422' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n421' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n420' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n442' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n443' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n453' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n454' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n455' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n456' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n457' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n458' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n459' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n460' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n461' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n452' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n462' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n463' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n464' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n465' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n451' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n450' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n449' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n448' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n447' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n446' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n445' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n444' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (39 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4024 : Net "tx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4025 : Tag rtl::Net tx_done as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 49 clock pins.
SYN-4015 : Create BUFG instance for clk Net tx_done to drive 2 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 676 instances
RUN-1001 : 280 mslices, 280 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1797 nets
RUN-1001 : 966 nets have 2 pins
RUN-1001 : 662 nets have [3 - 5] pins
RUN-1001 : 92 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 35 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 674 instances, 560 slices, 21 macros(134 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7056, tnet num: 1795, tinst num: 674, tnode num: 8740, tedge num: 11599.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1795 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.318335s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (98.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 269797
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 24%, beta_incr = 0.850000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1837): len = 176682, overlap = 23.25
PHY-3002 : Step(1838): len = 134743, overlap = 29.25
PHY-3002 : Step(1839): len = 112304, overlap = 40
PHY-3002 : Step(1840): len = 97655.2, overlap = 48.25
PHY-3002 : Step(1841): len = 85700, overlap = 55
PHY-3002 : Step(1842): len = 74932.3, overlap = 58.75
PHY-3002 : Step(1843): len = 66440.5, overlap = 64
PHY-3002 : Step(1844): len = 59109.7, overlap = 70.5
PHY-3002 : Step(1845): len = 52651.4, overlap = 78.75
PHY-3002 : Step(1846): len = 47790.3, overlap = 83
PHY-3002 : Step(1847): len = 45038.5, overlap = 85.75
PHY-3002 : Step(1848): len = 43131.3, overlap = 83.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.92503e-06
PHY-3002 : Step(1849): len = 42917.5, overlap = 82.25
PHY-3002 : Step(1850): len = 42957.5, overlap = 83
PHY-3002 : Step(1851): len = 43290.1, overlap = 83
PHY-3002 : Step(1852): len = 43790.4, overlap = 77.5
PHY-3002 : Step(1853): len = 43639.7, overlap = 73.5
PHY-3002 : Step(1854): len = 44091.5, overlap = 70.75
PHY-3002 : Step(1855): len = 44309.7, overlap = 69.75
PHY-3002 : Step(1856): len = 44650.4, overlap = 65.25
PHY-3002 : Step(1857): len = 44833.9, overlap = 64.5
PHY-3002 : Step(1858): len = 44299.2, overlap = 63.5
PHY-3002 : Step(1859): len = 44139.3, overlap = 63
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.8935e-06
PHY-3002 : Step(1860): len = 44786.7, overlap = 62.75
PHY-3002 : Step(1861): len = 45426.9, overlap = 62.25
PHY-3002 : Step(1862): len = 46020.5, overlap = 60
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.61257e-05
PHY-3002 : Step(1863): len = 47739.9, overlap = 59.25
PHY-3002 : Step(1864): len = 49056.2, overlap = 56.75
PHY-3002 : Step(1865): len = 49073.6, overlap = 50.25
PHY-3002 : Step(1866): len = 50038.6, overlap = 48.5
PHY-3002 : Step(1867): len = 49832.3, overlap = 44.5
PHY-3002 : Step(1868): len = 49860.5, overlap = 43.75
PHY-3002 : Step(1869): len = 49755.5, overlap = 39.75
PHY-3002 : Step(1870): len = 50168.6, overlap = 45.5
PHY-3002 : Step(1871): len = 50098.7, overlap = 41
PHY-3002 : Step(1872): len = 50119.1, overlap = 44.75
PHY-3002 : Step(1873): len = 49846.5, overlap = 40
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.22514e-05
PHY-3002 : Step(1874): len = 50663.5, overlap = 44.5
PHY-3002 : Step(1875): len = 50851.9, overlap = 40
PHY-3002 : Step(1876): len = 51094.7, overlap = 39.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009795s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (159.3%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.850000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.93887e-06
PHY-3002 : Step(1877): len = 56001.3, overlap = 45.25
PHY-3002 : Step(1878): len = 54724.1, overlap = 52.75
PHY-3002 : Step(1879): len = 53014, overlap = 52.5
PHY-3002 : Step(1880): len = 52091.3, overlap = 54
PHY-3002 : Step(1881): len = 51362, overlap = 59.25
PHY-3002 : Step(1882): len = 50598.9, overlap = 61.5
PHY-3002 : Step(1883): len = 50004.8, overlap = 62.25
PHY-3002 : Step(1884): len = 49054.8, overlap = 60.75
PHY-3002 : Step(1885): len = 48428, overlap = 60.25
PHY-3002 : Step(1886): len = 47559.8, overlap = 59.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.87774e-06
PHY-3002 : Step(1887): len = 47410.8, overlap = 60.25
PHY-3002 : Step(1888): len = 47410.8, overlap = 60.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.43053e-06
PHY-3002 : Step(1889): len = 47838.2, overlap = 58.25
PHY-3002 : Step(1890): len = 48107.9, overlap = 57.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.07321e-05
PHY-3002 : Step(1891): len = 48217.7, overlap = 57.5
PHY-3002 : Step(1892): len = 50040, overlap = 56.25
PHY-3002 : Step(1893): len = 53881.2, overlap = 46
PHY-3002 : Step(1894): len = 53563.3, overlap = 46.5
PHY-3002 : Step(1895): len = 53470.7, overlap = 46.5
PHY-3002 : Step(1896): len = 53509.5, overlap = 46.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.14643e-05
PHY-3002 : Step(1897): len = 54017.3, overlap = 44.25
PHY-3002 : Step(1898): len = 55152.7, overlap = 42.5
PHY-3002 : Step(1899): len = 56405.9, overlap = 39.75
PHY-3002 : Step(1900): len = 57046.9, overlap = 40
PHY-3002 : Step(1901): len = 57719.6, overlap = 33
PHY-3002 : Step(1902): len = 57910.4, overlap = 31.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.29285e-05
PHY-3002 : Step(1903): len = 58650.5, overlap = 32.75
PHY-3002 : Step(1904): len = 59471.6, overlap = 31.75
PHY-3002 : Step(1905): len = 59980.8, overlap = 31.25
PHY-3002 : Step(1906): len = 61490.6, overlap = 28.25
PHY-3002 : Step(1907): len = 63340.9, overlap = 24.25
PHY-3002 : Step(1908): len = 63057.4, overlap = 24
PHY-3002 : Step(1909): len = 63085.6, overlap = 25
PHY-3002 : Step(1910): len = 62963.1, overlap = 25.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.850000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.43649e-05
PHY-3002 : Step(1911): len = 63657.1, overlap = 60.5
PHY-3002 : Step(1912): len = 64601.4, overlap = 55.25
PHY-3002 : Step(1913): len = 63318.1, overlap = 54.75
PHY-3002 : Step(1914): len = 62251.1, overlap = 55.5
PHY-3002 : Step(1915): len = 60916.5, overlap = 54.5
PHY-3002 : Step(1916): len = 60208, overlap = 55.75
PHY-3002 : Step(1917): len = 59310.2, overlap = 58.25
PHY-3002 : Step(1918): len = 58625.4, overlap = 57.5
PHY-3002 : Step(1919): len = 57382.2, overlap = 59.75
PHY-3002 : Step(1920): len = 56406, overlap = 61
PHY-3002 : Step(1921): len = 55707.1, overlap = 61
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.87299e-05
PHY-3002 : Step(1922): len = 57744.9, overlap = 55.25
PHY-3002 : Step(1923): len = 58934.1, overlap = 52.75
PHY-3002 : Step(1924): len = 59526.1, overlap = 54.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00013746
PHY-3002 : Step(1925): len = 61172.6, overlap = 53.25
PHY-3002 : Step(1926): len = 63740.7, overlap = 50
PHY-3002 : Step(1927): len = 64442.1, overlap = 51
PHY-3002 : Step(1928): len = 64235.5, overlap = 49
PHY-3002 : Step(1929): len = 64372.5, overlap = 47.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000260795
PHY-3002 : Step(1930): len = 66780.2, overlap = 42.5
PHY-3002 : Step(1931): len = 67937.1, overlap = 40
PHY-3002 : Step(1932): len = 69382.8, overlap = 37.75
PHY-3002 : Step(1933): len = 70154.9, overlap = 36.5
PHY-3002 : Step(1934): len = 70199.9, overlap = 38.75
PHY-3002 : Step(1935): len = 70252.3, overlap = 39
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000509051
PHY-3002 : Step(1936): len = 72409.9, overlap = 36
PHY-3002 : Step(1937): len = 73308.3, overlap = 31.25
PHY-3002 : Step(1938): len = 74536.3, overlap = 28.75
PHY-3002 : Step(1939): len = 75427, overlap = 27
PHY-3002 : Step(1940): len = 75470.6, overlap = 24.75
PHY-3002 : Step(1941): len = 75698.9, overlap = 25
PHY-3002 : Step(1942): len = 75902.8, overlap = 25.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.352864s wall, 0.249602s user + 0.156001s system = 0.405603s CPU (114.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.850000
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000235089
PHY-3002 : Step(1943): len = 75304.6, overlap = 13.25
PHY-3002 : Step(1944): len = 74014.8, overlap = 22.5
PHY-3002 : Step(1945): len = 72908.6, overlap = 27.5
PHY-3002 : Step(1946): len = 72323.2, overlap = 30.25
PHY-3002 : Step(1947): len = 72206.2, overlap = 30
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000470179
PHY-3002 : Step(1948): len = 73877.5, overlap = 27
PHY-3002 : Step(1949): len = 74374.2, overlap = 26.75
PHY-3002 : Step(1950): len = 74924.4, overlap = 23.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000930443
PHY-3002 : Step(1951): len = 76564.4, overlap = 21
PHY-3002 : Step(1952): len = 77386.8, overlap = 21.75
PHY-3002 : Step(1953): len = 78854.3, overlap = 20
PHY-3002 : Step(1954): len = 79318.7, overlap = 17.5
PHY-3002 : Step(1955): len = 79649.9, overlap = 18.5
PHY-3002 : Step(1956): len = 79877.5, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013360s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (116.8%)

PHY-3001 : Legalized: Len = 81048.1, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 750 tiles.
PHY-3001 : 10 instances has been re-located, deltaX = 10, deltaY = 5.
PHY-3001 : Final: Len = 81192.1, Over = 0
RUN-1003 : finish command "place" in  6.121885s wall, 7.394447s user + 1.248008s system = 8.642455s CPU (141.2%)

RUN-1004 : used memory is 508 MB, reserved memory is 505 MB, peak memory is 565 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 707 to 517
PHY-1001 : Pin misalignment score is improved from 517 to 516
PHY-1001 : Pin misalignment score is improved from 516 to 512
PHY-1001 : Pin misalignment score is improved from 512 to 511
PHY-1001 : Pin misalignment score is improved from 511 to 511
PHY-1001 : Pin local connectivity score is improved from 139 to 0
PHY-1001 : Pin misalignment score is improved from 580 to 532
PHY-1001 : Pin misalignment score is improved from 532 to 532
PHY-1001 : Pin local connectivity score is improved from 58 to 0
PHY-1001 : End pin swap;  0.625347s wall, 0.624004s user + 0.000000s system = 0.624004s CPU (99.8%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 676 instances
RUN-1001 : 280 mslices, 280 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1797 nets
RUN-1001 : 966 nets have 2 pins
RUN-1001 : 662 nets have [3 - 5] pins
RUN-1001 : 92 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 35 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 97928, over cnt = 268(3%), over = 455, worst = 11
PHY-1002 : len = 99608, over cnt = 119(1%), over = 198, worst = 10
PHY-1002 : len = 100072, over cnt = 100(1%), over = 152, worst = 7
PHY-1002 : len = 102480, over cnt = 31(0%), over = 52, worst = 6
PHY-1002 : len = 102976, over cnt = 21(0%), over = 37, worst = 5
PHY-1002 : len = 103024, over cnt = 20(0%), over = 34, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7056, tnet num: 1795, tinst num: 674, tnode num: 8740, tedge num: 11599.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1795 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.166596s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (96.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.159769s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (117.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 197480, over cnt = 36(0%), over = 36, worst = 1
PHY-1001 : End Routed; 10.014930s wall, 10.717269s user + 0.062400s system = 10.779669s CPU (107.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 197392, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.131164s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (107.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 197392, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 197392
PHY-1001 : End DR Iter 2; 0.033830s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (92.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  12.977369s wall, 13.759288s user + 0.140401s system = 13.899689s CPU (107.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  14.881091s wall, 15.631300s user + 0.156001s system = 15.787301s CPU (106.1%)

RUN-1004 : used memory is 510 MB, reserved memory is 507 MB, peak memory is 565 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1101   out of   4480   24.58%
#reg                  800   out of   4480   17.86%
#le                  1110
  #lut only           310   out of   1110   27.93%
  #reg only             9   out of   1110    0.81%
  #lut&reg            791   out of   1110   71.26%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.265890s wall, 1.201208s user + 0.046800s system = 1.248008s CPU (98.6%)

RUN-1004 : used memory is 510 MB, reserved memory is 507 MB, peak memory is 565 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7056, tnet num: 1795, tinst num: 674, tnode num: 8740, tedge num: 11599.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1795 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.326138s wall, 1.279208s user + 0.031200s system = 1.310408s CPU (98.8%)

RUN-1004 : used memory is 544 MB, reserved memory is 542 MB, peak memory is 565 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 676
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1797, pip num: 16302
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 783 valid insts, and 44275 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  8.036391s wall, 13.790488s user + 0.062400s system = 13.852889s CPU (172.4%)

RUN-1004 : used memory is 553 MB, reserved memory is 550 MB, peak memory is 565 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.376721s wall, 0.078001s user + 0.031200s system = 0.109201s CPU (7.9%)

RUN-1004 : used memory is 588 MB, reserved memory is 602 MB, peak memory is 599 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.927809s wall, 1.092007s user + 0.109201s system = 1.201208s CPU (41.0%)

RUN-1004 : used memory is 578 MB, reserved memory is 591 MB, peak memory is 599 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.351769s wall, 0.171601s user + 0.015600s system = 0.187201s CPU (13.8%)

RUN-1004 : used memory is 588 MB, reserved memory is 605 MB, peak memory is 599 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.884640s wall, 1.185608s user + 0.109201s system = 1.294808s CPU (44.9%)

RUN-1004 : used memory is 577 MB, reserved memory is 594 MB, peak memory is 599 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(324)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(199)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(324)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(199)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(261)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(261)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(261)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(261)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(261)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(261)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(261)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(261)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(261)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(261)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(261)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(261)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(261)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(261)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(261)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 74 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2844/8539 useful/useless nets, 2597/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 82 onehot mux instances.
SYN-1020 : Optimized 284 distributor mux.
SYN-1016 : Merged 720 instances.
SYN-1015 : Optimize round 1, 18463 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 2456/681 useful/useless nets, 2209/348 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     reg2_b3
SYN-1002 :     uart_byte_tx/reg1_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 2, 447 better
SYN-1014 : Optimize round 3
SYN-1032 : 2450/1 useful/useless nets, 2203/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2450/0 useful/useless nets, 2203/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.227334s wall, 2.979619s user + 0.218401s system = 3.198021s CPU (143.6%)

RUN-1004 : used memory is 550 MB, reserved memory is 563 MB, peak memory is 599 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1440
  #and                404
  #nand                 0
  #or                 275
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 72
  #bufif1               0
  #MX21                21
  #FADD                 0
  #DFF                668
  #LATCH                0
#MACRO_ADD             13
#MACRO_EQ              32
#MACRO_MUX            557

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |771    |668    |45     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 38 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2564/28 useful/useless nets, 2318/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3058/0 useful/useless nets, 2813/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 322 better
SYN-2501 : Optimize round 2
SYN-1032 : 3032/0 useful/useless nets, 2787/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 3851/0 useful/useless nets, 3606/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 13774, tnet num: 3862, tinst num: 3600, tnode num: 22849, tedge num: 24275.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3862 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 684 (3.99), #lev = 7 (3.53)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 682 (3.98), #lev = 7 (3.53)
SYN-2581 : Mapping with K=5, #lut = 682 (3.98), #lev = 7 (3.53)
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2459 instances into 689 LUTs, name keeping = 58%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2064/0 useful/useless nets, 1819/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 666 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 684 LUT to BLE ...
SYN-4008 : Packed 684 LUT and 348 SEQ to BLE.
SYN-4003 : Packing 318 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (318 nodes)...
SYN-4004 : #1: Packed 123 SEQ (7389 nodes)...
SYN-4004 : #2: Packed 261 SEQ (34298 nodes)...
SYN-4004 : #3: Packed 295 SEQ (12769 nodes)...
SYN-4004 : #4: Packed 315 SEQ (3153 nodes)...
SYN-4004 : #5: Packed 318 SEQ (604 nodes)...
SYN-4004 : #6: Packed 318 SEQ (0 nodes)...
SYN-4005 : Packed 318 SEQ with LUT/SLICE
SYN-4006 : 36 single LUT's are left
SYN-4006 : 318 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 684/1028 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  894   out of   4480   19.96%
#reg                  666   out of   4480   14.87%
#le                   894
  #lut only           228   out of    894   25.50%
  #reg only             0   out of    894    0.00%
  #lut&reg            666   out of    894   74.50%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |894   |894   |666   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  2.864322s wall, 3.104420s user + 0.062400s system = 3.166820s CPU (110.6%)

RUN-1004 : used memory is 497 MB, reserved memory is 513 MB, peak memory is 599 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 39 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.020800s wall, 0.982806s user + 0.031200s system = 1.014007s CPU (99.3%)

RUN-1004 : used memory is 497 MB, reserved memory is 514 MB, peak memory is 599 MB
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2056/24 useful/useless nets, 1084/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1947/109 useful/useless nets, 975/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1947/0 useful/useless nets, 975/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.457873s wall, 2.137214s user + 0.062400s system = 2.199614s CPU (150.9%)

RUN-1004 : used memory is 500 MB, reserved memory is 514 MB, peak memory is 599 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1984/0 useful/useless nets, 1016/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1975/0 useful/useless nets, 1007/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2032/0 useful/useless nets, 1064/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 2032/0 useful/useless nets, 1064/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2173/6 useful/useless nets, 1205/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 8300, tnet num: 2174, tinst num: 1200, tnode num: 11849, tedge num: 14415.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2174 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2068/0 useful/useless nets, 1100/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1740 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2140 nodes)...
SYN-4004 : #4: Packed 58 SEQ (3460 nodes)...
SYN-4004 : #5: Packed 59 SEQ (3416 nodes)...
SYN-4004 : #6: Packed 59 SEQ (5455 nodes)...
SYN-4004 : #7: Packed 65 SEQ (9523 nodes)...
SYN-4004 : #8: Packed 73 SEQ (3351 nodes)...
SYN-4004 : #9: Packed 75 SEQ (605 nodes)...
SYN-4004 : #10: Packed 75 SEQ (158 nodes)...
SYN-4005 : Packed 75 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 111/888 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.306107s wall, 1.809612s user + 0.124801s system = 1.934412s CPU (148.1%)

RUN-1004 : used memory is 502 MB, reserved memory is 514 MB, peak memory is 599 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.028680s wall, 4.399228s user + 0.218401s system = 4.617630s CPU (152.5%)

RUN-1004 : used memory is 502 MB, reserved memory is 514 MB, peak memory is 599 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n418' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n419' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n429' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n430' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n431' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n432' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n433' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n434' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n435' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n436' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n437' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n428' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n438' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n439' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n440' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n441' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n427' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n426' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n425' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n424' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n423' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n422' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n421' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n420' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n442' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n443' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n453' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n454' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n455' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n456' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n457' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n458' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n459' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n460' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n461' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n452' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n462' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n463' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n464' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n465' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n451' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n450' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n449' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n448' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n447' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n446' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n445' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n444' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (40 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4024 : Net "tx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4025 : Tag rtl::Net tx_done as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 49 clock pins.
SYN-4015 : Create BUFG instance for clk Net tx_done to drive 5 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 680 instances
RUN-1001 : 282 mslices, 282 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1803 nets
RUN-1001 : 971 nets have 2 pins
RUN-1001 : 654 nets have [3 - 5] pins
RUN-1001 : 103 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 32 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 678 instances, 564 slices, 21 macros(134 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7139, tnet num: 1801, tinst num: 678, tnode num: 8833, tedge num: 11763.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1801 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.342567s wall, 0.499203s user + 0.078001s system = 0.577204s CPU (168.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 267127
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 25%, beta_incr = 0.848929
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1957): len = 173619, overlap = 23.25
PHY-3002 : Step(1958): len = 134370, overlap = 26.5
PHY-3002 : Step(1959): len = 114380, overlap = 30.25
PHY-3002 : Step(1960): len = 98715.5, overlap = 37.75
PHY-3002 : Step(1961): len = 87005.2, overlap = 47
PHY-3002 : Step(1962): len = 76892.3, overlap = 56.5
PHY-3002 : Step(1963): len = 67036.7, overlap = 65.5
PHY-3002 : Step(1964): len = 60743.5, overlap = 72
PHY-3002 : Step(1965): len = 54395.6, overlap = 78.25
PHY-3002 : Step(1966): len = 48418.5, overlap = 82
PHY-3002 : Step(1967): len = 45541.6, overlap = 84
PHY-3002 : Step(1968): len = 42908.7, overlap = 85
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.56591e-06
PHY-3002 : Step(1969): len = 42806.3, overlap = 84.5
PHY-3002 : Step(1970): len = 42680.7, overlap = 84
PHY-3002 : Step(1971): len = 42808.5, overlap = 79
PHY-3002 : Step(1972): len = 42483.3, overlap = 77.75
PHY-3002 : Step(1973): len = 42682.9, overlap = 76
PHY-3002 : Step(1974): len = 43265.4, overlap = 71.5
PHY-3002 : Step(1975): len = 42963.7, overlap = 69.75
PHY-3002 : Step(1976): len = 43415.1, overlap = 68.75
PHY-3002 : Step(1977): len = 43022.2, overlap = 69
PHY-3002 : Step(1978): len = 42757.2, overlap = 67.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.13183e-06
PHY-3002 : Step(1979): len = 43189.7, overlap = 66.25
PHY-3002 : Step(1980): len = 43750.5, overlap = 66.75
PHY-3002 : Step(1981): len = 43978, overlap = 65.5
PHY-3002 : Step(1982): len = 43362.3, overlap = 64.5
PHY-3002 : Step(1983): len = 43297.8, overlap = 60.75
PHY-3002 : Step(1984): len = 44296, overlap = 59
PHY-3002 : Step(1985): len = 44165.4, overlap = 59
PHY-3002 : Step(1986): len = 44330.3, overlap = 54.5
PHY-3002 : Step(1987): len = 44696.5, overlap = 55
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.82637e-05
PHY-3002 : Step(1988): len = 45277.2, overlap = 55
PHY-3002 : Step(1989): len = 45546.7, overlap = 55
PHY-3002 : Step(1990): len = 45824, overlap = 55.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.16377e-05
PHY-3002 : Step(1991): len = 46356.8, overlap = 55.75
PHY-3002 : Step(1992): len = 46992.8, overlap = 60
PHY-3002 : Step(1993): len = 47129.3, overlap = 55
PHY-3002 : Step(1994): len = 47256.2, overlap = 53.25
PHY-3002 : Step(1995): len = 47770.2, overlap = 53
PHY-3002 : Step(1996): len = 47881, overlap = 53
PHY-3002 : Step(1997): len = 47912.8, overlap = 53
PHY-3002 : Step(1998): len = 47683.7, overlap = 48.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012231s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (255.1%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.848929
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.02471e-06
PHY-3002 : Step(1999): len = 52377.9, overlap = 52
PHY-3002 : Step(2000): len = 51525.5, overlap = 53.25
PHY-3002 : Step(2001): len = 50225.1, overlap = 56.5
PHY-3002 : Step(2002): len = 49832.2, overlap = 57.5
PHY-3002 : Step(2003): len = 49229.9, overlap = 59
PHY-3002 : Step(2004): len = 49188.7, overlap = 58.75
PHY-3002 : Step(2005): len = 48753.4, overlap = 59.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.04941e-06
PHY-3002 : Step(2006): len = 48604.2, overlap = 59.75
PHY-3002 : Step(2007): len = 48604.2, overlap = 59.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.09882e-06
PHY-3002 : Step(2008): len = 48700.9, overlap = 59.75
PHY-3002 : Step(2009): len = 48814.2, overlap = 59.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.30329e-05
PHY-3002 : Step(2010): len = 48958.1, overlap = 58.5
PHY-3002 : Step(2011): len = 49725.2, overlap = 56.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.92025e-05
PHY-3002 : Step(2012): len = 49730.4, overlap = 56
PHY-3002 : Step(2013): len = 52344.9, overlap = 48.75
PHY-3002 : Step(2014): len = 56724.2, overlap = 37.5
PHY-3002 : Step(2015): len = 56322, overlap = 37.5
PHY-3002 : Step(2016): len = 56033.2, overlap = 38
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.84049e-05
PHY-3002 : Step(2017): len = 56161.7, overlap = 39
PHY-3002 : Step(2018): len = 56840, overlap = 37.75
PHY-3002 : Step(2019): len = 58855.6, overlap = 34.75
PHY-3002 : Step(2020): len = 59428.4, overlap = 32.25
PHY-3002 : Step(2021): len = 59835, overlap = 33
PHY-3002 : Step(2022): len = 60834.8, overlap = 31.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.68099e-05
PHY-3002 : Step(2023): len = 61050, overlap = 30.75
PHY-3002 : Step(2024): len = 62824.5, overlap = 30.75
PHY-3002 : Step(2025): len = 63895.7, overlap = 29.5
PHY-3002 : Step(2026): len = 64098.3, overlap = 29
PHY-3002 : Step(2027): len = 64565.1, overlap = 28.25
PHY-3002 : Step(2028): len = 64276.9, overlap = 27.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.848929
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.67718e-05
PHY-3002 : Step(2029): len = 65073.6, overlap = 59
PHY-3002 : Step(2030): len = 66250.6, overlap = 53
PHY-3002 : Step(2031): len = 65467.1, overlap = 52.75
PHY-3002 : Step(2032): len = 64365.9, overlap = 52.75
PHY-3002 : Step(2033): len = 63943.9, overlap = 53.75
PHY-3002 : Step(2034): len = 62937.1, overlap = 54.5
PHY-3002 : Step(2035): len = 62335.6, overlap = 54.5
PHY-3002 : Step(2036): len = 61159.5, overlap = 55.25
PHY-3002 : Step(2037): len = 60197, overlap = 57.5
PHY-3002 : Step(2038): len = 58987.3, overlap = 58.5
PHY-3002 : Step(2039): len = 58175, overlap = 58.25
PHY-3002 : Step(2040): len = 57317.9, overlap = 58.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.35437e-05
PHY-3002 : Step(2041): len = 59012.1, overlap = 56
PHY-3002 : Step(2042): len = 59883.4, overlap = 55.5
PHY-3002 : Step(2043): len = 60037.5, overlap = 54.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000147087
PHY-3002 : Step(2044): len = 62006.1, overlap = 48.25
PHY-3002 : Step(2045): len = 64507.1, overlap = 43
PHY-3002 : Step(2046): len = 65493.4, overlap = 44.25
PHY-3002 : Step(2047): len = 65778.3, overlap = 41.5
PHY-3002 : Step(2048): len = 65814.7, overlap = 41
PHY-3002 : Step(2049): len = 66009.7, overlap = 37.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000280163
PHY-3002 : Step(2050): len = 68051.6, overlap = 36
PHY-3002 : Step(2051): len = 68929.5, overlap = 35.75
PHY-3002 : Step(2052): len = 69631.2, overlap = 34.75
PHY-3002 : Step(2053): len = 70168.6, overlap = 33.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000547868
PHY-3002 : Step(2054): len = 71798.2, overlap = 33.5
PHY-3002 : Step(2055): len = 72594.8, overlap = 32.5
PHY-3002 : Step(2056): len = 75044.3, overlap = 29
PHY-3002 : Step(2057): len = 75769.8, overlap = 26.75
PHY-3002 : Step(2058): len = 75612.3, overlap = 27
PHY-3002 : Step(2059): len = 75817.6, overlap = 26.75
PHY-3002 : Step(2060): len = 75924.9, overlap = 27
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00108421
PHY-3002 : Step(2061): len = 77633.2, overlap = 26
PHY-3002 : Step(2062): len = 78507, overlap = 25.75
PHY-3002 : Step(2063): len = 79602.8, overlap = 24.5
PHY-3002 : Step(2064): len = 80326, overlap = 23.25
PHY-3002 : Step(2065): len = 80760.3, overlap = 22
PHY-3002 : Step(2066): len = 80894.8, overlap = 22.25
PHY-3002 : Step(2067): len = 80878.3, overlap = 21
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00210064
PHY-3002 : Step(2068): len = 82112.1, overlap = 21.75
PHY-3002 : Step(2069): len = 82517.3, overlap = 21
PHY-3002 : Step(2070): len = 83067, overlap = 21
PHY-3002 : Step(2071): len = 83477.1, overlap = 20.75
PHY-3002 : Step(2072): len = 84032.5, overlap = 21.25
PHY-3002 : Step(2073): len = 84290.2, overlap = 20
PHY-3002 : Step(2074): len = 84536.6, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.487077s wall, 0.358802s user + 0.202801s system = 0.561604s CPU (115.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.848929
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000412468
PHY-3002 : Step(2075): len = 81400.3, overlap = 11
PHY-3002 : Step(2076): len = 80239.1, overlap = 14.25
PHY-3002 : Step(2077): len = 78966.3, overlap = 17.25
PHY-3002 : Step(2078): len = 78127.1, overlap = 18
PHY-3002 : Step(2079): len = 78084.7, overlap = 19
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000809845
PHY-3002 : Step(2080): len = 80079, overlap = 17.25
PHY-3002 : Step(2081): len = 80487.3, overlap = 18.25
PHY-3002 : Step(2082): len = 81026.8, overlap = 16
PHY-3002 : Step(2083): len = 81253.8, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00161553
PHY-3002 : Step(2084): len = 82754.1, overlap = 13.25
PHY-3002 : Step(2085): len = 83097.3, overlap = 13
PHY-3002 : Step(2086): len = 83641.9, overlap = 12.25
PHY-3002 : Step(2087): len = 84013.1, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014156s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (110.2%)

PHY-3001 : Legalized: Len = 84418.6, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 750 tiles.
PHY-3001 : 7 instances has been re-located, deltaX = 7, deltaY = 6.
PHY-3001 : Final: Len = 84564.6, Over = 0
RUN-1003 : finish command "place" in  9.019054s wall, 11.388073s user + 2.277615s system = 13.665688s CPU (151.5%)

RUN-1004 : used memory is 504 MB, reserved memory is 515 MB, peak memory is 599 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 745 to 555
PHY-1001 : Pin misalignment score is improved from 555 to 548
PHY-1001 : Pin misalignment score is improved from 548 to 546
PHY-1001 : Pin misalignment score is improved from 546 to 546
PHY-1001 : Pin local connectivity score is improved from 96 to 1
PHY-1001 : Pin misalignment score is improved from 567 to 553
PHY-1001 : Pin misalignment score is improved from 553 to 552
PHY-1001 : Pin misalignment score is improved from 552 to 552
PHY-1001 : Pin local connectivity score is improved from 16 to 1
PHY-1001 : End pin swap;  0.666991s wall, 0.826805s user + 0.062400s system = 0.889206s CPU (133.3%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 680 instances
RUN-1001 : 282 mslices, 282 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1803 nets
RUN-1001 : 971 nets have 2 pins
RUN-1001 : 654 nets have [3 - 5] pins
RUN-1001 : 103 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 32 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 100896, over cnt = 223(2%), over = 397, worst = 14
PHY-1002 : len = 101672, over cnt = 108(1%), over = 190, worst = 9
PHY-1002 : len = 102288, over cnt = 100(1%), over = 146, worst = 8
PHY-1002 : len = 103968, over cnt = 23(0%), over = 44, worst = 5
PHY-1002 : len = 104704, over cnt = 19(0%), over = 33, worst = 4
PHY-1002 : len = 104880, over cnt = 17(0%), over = 28, worst = 4
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7139, tnet num: 1801, tinst num: 678, tnode num: 8833, tedge num: 11763.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1801 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.024795s wall, 1.185608s user + 0.031200s system = 1.216808s CPU (118.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.169769s wall, 0.187201s user + 0.015600s system = 0.202801s CPU (119.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000033s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 209416, over cnt = 35(0%), over = 35, worst = 1
PHY-1001 : End Routed; 10.990888s wall, 14.664094s user + 0.733205s system = 15.397299s CPU (140.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 208928, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.048657s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (96.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 208928, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 208928
PHY-1001 : End DR Iter 2; 0.025922s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (120.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  13.820378s wall, 17.846514s user + 0.889206s system = 18.735720s CPU (135.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.623075s wall, 20.061729s user + 0.998406s system = 21.060135s CPU (134.8%)

RUN-1004 : used memory is 547 MB, reserved memory is 556 MB, peak memory is 599 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1099   out of   4480   24.53%
#reg                  812   out of   4480   18.13%
#le                  1116
  #lut only           304   out of   1116   27.24%
  #reg only            17   out of   1116    1.52%
  #lut&reg            795   out of   1116   71.24%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.331685s wall, 1.294808s user + 0.046800s system = 1.341609s CPU (100.7%)

RUN-1004 : used memory is 547 MB, reserved memory is 556 MB, peak memory is 599 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7139, tnet num: 1801, tinst num: 678, tnode num: 8833, tedge num: 11763.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1801 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.292334s wall, 1.591210s user + 0.062400s system = 1.653611s CPU (128.0%)

RUN-1004 : used memory is 577 MB, reserved memory is 586 MB, peak memory is 599 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 680
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1803, pip num: 16823
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 831 valid insts, and 45982 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  6.904828s wall, 12.511280s user + 0.124801s system = 12.636081s CPU (183.0%)

RUN-1004 : used memory is 582 MB, reserved memory is 590 MB, peak memory is 599 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(324)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(199)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.374040s wall, 0.156001s user + 0.062400s system = 0.218401s CPU (15.9%)

RUN-1004 : used memory is 598 MB, reserved memory is 621 MB, peak memory is 609 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.926744s wall, 1.154407s user + 0.109201s system = 1.263608s CPU (43.2%)

RUN-1004 : used memory is 587 MB, reserved memory is 611 MB, peak memory is 609 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(324)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(199)
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: case statement with no case item violates IEEE 1800 syntax in CPLD_SOC_AHB_TOP.v(324)
HDL-5007 WARNING: identifier 'uart_callback' is used before its declaration in CPLD_SOC_AHB_TOP.v(199)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file src/uart_byte_rx.v
HDL-1007 : analyze verilog file src/uart_byte_tx.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module uart_byte_tx in src/uart_byte_tx.v(1)
HDL-1007 : elaborate module uart_byte_rx in src/uart_byte_rx.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-5007 WARNING: net 'pwm_state_read[15]' does not have a driver in CPLD_SOC_AHB_TOP.v(261)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG256B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G15;  "
RUN-1002 : start command "set_pin_assignment rs232_tx  LOCATION = J15;  "
RUN-1002 : start command "set_pin_assignment rs232_rx  LOCATION = K15;  "
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = C15;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = D16;"
RUN-1002 : start command "set_pin_assignment switch   LOCATION = K1;   "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "uart_byte_rx"
SYN-1012 : SanityCheck: Model "uart_byte_tx"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "dir[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[10]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[11]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[12]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[13]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[14]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[15]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[2]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[3]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[4]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[5]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[6]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[7]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[8]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5014 WARNING: the net's pin: pin "pwm[9]" in CPLD_SOC_AHB_TOP.v(6)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[10]" in CPLD_SOC_AHB_TOP.v(261)
SYN-5014 WARNING: the net's pin: pin "i2[26]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5014 WARNING: the net's pin: pin "i2[10]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[11]" in CPLD_SOC_AHB_TOP.v(261)
SYN-5014 WARNING: the net's pin: pin "i2[27]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5014 WARNING: the net's pin: pin "i2[11]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[12]" in CPLD_SOC_AHB_TOP.v(261)
SYN-5014 WARNING: the net's pin: pin "i2[28]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5014 WARNING: the net's pin: pin "i2[12]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[13]" in CPLD_SOC_AHB_TOP.v(261)
SYN-5014 WARNING: the net's pin: pin "i2[29]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5014 WARNING: the net's pin: pin "i2[13]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[14]" in CPLD_SOC_AHB_TOP.v(261)
SYN-5014 WARNING: the net's pin: pin "i2[30]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5014 WARNING: the net's pin: pin "i2[14]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[15]" in CPLD_SOC_AHB_TOP.v(261)
SYN-5014 WARNING: the net's pin: pin "i2[31]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5014 WARNING: the net's pin: pin "i2[15]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[2]" in CPLD_SOC_AHB_TOP.v(261)
SYN-5014 WARNING: the net's pin: pin "i2[2]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5014 WARNING: the net's pin: pin "i2[18]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[3]" in CPLD_SOC_AHB_TOP.v(261)
SYN-5014 WARNING: the net's pin: pin "i2[3]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5014 WARNING: the net's pin: pin "i2[19]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[4]" in CPLD_SOC_AHB_TOP.v(261)
SYN-5014 WARNING: the net's pin: pin "i2[4]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5014 WARNING: the net's pin: pin "i2[20]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[5]" in CPLD_SOC_AHB_TOP.v(261)
SYN-5014 WARNING: the net's pin: pin "i2[5]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5014 WARNING: the net's pin: pin "i2[21]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[6]" in CPLD_SOC_AHB_TOP.v(261)
SYN-5014 WARNING: the net's pin: pin "i2[6]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5014 WARNING: the net's pin: pin "i2[22]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[7]" in CPLD_SOC_AHB_TOP.v(261)
SYN-5014 WARNING: the net's pin: pin "i2[7]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5014 WARNING: the net's pin: pin "i2[23]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[8]" in CPLD_SOC_AHB_TOP.v(261)
SYN-5014 WARNING: the net's pin: pin "i2[8]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5014 WARNING: the net's pin: pin "i2[24]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "pwm_state_read[9]" in CPLD_SOC_AHB_TOP.v(261)
SYN-5014 WARNING: the net's pin: pin "i2[9]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5014 WARNING: the net's pin: pin "i2[25]" in CPLD_SOC_AHB_TOP.v(347)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 74 instances.
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model uart_byte_rx
SYN-1011 : Flatten model uart_byte_tx
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2844/8539 useful/useless nets, 2597/8440 useful/useless insts
SYN-1019 : Optimized 25 mux instances.
SYN-1021 : Optimized 82 onehot mux instances.
SYN-1020 : Optimized 284 distributor mux.
SYN-1016 : Merged 720 instances.
SYN-1015 : Optimize round 1, 18463 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 2456/681 useful/useless nets, 2209/348 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     reg1_b3
SYN-1002 :     uart_byte_tx/reg1_b0
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 2, 447 better
SYN-1014 : Optimize round 3
SYN-1032 : 2450/1 useful/useless nets, 2203/2 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 2450/0 useful/useless nets, 2203/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.295186s wall, 2.308815s user + 0.031200s system = 2.340015s CPU (102.0%)

RUN-1004 : used memory is 562 MB, reserved memory is 583 MB, peak memory is 609 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Gate Statistics
#Basic gates         1440
  #and                404
  #nand                 0
  #or                 275
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 72
  #bufif1               0
  #MX21                21
  #FADD                 0
  #DFF                668
  #LATCH                0
#MACRO_ADD             13
#MACRO_EQ              32
#MACRO_MUX            557

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |771    |668    |45     |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 40 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 2 instances.
SYN-2001 : Map 103 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2564/28 useful/useless nets, 2318/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3058/0 useful/useless nets, 2813/0 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-2501 : Optimize round 1, 322 better
SYN-2501 : Optimize round 2
SYN-1032 : 3032/0 useful/useless nets, 2787/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1032 : 3851/0 useful/useless nets, 3606/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 13774, tnet num: 3862, tinst num: 3600, tnode num: 22849, tedge num: 24275.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3862 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 684 (3.99), #lev = 7 (3.53)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 682 (3.98), #lev = 7 (3.53)
SYN-2581 : Mapping with K=5, #lut = 682 (3.98), #lev = 7 (3.53)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2459 instances into 689 LUTs, name keeping = 58%.
SYN-3001 : Mapper removed 5 lut buffers
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2064/0 useful/useless nets, 1819/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 666 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 90 adder to BLE ...
SYN-4008 : Packed 90 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 684 LUT to BLE ...
SYN-4008 : Packed 684 LUT and 348 SEQ to BLE.
SYN-4003 : Packing 318 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (318 nodes)...
SYN-4004 : #1: Packed 123 SEQ (7389 nodes)...
SYN-4004 : #2: Packed 261 SEQ (34298 nodes)...
SYN-4004 : #3: Packed 295 SEQ (12765 nodes)...
SYN-4004 : #4: Packed 315 SEQ (3161 nodes)...
SYN-4004 : #5: Packed 318 SEQ (606 nodes)...
SYN-4004 : #6: Packed 318 SEQ (0 nodes)...
SYN-4005 : Packed 318 SEQ with LUT/SLICE
SYN-4006 : 36 single LUT's are left
SYN-4006 : 318 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 684/1028 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                  894   out of   4480   19.96%
#reg                  666   out of   4480   14.87%
#le                   894
  #lut only           228   out of    894   25.50%
  #reg only             0   out of    894    0.00%
  #lut&reg            666   out of    894   74.50%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |894   |894   |666   |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  3.017467s wall, 3.322821s user + 0.156001s system = 3.478822s CPU (115.3%)

RUN-1004 : used memory is 564 MB, reserved memory is 583 MB, peak memory is 609 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 41 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.032639s wall, 0.998406s user + 0.046800s system = 1.045207s CPU (101.2%)

RUN-1004 : used memory is 564 MB, reserved memory is 583 MB, peak memory is 609 MB
RUN-1002 : start command "config_chipwatcher DEBUG.cwc -dir ."
SYN-1047 : Net: dir_pad[0] will be renamed with PWM0/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[0] will be renamed with PWM0/pwm for synthesis keep.
SYN-1047 : Net: dir_pad[1] will be renamed with PWM1/dir for synthesis keep.
SYN-1047 : Net: pwm_pad[1] will be renamed with PWM1/pwm for synthesis keep.
KIT-5201 WARNING: NodeFilter:  unknown net PWM0/RemaTxNum.
KIT-5201 WARNING: NodeFilter:  unknown net PWM1/RemaTxNum.
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 67 data nets.
KIT-1004 : Chipwatcher code = 0111110100001110
GUI-1001 : Import DEBUG.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=1365) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=1365)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=1365,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=1365)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=1365)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2056/24 useful/useless nets, 1084/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 1947/109 useful/useless nets, 975/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 1947/0 useful/useless nets, 975/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.432447s wall, 1.482009s user + 0.000000s system = 1.482009s CPU (103.5%)

RUN-1004 : used memory is 564 MB, reserved memory is 583 MB, peak memory is 609 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1984/0 useful/useless nets, 1016/0 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 1975/0 useful/useless nets, 1007/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2032/0 useful/useless nets, 1064/0 useful/useless insts
SYN-2501 : Optimize round 1, 5 better
SYN-2501 : Optimize round 2
SYN-1032 : 2032/0 useful/useless nets, 1064/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 2173/6 useful/useless nets, 1205/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 8300, tnet num: 2174, tinst num: 1200, tnode num: 11849, tedge num: 14415.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2174 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2068/0 useful/useless nets, 1100/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 69 adder to BLE ...
SYN-4008 : Packed 69 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1697 nodes)...
SYN-4004 : #2: Packed 47 SEQ (1740 nodes)...
SYN-4004 : #3: Packed 51 SEQ (2140 nodes)...
SYN-4004 : #4: Packed 58 SEQ (3458 nodes)...
SYN-4004 : #5: Packed 59 SEQ (3414 nodes)...
SYN-4004 : #6: Packed 59 SEQ (5409 nodes)...
SYN-4004 : #7: Packed 65 SEQ (9553 nodes)...
SYN-4004 : #8: Packed 73 SEQ (3361 nodes)...
SYN-4004 : #9: Packed 75 SEQ (605 nodes)...
SYN-4004 : #10: Packed 75 SEQ (158 nodes)...
SYN-4005 : Packed 75 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 111/888 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  1.325834s wall, 1.326008s user + 0.031200s system = 1.357209s CPU (102.4%)

RUN-1004 : used memory is 564 MB, reserved memory is 583 MB, peak memory is 609 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.007954s wall, 2.979619s user + 0.124801s system = 3.104420s CPU (103.2%)

RUN-1004 : used memory is 564 MB, reserved memory is 583 MB, peak memory is 609 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[0]_al_n418' to 'PWM0/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[10]_al_n419' to 'PWM0/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[11]_al_n429' to 'PWM0/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[12]_al_n430' to 'PWM0/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[13]_al_n431' to 'PWM0/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[14]_al_n432' to 'PWM0/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[15]_al_n433' to 'PWM0/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[16]_al_n434' to 'PWM0/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[17]_al_n435' to 'PWM0/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[18]_al_n436' to 'PWM0/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[19]_al_n437' to 'PWM0/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[1]_al_n428' to 'PWM0/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[20]_al_n438' to 'PWM0/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[21]_al_n439' to 'PWM0/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[22]_al_n440' to 'PWM0/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[23]_al_n441' to 'PWM0/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[2]_al_n427' to 'PWM0/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[3]_al_n426' to 'PWM0/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[4]_al_n425' to 'PWM0/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[5]_al_n424' to 'PWM0/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[6]_al_n423' to 'PWM0/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[7]_al_n422' to 'PWM0/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[8]_al_n421' to 'PWM0/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM0/RemaTxNum[9]_al_n420' to 'PWM0/RemaTxNum[9]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[0]_al_n442' to 'PWM1/RemaTxNum[0]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[10]_al_n443' to 'PWM1/RemaTxNum[10]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[11]_al_n453' to 'PWM1/RemaTxNum[11]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[12]_al_n454' to 'PWM1/RemaTxNum[12]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[13]_al_n455' to 'PWM1/RemaTxNum[13]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[14]_al_n456' to 'PWM1/RemaTxNum[14]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[15]_al_n457' to 'PWM1/RemaTxNum[15]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[16]_al_n458' to 'PWM1/RemaTxNum[16]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[17]_al_n459' to 'PWM1/RemaTxNum[17]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[18]_al_n460' to 'PWM1/RemaTxNum[18]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[19]_al_n461' to 'PWM1/RemaTxNum[19]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[1]_al_n452' to 'PWM1/RemaTxNum[1]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[20]_al_n462' to 'PWM1/RemaTxNum[20]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[21]_al_n463' to 'PWM1/RemaTxNum[21]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[22]_al_n464' to 'PWM1/RemaTxNum[22]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[23]_al_n465' to 'PWM1/RemaTxNum[23]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[2]_al_n451' to 'PWM1/RemaTxNum[2]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[3]_al_n450' to 'PWM1/RemaTxNum[3]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[4]_al_n449' to 'PWM1/RemaTxNum[4]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[5]_al_n448' to 'PWM1/RemaTxNum[5]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[6]_al_n447' to 'PWM1/RemaTxNum[6]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[7]_al_n446' to 'PWM1/RemaTxNum[7]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[8]_al_n445' to 'PWM1/RemaTxNum[8]'.
SYN-5018 WARNING: Rename 'KEEP' net from 'PWM1/RemaTxNum[9]_al_n444' to 'PWM1/RemaTxNum[9]'.
SYN-4016 : Net jtck driven by BUFG (40 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll SYS_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll SYS_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll SYS_PLL/pll_inst.
SYN-4024 : Net "rx_done" drive clk pins.
SYN-4024 : Net "tx_done" drive clk pins.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4025 : Tag rtl::Net rx_done as clock net
SYN-4025 : Tag rtl::Net tx_done as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net rx_done to drive 49 clock pins.
SYN-4015 : Create BUFG instance for clk Net tx_done to drive 5 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 680 instances
RUN-1001 : 282 mslices, 282 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1803 nets
RUN-1001 : 971 nets have 2 pins
RUN-1001 : 654 nets have [3 - 5] pins
RUN-1001 : 103 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 32 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 678 instances, 564 slices, 21 macros(134 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7139, tnet num: 1801, tinst num: 678, tnode num: 8833, tedge num: 11763.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1801 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.341331s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (105.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 283725
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 25%, beta_incr = 0.848929
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2088): len = 189035, overlap = 22.5
PHY-3002 : Step(2089): len = 143309, overlap = 27.75
PHY-3002 : Step(2090): len = 121773, overlap = 35
PHY-3002 : Step(2091): len = 105047, overlap = 44
PHY-3002 : Step(2092): len = 91680.1, overlap = 55.25
PHY-3002 : Step(2093): len = 79386.2, overlap = 61.75
PHY-3002 : Step(2094): len = 70226, overlap = 62.75
PHY-3002 : Step(2095): len = 61157.5, overlap = 68.5
PHY-3002 : Step(2096): len = 54195.9, overlap = 76.75
PHY-3002 : Step(2097): len = 49672, overlap = 79.75
PHY-3002 : Step(2098): len = 45210.7, overlap = 79
PHY-3002 : Step(2099): len = 44256.2, overlap = 76.5
PHY-3002 : Step(2100): len = 41211, overlap = 79.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.27583e-06
PHY-3002 : Step(2101): len = 40998.4, overlap = 79.5
PHY-3002 : Step(2102): len = 41762, overlap = 79.25
PHY-3002 : Step(2103): len = 42308.6, overlap = 78.75
PHY-3002 : Step(2104): len = 41510.2, overlap = 78.5
PHY-3002 : Step(2105): len = 41284.6, overlap = 76
PHY-3002 : Step(2106): len = 42199, overlap = 73.5
PHY-3002 : Step(2107): len = 41241.5, overlap = 72.5
PHY-3002 : Step(2108): len = 41279.7, overlap = 72
PHY-3002 : Step(2109): len = 41318.5, overlap = 72
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.05517e-05
PHY-3002 : Step(2110): len = 42144.4, overlap = 71.25
PHY-3002 : Step(2111): len = 42793.7, overlap = 70
PHY-3002 : Step(2112): len = 43986.1, overlap = 64.5
PHY-3002 : Step(2113): len = 44337.7, overlap = 62
PHY-3002 : Step(2114): len = 44361.4, overlap = 62
PHY-3002 : Step(2115): len = 44590.7, overlap = 63
PHY-3002 : Step(2116): len = 44393.6, overlap = 65.25
PHY-3002 : Step(2117): len = 44454.7, overlap = 65.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.00414e-05
PHY-3002 : Step(2118): len = 45327.2, overlap = 65.25
PHY-3002 : Step(2119): len = 45593.6, overlap = 65.5
PHY-3002 : Step(2120): len = 45852.9, overlap = 65.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.0047e-05
PHY-3002 : Step(2121): len = 46357.5, overlap = 65.75
PHY-3002 : Step(2122): len = 47446.9, overlap = 60.5
PHY-3002 : Step(2123): len = 48729.8, overlap = 56.75
PHY-3002 : Step(2124): len = 48678.8, overlap = 56.75
PHY-3002 : Step(2125): len = 48474.5, overlap = 56.5
PHY-3002 : Step(2126): len = 48453.5, overlap = 56.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006510s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (239.6%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.848929
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.93997e-06
PHY-3002 : Step(2127): len = 54873, overlap = 48.5
PHY-3002 : Step(2128): len = 54090.5, overlap = 49.5
PHY-3002 : Step(2129): len = 52968.6, overlap = 49.75
PHY-3002 : Step(2130): len = 52380.8, overlap = 50
PHY-3002 : Step(2131): len = 51902.6, overlap = 50
PHY-3002 : Step(2132): len = 51624.5, overlap = 50
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.87994e-06
PHY-3002 : Step(2133): len = 51318.5, overlap = 50.5
PHY-3002 : Step(2134): len = 51318.5, overlap = 50.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.75988e-06
PHY-3002 : Step(2135): len = 51342.9, overlap = 50.5
PHY-3002 : Step(2136): len = 51342.9, overlap = 50.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.27429e-05
PHY-3002 : Step(2137): len = 51764.3, overlap = 51.25
PHY-3002 : Step(2138): len = 52262.6, overlap = 51.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.79283e-05
PHY-3002 : Step(2139): len = 52309.2, overlap = 52
PHY-3002 : Step(2140): len = 54574.1, overlap = 50
PHY-3002 : Step(2141): len = 59893.1, overlap = 32.25
PHY-3002 : Step(2142): len = 59281.3, overlap = 32
PHY-3002 : Step(2143): len = 58999.4, overlap = 32.5
PHY-3002 : Step(2144): len = 58757.7, overlap = 33.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.58566e-05
PHY-3002 : Step(2145): len = 58693.2, overlap = 32.5
PHY-3002 : Step(2146): len = 59066.9, overlap = 31.5
PHY-3002 : Step(2147): len = 60288.5, overlap = 29.5
PHY-3002 : Step(2148): len = 60784, overlap = 27.75
PHY-3002 : Step(2149): len = 61603.6, overlap = 25
PHY-3002 : Step(2150): len = 61613.9, overlap = 24.75
PHY-3002 : Step(2151): len = 61884.9, overlap = 22.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.17131e-05
PHY-3002 : Step(2152): len = 62161.4, overlap = 22.25
PHY-3002 : Step(2153): len = 62893.7, overlap = 22.25
PHY-3002 : Step(2154): len = 63785, overlap = 22.75
PHY-3002 : Step(2155): len = 64359.3, overlap = 22.25
PHY-3002 : Step(2156): len = 64974.1, overlap = 23.25
PHY-3002 : Step(2157): len = 65210.7, overlap = 24.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000143426
PHY-3002 : Step(2158): len = 66163.7, overlap = 25.25
PHY-3002 : Step(2159): len = 67570.4, overlap = 21.5
PHY-3002 : Step(2160): len = 67792.1, overlap = 20.75
PHY-3002 : Step(2161): len = 68422.8, overlap = 16
PHY-3002 : Step(2162): len = 69188.6, overlap = 17.75
PHY-3002 : Step(2163): len = 69239.5, overlap = 19
PHY-3002 : Step(2164): len = 69583.3, overlap = 17.5
PHY-3002 : Step(2165): len = 70069.5, overlap = 17
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.848929
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.82133e-05
PHY-3002 : Step(2166): len = 71360.1, overlap = 45
PHY-3002 : Step(2167): len = 71839.3, overlap = 42.5
PHY-3002 : Step(2168): len = 70371.7, overlap = 42.5
PHY-3002 : Step(2169): len = 69347.6, overlap = 45
PHY-3002 : Step(2170): len = 68370, overlap = 46.5
PHY-3002 : Step(2171): len = 67567.5, overlap = 47
PHY-3002 : Step(2172): len = 67109.6, overlap = 47.75
PHY-3002 : Step(2173): len = 66038.6, overlap = 50.25
PHY-3002 : Step(2174): len = 64996.1, overlap = 49
PHY-3002 : Step(2175): len = 64539.7, overlap = 48.25
PHY-3002 : Step(2176): len = 64183.8, overlap = 47.25
PHY-3002 : Step(2177): len = 64084.4, overlap = 47
PHY-3002 : Step(2178): len = 63637.9, overlap = 49.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000136427
PHY-3002 : Step(2179): len = 65712.9, overlap = 44.25
PHY-3002 : Step(2180): len = 66828.9, overlap = 42.25
PHY-3002 : Step(2181): len = 67276.2, overlap = 41.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000272853
PHY-3002 : Step(2182): len = 69020.7, overlap = 39.5
PHY-3002 : Step(2183): len = 70757.4, overlap = 35.25
PHY-3002 : Step(2184): len = 72201.8, overlap = 32.5
PHY-3002 : Step(2185): len = 72336.9, overlap = 33.75
PHY-3002 : Step(2186): len = 72194.4, overlap = 32.25
PHY-3002 : Step(2187): len = 72257.3, overlap = 31.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.221988s wall, 0.218401s user + 0.093601s system = 0.312002s CPU (140.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.848929
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000206145
PHY-3002 : Step(2188): len = 73962.9, overlap = 12.75
PHY-3002 : Step(2189): len = 72819.3, overlap = 20.25
PHY-3002 : Step(2190): len = 72298.3, overlap = 24.5
PHY-3002 : Step(2191): len = 71940.8, overlap = 27.5
PHY-3002 : Step(2192): len = 71781.3, overlap = 30.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000412291
PHY-3002 : Step(2193): len = 73700.7, overlap = 28.5
PHY-3002 : Step(2194): len = 74307.7, overlap = 26.25
PHY-3002 : Step(2195): len = 74788.6, overlap = 23.5
PHY-3002 : Step(2196): len = 75097.6, overlap = 25.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000824582
PHY-3002 : Step(2197): len = 76890.8, overlap = 23
PHY-3002 : Step(2198): len = 77553.8, overlap = 22.25
PHY-3002 : Step(2199): len = 78903, overlap = 21.5
PHY-3002 : Step(2200): len = 79162, overlap = 20.75
PHY-3002 : Step(2201): len = 78965.2, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013150s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (118.6%)

PHY-3001 : Legalized: Len = 79635.7, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 750 tiles.
PHY-3001 : 14 instances has been re-located, deltaX = 14, deltaY = 9.
PHY-3001 : Final: Len = 80211.7, Over = 0
RUN-1003 : finish command "place" in  5.778507s wall, 7.425648s user + 0.951606s system = 8.377254s CPU (145.0%)

RUN-1004 : used memory is 564 MB, reserved memory is 583 MB, peak memory is 609 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 732 to 560
PHY-1001 : Pin misalignment score is improved from 560 to 552
PHY-1001 : Pin misalignment score is improved from 552 to 547
PHY-1001 : Pin misalignment score is improved from 547 to 547
PHY-1001 : Pin local connectivity score is improved from 107 to 0
PHY-1001 : Pin misalignment score is improved from 575 to 556
PHY-1001 : Pin misalignment score is improved from 556 to 555
PHY-1001 : Pin misalignment score is improved from 555 to 555
PHY-1001 : Pin local connectivity score is improved from 17 to 0
PHY-1001 : End pin swap;  0.718298s wall, 0.670804s user + 0.015600s system = 0.686404s CPU (95.6%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 680 instances
RUN-1001 : 282 mslices, 282 lslices, 103 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1803 nets
RUN-1001 : 971 nets have 2 pins
RUN-1001 : 654 nets have [3 - 5] pins
RUN-1001 : 103 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 32 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 96200, over cnt = 257(3%), over = 472, worst = 15
PHY-1002 : len = 97720, over cnt = 125(1%), over = 233, worst = 11
PHY-1002 : len = 98888, over cnt = 114(1%), over = 169, worst = 11
PHY-1002 : len = 100952, over cnt = 26(0%), over = 57, worst = 10
PHY-1002 : len = 101376, over cnt = 14(0%), over = 42, worst = 9
PHY-1002 : len = 101624, over cnt = 12(0%), over = 39, worst = 9
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7139, tnet num: 1801, tinst num: 678, tnode num: 8833, tedge num: 11763.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1801 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  1.092980s wall, 1.060807s user + 0.015600s system = 1.076407s CPU (98.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.131569s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (106.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1002 : len = 192744, over cnt = 49(0%), over = 49, worst = 1
PHY-1001 : End Routed; 7.869718s wall, 8.720456s user + 0.062400s system = 8.782856s CPU (111.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 191728, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.097033s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (96.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 191768, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 191768
PHY-1001 : End DR Iter 2; 0.027917s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (55.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  10.689293s wall, 11.450473s user + 0.140401s system = 11.590874s CPU (108.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  12.610952s wall, 13.322485s user + 0.171601s system = 13.494086s CPU (107.0%)

RUN-1004 : used memory is 565 MB, reserved memory is 583 MB, peak memory is 609 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   103
  #input               36
  #output              67
  #inout                0

Utilization Statistics
#lut                 1099   out of   4480   24.53%
#reg                  812   out of   4480   18.13%
#le                  1116
  #lut only           304   out of   1116   27.24%
  #reg only            17   out of   1116    1.52%
  #lut&reg            795   out of   1116   71.24%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                5   out of      6   83.33%
#mcu                    1   out of      1  100.00%
#pad                  103   out of    202   50.99%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.363067s wall, 1.326008s user + 0.000000s system = 1.326008s CPU (97.3%)

RUN-1004 : used memory is 565 MB, reserved memory is 583 MB, peak memory is 609 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7139, tnet num: 1801, tinst num: 678, tnode num: 8833, tedge num: 11763.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : clock net rx_done_gclk_net will be merged with clock rx_done
PHY-1001 : clock net tx_done_gclk_net will be merged with clock tx_done
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1801 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 6, clk_num = 1.
TMR-5009 WARNING: There are(is) 3 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.270287s wall, 1.263608s user + 0.015600s system = 1.279208s CPU (100.7%)

RUN-1004 : used memory is 595 MB, reserved memory is 613 MB, peak memory is 609 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 680
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 1803, pip num: 16512
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 791 valid insts, and 45297 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000111110111110100001110 -f Quick_Start.btc" in  8.915781s wall, 15.709301s user + 0.046800s system = 15.756101s CPU (176.7%)

RUN-1004 : used memory is 595 MB, reserved memory is 613 MB, peak memory is 609 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  1.391561s wall, 0.374402s user + 0.031200s system = 0.405603s CPU (29.1%)

RUN-1004 : used memory is 605 MB, reserved memory is 623 MB, peak memory is 609 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 6 -sec 64 -cable 0" in  2.917733s wall, 1.357209s user + 0.046800s system = 1.404009s CPU (48.1%)

RUN-1004 : used memory is 595 MB, reserved memory is 613 MB, peak memory is 609 MB
GUI-1001 : Download success!
