Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Jul  4 15:27:49 2025
| Host         : DESKTOP-K4298A2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.140        0.000                      0                  182        0.092        0.000                      0                  182        4.500        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.140        0.000                      0                  182        0.092        0.000                      0                  182        4.500        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 u_stopwatch_core/tick_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/sec_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.042ns (23.643%)  route 3.365ns (76.357%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.560     5.081    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X56Y51         FDCE                                         r  u_stopwatch_core/tick_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDCE (Prop_fdce_C_Q)         0.518     5.599 r  u_stopwatch_core/tick_counter_reg[5]/Q
                         net (fo=2, routed)           0.959     6.558    u_stopwatch_core/tick_counter_reg[5]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.682 r  u_stopwatch_core/ms_count[6]_i_8/O
                         net (fo=1, routed)           0.445     7.127    u_stopwatch_core/ms_count[6]_i_8_n_0
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.124     7.251 r  u_stopwatch_core/ms_count[6]_i_7/O
                         net (fo=1, routed)           0.402     7.653    u_stopwatch_core/ms_count[6]_i_7_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.777 r  u_stopwatch_core/ms_count[6]_i_3/O
                         net (fo=23, routed)          1.067     8.845    u_stopwatch_core/ms_count[6]_i_3_n_0
    SLICE_X55Y53         LUT4 (Prop_lut4_I0_O)        0.152     8.997 r  u_stopwatch_core/sec_count[5]_i_1/O
                         net (fo=6, routed)           0.492     9.488    u_stopwatch_core/sec_count[5]_i_1_n_0
    SLICE_X54Y55         FDCE                                         r  u_stopwatch_core/sec_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.442    14.783    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X54Y55         FDCE                                         r  u_stopwatch_core/sec_count_reg[0]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y55         FDCE (Setup_fdce_C_CE)      -0.377    14.629    u_stopwatch_core/sec_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 u_stopwatch_core/tick_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/sec_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.042ns (23.643%)  route 3.365ns (76.357%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.560     5.081    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X56Y51         FDCE                                         r  u_stopwatch_core/tick_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDCE (Prop_fdce_C_Q)         0.518     5.599 r  u_stopwatch_core/tick_counter_reg[5]/Q
                         net (fo=2, routed)           0.959     6.558    u_stopwatch_core/tick_counter_reg[5]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.682 r  u_stopwatch_core/ms_count[6]_i_8/O
                         net (fo=1, routed)           0.445     7.127    u_stopwatch_core/ms_count[6]_i_8_n_0
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.124     7.251 r  u_stopwatch_core/ms_count[6]_i_7/O
                         net (fo=1, routed)           0.402     7.653    u_stopwatch_core/ms_count[6]_i_7_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.777 r  u_stopwatch_core/ms_count[6]_i_3/O
                         net (fo=23, routed)          1.067     8.845    u_stopwatch_core/ms_count[6]_i_3_n_0
    SLICE_X55Y53         LUT4 (Prop_lut4_I0_O)        0.152     8.997 r  u_stopwatch_core/sec_count[5]_i_1/O
                         net (fo=6, routed)           0.492     9.488    u_stopwatch_core/sec_count[5]_i_1_n_0
    SLICE_X54Y55         FDCE                                         r  u_stopwatch_core/sec_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.442    14.783    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X54Y55         FDCE                                         r  u_stopwatch_core/sec_count_reg[1]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y55         FDCE (Setup_fdce_C_CE)      -0.377    14.629    u_stopwatch_core/sec_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 u_stopwatch_core/tick_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/sec_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.042ns (23.643%)  route 3.365ns (76.357%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.560     5.081    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X56Y51         FDCE                                         r  u_stopwatch_core/tick_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDCE (Prop_fdce_C_Q)         0.518     5.599 r  u_stopwatch_core/tick_counter_reg[5]/Q
                         net (fo=2, routed)           0.959     6.558    u_stopwatch_core/tick_counter_reg[5]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.682 r  u_stopwatch_core/ms_count[6]_i_8/O
                         net (fo=1, routed)           0.445     7.127    u_stopwatch_core/ms_count[6]_i_8_n_0
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.124     7.251 r  u_stopwatch_core/ms_count[6]_i_7/O
                         net (fo=1, routed)           0.402     7.653    u_stopwatch_core/ms_count[6]_i_7_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.777 r  u_stopwatch_core/ms_count[6]_i_3/O
                         net (fo=23, routed)          1.067     8.845    u_stopwatch_core/ms_count[6]_i_3_n_0
    SLICE_X55Y53         LUT4 (Prop_lut4_I0_O)        0.152     8.997 r  u_stopwatch_core/sec_count[5]_i_1/O
                         net (fo=6, routed)           0.492     9.488    u_stopwatch_core/sec_count[5]_i_1_n_0
    SLICE_X54Y55         FDCE                                         r  u_stopwatch_core/sec_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.442    14.783    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X54Y55         FDCE                                         r  u_stopwatch_core/sec_count_reg[2]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y55         FDCE (Setup_fdce_C_CE)      -0.377    14.629    u_stopwatch_core/sec_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 u_stopwatch_core/tick_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/sec_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.042ns (23.643%)  route 3.365ns (76.357%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.560     5.081    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X56Y51         FDCE                                         r  u_stopwatch_core/tick_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDCE (Prop_fdce_C_Q)         0.518     5.599 r  u_stopwatch_core/tick_counter_reg[5]/Q
                         net (fo=2, routed)           0.959     6.558    u_stopwatch_core/tick_counter_reg[5]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.682 r  u_stopwatch_core/ms_count[6]_i_8/O
                         net (fo=1, routed)           0.445     7.127    u_stopwatch_core/ms_count[6]_i_8_n_0
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.124     7.251 r  u_stopwatch_core/ms_count[6]_i_7/O
                         net (fo=1, routed)           0.402     7.653    u_stopwatch_core/ms_count[6]_i_7_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.777 r  u_stopwatch_core/ms_count[6]_i_3/O
                         net (fo=23, routed)          1.067     8.845    u_stopwatch_core/ms_count[6]_i_3_n_0
    SLICE_X55Y53         LUT4 (Prop_lut4_I0_O)        0.152     8.997 r  u_stopwatch_core/sec_count[5]_i_1/O
                         net (fo=6, routed)           0.492     9.488    u_stopwatch_core/sec_count[5]_i_1_n_0
    SLICE_X54Y55         FDCE                                         r  u_stopwatch_core/sec_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.442    14.783    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X54Y55         FDCE                                         r  u_stopwatch_core/sec_count_reg[3]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y55         FDCE (Setup_fdce_C_CE)      -0.377    14.629    u_stopwatch_core/sec_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 u_stopwatch_core/tick_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/sec_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 1.042ns (24.423%)  route 3.224ns (75.577%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.560     5.081    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X56Y51         FDCE                                         r  u_stopwatch_core/tick_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDCE (Prop_fdce_C_Q)         0.518     5.599 r  u_stopwatch_core/tick_counter_reg[5]/Q
                         net (fo=2, routed)           0.959     6.558    u_stopwatch_core/tick_counter_reg[5]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.682 r  u_stopwatch_core/ms_count[6]_i_8/O
                         net (fo=1, routed)           0.445     7.127    u_stopwatch_core/ms_count[6]_i_8_n_0
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.124     7.251 r  u_stopwatch_core/ms_count[6]_i_7/O
                         net (fo=1, routed)           0.402     7.653    u_stopwatch_core/ms_count[6]_i_7_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.777 r  u_stopwatch_core/ms_count[6]_i_3/O
                         net (fo=23, routed)          1.067     8.845    u_stopwatch_core/ms_count[6]_i_3_n_0
    SLICE_X55Y53         LUT4 (Prop_lut4_I0_O)        0.152     8.997 r  u_stopwatch_core/sec_count[5]_i_1/O
                         net (fo=6, routed)           0.351     9.347    u_stopwatch_core/sec_count[5]_i_1_n_0
    SLICE_X54Y54         FDCE                                         r  u_stopwatch_core/sec_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.442    14.783    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X54Y54         FDCE                                         r  u_stopwatch_core/sec_count_reg[4]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y54         FDCE (Setup_fdce_C_CE)      -0.377    14.629    u_stopwatch_core/sec_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 u_stopwatch_core/tick_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/sec_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 1.042ns (24.423%)  route 3.224ns (75.577%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.560     5.081    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X56Y51         FDCE                                         r  u_stopwatch_core/tick_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDCE (Prop_fdce_C_Q)         0.518     5.599 r  u_stopwatch_core/tick_counter_reg[5]/Q
                         net (fo=2, routed)           0.959     6.558    u_stopwatch_core/tick_counter_reg[5]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.682 r  u_stopwatch_core/ms_count[6]_i_8/O
                         net (fo=1, routed)           0.445     7.127    u_stopwatch_core/ms_count[6]_i_8_n_0
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.124     7.251 r  u_stopwatch_core/ms_count[6]_i_7/O
                         net (fo=1, routed)           0.402     7.653    u_stopwatch_core/ms_count[6]_i_7_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.777 r  u_stopwatch_core/ms_count[6]_i_3/O
                         net (fo=23, routed)          1.067     8.845    u_stopwatch_core/ms_count[6]_i_3_n_0
    SLICE_X55Y53         LUT4 (Prop_lut4_I0_O)        0.152     8.997 r  u_stopwatch_core/sec_count[5]_i_1/O
                         net (fo=6, routed)           0.351     9.347    u_stopwatch_core/sec_count[5]_i_1_n_0
    SLICE_X54Y54         FDCE                                         r  u_stopwatch_core/sec_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.442    14.783    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X54Y54         FDCE                                         r  u_stopwatch_core/sec_count_reg[5]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y54         FDCE (Setup_fdce_C_CE)      -0.377    14.629    u_stopwatch_core/sec_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 u_stopwatch_core/tick_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/tick_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 2.221ns (49.168%)  route 2.296ns (50.832%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.560     5.081    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X56Y51         FDCE                                         r  u_stopwatch_core/tick_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  u_stopwatch_core/tick_counter_reg[5]/Q
                         net (fo=2, routed)           0.959     6.558    u_stopwatch_core/tick_counter_reg[5]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.682 f  u_stopwatch_core/ms_count[6]_i_8/O
                         net (fo=1, routed)           0.445     7.127    u_stopwatch_core/ms_count[6]_i_8_n_0
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.124     7.251 f  u_stopwatch_core/ms_count[6]_i_7/O
                         net (fo=1, routed)           0.402     7.653    u_stopwatch_core/ms_count[6]_i_7_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.777 f  u_stopwatch_core/ms_count[6]_i_3/O
                         net (fo=23, routed)          0.490     8.267    u_stopwatch_core/ms_count[6]_i_3_n_0
    SLICE_X56Y50         LUT2 (Prop_lut2_I1_O)        0.124     8.391 r  u_stopwatch_core/tick_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.391    u_stopwatch_core/tick_counter[0]_i_6_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.924 r  u_stopwatch_core/tick_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.924    u_stopwatch_core/tick_counter_reg[0]_i_2_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.041 r  u_stopwatch_core/tick_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.041    u_stopwatch_core/tick_counter_reg[4]_i_1_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.158 r  u_stopwatch_core/tick_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.158    u_stopwatch_core/tick_counter_reg[8]_i_1_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.275 r  u_stopwatch_core/tick_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.275    u_stopwatch_core/tick_counter_reg[12]_i_1_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.598 r  u_stopwatch_core/tick_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.598    u_stopwatch_core/tick_counter_reg[16]_i_1_n_6
    SLICE_X56Y54         FDCE                                         r  u_stopwatch_core/tick_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.443    14.784    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X56Y54         FDCE                                         r  u_stopwatch_core/tick_counter_reg[17]/C
                         clock pessimism              0.271    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X56Y54         FDCE (Setup_fdce_C_D)        0.109    15.129    u_stopwatch_core/tick_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 u_stopwatch_core/tick_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/tick_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 2.213ns (49.078%)  route 2.296ns (50.922%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.560     5.081    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X56Y51         FDCE                                         r  u_stopwatch_core/tick_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  u_stopwatch_core/tick_counter_reg[5]/Q
                         net (fo=2, routed)           0.959     6.558    u_stopwatch_core/tick_counter_reg[5]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.682 f  u_stopwatch_core/ms_count[6]_i_8/O
                         net (fo=1, routed)           0.445     7.127    u_stopwatch_core/ms_count[6]_i_8_n_0
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.124     7.251 f  u_stopwatch_core/ms_count[6]_i_7/O
                         net (fo=1, routed)           0.402     7.653    u_stopwatch_core/ms_count[6]_i_7_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.777 f  u_stopwatch_core/ms_count[6]_i_3/O
                         net (fo=23, routed)          0.490     8.267    u_stopwatch_core/ms_count[6]_i_3_n_0
    SLICE_X56Y50         LUT2 (Prop_lut2_I1_O)        0.124     8.391 r  u_stopwatch_core/tick_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.391    u_stopwatch_core/tick_counter[0]_i_6_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.924 r  u_stopwatch_core/tick_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.924    u_stopwatch_core/tick_counter_reg[0]_i_2_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.041 r  u_stopwatch_core/tick_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.041    u_stopwatch_core/tick_counter_reg[4]_i_1_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.158 r  u_stopwatch_core/tick_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.158    u_stopwatch_core/tick_counter_reg[8]_i_1_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.275 r  u_stopwatch_core/tick_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.275    u_stopwatch_core/tick_counter_reg[12]_i_1_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.590 r  u_stopwatch_core/tick_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.590    u_stopwatch_core/tick_counter_reg[16]_i_1_n_4
    SLICE_X56Y54         FDCE                                         r  u_stopwatch_core/tick_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.443    14.784    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X56Y54         FDCE                                         r  u_stopwatch_core/tick_counter_reg[19]/C
                         clock pessimism              0.271    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X56Y54         FDCE (Setup_fdce_C_D)        0.109    15.129    u_stopwatch_core/tick_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 u_stopwatch_core/tick_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/tick_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 2.137ns (48.205%)  route 2.296ns (51.795%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.560     5.081    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X56Y51         FDCE                                         r  u_stopwatch_core/tick_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  u_stopwatch_core/tick_counter_reg[5]/Q
                         net (fo=2, routed)           0.959     6.558    u_stopwatch_core/tick_counter_reg[5]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.682 f  u_stopwatch_core/ms_count[6]_i_8/O
                         net (fo=1, routed)           0.445     7.127    u_stopwatch_core/ms_count[6]_i_8_n_0
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.124     7.251 f  u_stopwatch_core/ms_count[6]_i_7/O
                         net (fo=1, routed)           0.402     7.653    u_stopwatch_core/ms_count[6]_i_7_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.777 f  u_stopwatch_core/ms_count[6]_i_3/O
                         net (fo=23, routed)          0.490     8.267    u_stopwatch_core/ms_count[6]_i_3_n_0
    SLICE_X56Y50         LUT2 (Prop_lut2_I1_O)        0.124     8.391 r  u_stopwatch_core/tick_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.391    u_stopwatch_core/tick_counter[0]_i_6_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.924 r  u_stopwatch_core/tick_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.924    u_stopwatch_core/tick_counter_reg[0]_i_2_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.041 r  u_stopwatch_core/tick_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.041    u_stopwatch_core/tick_counter_reg[4]_i_1_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.158 r  u_stopwatch_core/tick_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.158    u_stopwatch_core/tick_counter_reg[8]_i_1_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.275 r  u_stopwatch_core/tick_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.275    u_stopwatch_core/tick_counter_reg[12]_i_1_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.514 r  u_stopwatch_core/tick_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.514    u_stopwatch_core/tick_counter_reg[16]_i_1_n_5
    SLICE_X56Y54         FDCE                                         r  u_stopwatch_core/tick_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.443    14.784    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X56Y54         FDCE                                         r  u_stopwatch_core/tick_counter_reg[18]/C
                         clock pessimism              0.271    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X56Y54         FDCE (Setup_fdce_C_D)        0.109    15.129    u_stopwatch_core/tick_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 u_stopwatch_core/tick_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/tick_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 2.117ns (47.970%)  route 2.296ns (52.030%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.560     5.081    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X56Y51         FDCE                                         r  u_stopwatch_core/tick_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDCE (Prop_fdce_C_Q)         0.518     5.599 f  u_stopwatch_core/tick_counter_reg[5]/Q
                         net (fo=2, routed)           0.959     6.558    u_stopwatch_core/tick_counter_reg[5]
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.682 f  u_stopwatch_core/ms_count[6]_i_8/O
                         net (fo=1, routed)           0.445     7.127    u_stopwatch_core/ms_count[6]_i_8_n_0
    SLICE_X57Y50         LUT5 (Prop_lut5_I0_O)        0.124     7.251 f  u_stopwatch_core/ms_count[6]_i_7/O
                         net (fo=1, routed)           0.402     7.653    u_stopwatch_core/ms_count[6]_i_7_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I5_O)        0.124     7.777 f  u_stopwatch_core/ms_count[6]_i_3/O
                         net (fo=23, routed)          0.490     8.267    u_stopwatch_core/ms_count[6]_i_3_n_0
    SLICE_X56Y50         LUT2 (Prop_lut2_I1_O)        0.124     8.391 r  u_stopwatch_core/tick_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.391    u_stopwatch_core/tick_counter[0]_i_6_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.924 r  u_stopwatch_core/tick_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.924    u_stopwatch_core/tick_counter_reg[0]_i_2_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.041 r  u_stopwatch_core/tick_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.041    u_stopwatch_core/tick_counter_reg[4]_i_1_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.158 r  u_stopwatch_core/tick_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.158    u_stopwatch_core/tick_counter_reg[8]_i_1_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.275 r  u_stopwatch_core/tick_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.275    u_stopwatch_core/tick_counter_reg[12]_i_1_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.494 r  u_stopwatch_core/tick_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.494    u_stopwatch_core/tick_counter_reg[16]_i_1_n_7
    SLICE_X56Y54         FDCE                                         r  u_stopwatch_core/tick_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.443    14.784    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X56Y54         FDCE                                         r  u_stopwatch_core/tick_counter_reg[16]/C
                         clock pessimism              0.271    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X56Y54         FDCE (Setup_fdce_C_D)        0.109    15.129    u_stopwatch_core/tick_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_button_debounce/DEBOUNCE_LOOP[2].r_debounced_btn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.248ns (50.429%)  route 0.244ns (49.570%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.567     1.450    u_button_debounce/clk_IBUF_BUFG
    SLICE_X54Y48         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[2].r_debounced_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDCE (Prop_fdce_C_Q)         0.148     1.598 r  u_button_debounce/DEBOUNCE_LOOP[2].r_debounced_btn_reg/Q
                         net (fo=19, routed)          0.244     1.842    u_button_debounce/DEBOUNCE_LOOP[2].r_debounced_btn
    SLICE_X54Y50         LUT4 (Prop_lut4_I2_O)        0.100     1.942 r  u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.942    u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter[9]_i_1_n_0
    SLICE_X54Y50         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.835     1.963    u_button_debounce/clk_IBUF_BUFG
    SLICE_X54Y50         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[9]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X54Y50         FDCE (Hold_fdce_C_D)         0.131     1.850    u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_button_debounce/DEBOUNCE_LOOP[2].r_debounced_btn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.246ns (50.227%)  route 0.244ns (49.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.567     1.450    u_button_debounce/clk_IBUF_BUFG
    SLICE_X54Y48         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[2].r_debounced_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDCE (Prop_fdce_C_Q)         0.148     1.598 r  u_button_debounce/DEBOUNCE_LOOP[2].r_debounced_btn_reg/Q
                         net (fo=19, routed)          0.244     1.842    u_button_debounce/DEBOUNCE_LOOP[2].r_debounced_btn
    SLICE_X54Y50         LUT4 (Prop_lut4_I2_O)        0.098     1.940 r  u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.940    u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter[11]_i_1_n_0
    SLICE_X54Y50         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.835     1.963    u_button_debounce/clk_IBUF_BUFG
    SLICE_X54Y50         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[11]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X54Y50         FDCE (Hold_fdce_C_D)         0.121     1.840    u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_button_debounce/DEBOUNCE_LOOP[2].r_debounced_btn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.249ns (46.827%)  route 0.283ns (53.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.567     1.450    u_button_debounce/clk_IBUF_BUFG
    SLICE_X54Y48         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[2].r_debounced_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDCE (Prop_fdce_C_Q)         0.148     1.598 r  u_button_debounce/DEBOUNCE_LOOP[2].r_debounced_btn_reg/Q
                         net (fo=19, routed)          0.283     1.881    u_button_debounce/DEBOUNCE_LOOP[2].r_debounced_btn
    SLICE_X54Y50         LUT4 (Prop_lut4_I2_O)        0.101     1.982 r  u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     1.982    u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter[12]_i_1_n_0
    SLICE_X54Y50         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.835     1.963    u_button_debounce/clk_IBUF_BUFG
    SLICE_X54Y50         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[12]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X54Y50         FDCE (Hold_fdce_C_D)         0.131     1.850    u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_button_debounce/DEBOUNCE_LOOP[2].r_debounced_btn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.246ns (46.525%)  route 0.283ns (53.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.567     1.450    u_button_debounce/clk_IBUF_BUFG
    SLICE_X54Y48         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[2].r_debounced_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDCE (Prop_fdce_C_Q)         0.148     1.598 r  u_button_debounce/DEBOUNCE_LOOP[2].r_debounced_btn_reg/Q
                         net (fo=19, routed)          0.283     1.881    u_button_debounce/DEBOUNCE_LOOP[2].r_debounced_btn
    SLICE_X54Y50         LUT4 (Prop_lut4_I2_O)        0.098     1.979 r  u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.979    u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter[10]_i_1_n_0
    SLICE_X54Y50         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.835     1.963    u_button_debounce/clk_IBUF_BUFG
    SLICE_X54Y50         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[10]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X54Y50         FDCE (Hold_fdce_C_D)         0.120     1.839    u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_btn_command_controller/btn_ff1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/mode_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.593     1.476    u_btn_command_controller/clk_IBUF_BUFG
    SLICE_X61Y52         FDRE                                         r  u_btn_command_controller/btn_ff1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  u_btn_command_controller/btn_ff1_reg[0]/Q
                         net (fo=4, routed)           0.110     1.728    u_btn_command_controller/btn_ff1_reg_n_0_[0]
    SLICE_X60Y52         LUT3 (Prop_lut3_I1_O)        0.048     1.776 r  u_btn_command_controller/mode_i_1/O
                         net (fo=1, routed)           0.000     1.776    u_btn_command_controller/mode_i_1_n_0
    SLICE_X60Y52         FDCE                                         r  u_btn_command_controller/mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.863     1.990    u_btn_command_controller/clk_IBUF_BUFG
    SLICE_X60Y52         FDCE                                         r  u_btn_command_controller/mode_reg/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y52         FDCE (Hold_fdce_C_D)         0.133     1.622    u_btn_command_controller/mode_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_btn_command_controller/clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_stopwatch_core/sec_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.564     1.447    u_btn_command_controller/clk_IBUF_BUFG
    SLICE_X55Y54         FDCE                                         r  u_btn_command_controller/clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  u_btn_command_controller/clear_reg/Q
                         net (fo=7, routed)           0.110     1.699    u_stopwatch_core/clear
    SLICE_X54Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.744 r  u_stopwatch_core/sec_count[5]_i_2/O
                         net (fo=1, routed)           0.000     1.744    u_stopwatch_core/sec_count[5]_i_2_n_0
    SLICE_X54Y54         FDCE                                         r  u_stopwatch_core/sec_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.834     1.962    u_stopwatch_core/clk_IBUF_BUFG
    SLICE_X54Y54         FDCE                                         r  u_stopwatch_core/sec_count_reg[5]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X54Y54         FDCE (Hold_fdce_C_D)         0.120     1.580    u_stopwatch_core/sec_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_button_debounce/DEBOUNCE_LOOP[2].btn_sync2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.211ns (37.194%)  route 0.356ns (62.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.569     1.452    u_button_debounce/clk_IBUF_BUFG
    SLICE_X56Y48         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[2].btn_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDCE (Prop_fdce_C_Q)         0.164     1.616 r  u_button_debounce/DEBOUNCE_LOOP[2].btn_sync2_reg/Q
                         net (fo=18, routed)          0.356     1.972    u_button_debounce/DEBOUNCE_LOOP[2].btn_sync2
    SLICE_X54Y51         LUT4 (Prop_lut4_I1_O)        0.047     2.019 r  u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     2.019    u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter[16]_i_1_n_0
    SLICE_X54Y51         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.835     1.963    u_button_debounce/clk_IBUF_BUFG
    SLICE_X54Y51         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[16]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X54Y51         FDCE (Hold_fdce_C_D)         0.131     1.850    u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_button_debounce/DEBOUNCE_LOOP[2].btn_sync2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.210ns (37.018%)  route 0.357ns (62.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.569     1.452    u_button_debounce/clk_IBUF_BUFG
    SLICE_X56Y48         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[2].btn_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDCE (Prop_fdce_C_Q)         0.164     1.616 r  u_button_debounce/DEBOUNCE_LOOP[2].btn_sync2_reg/Q
                         net (fo=18, routed)          0.357     1.973    u_button_debounce/DEBOUNCE_LOOP[2].btn_sync2
    SLICE_X54Y51         LUT4 (Prop_lut4_I1_O)        0.046     2.019 r  u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.019    u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter[15]_i_1_n_0
    SLICE_X54Y51         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.835     1.963    u_button_debounce/clk_IBUF_BUFG
    SLICE_X54Y51         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[15]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X54Y51         FDCE (Hold_fdce_C_D)         0.131     1.850    u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_button_debounce/DEBOUNCE_LOOP[2].btn_sync2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.209ns (36.972%)  route 0.356ns (63.028%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.569     1.452    u_button_debounce/clk_IBUF_BUFG
    SLICE_X56Y48         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[2].btn_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDCE (Prop_fdce_C_Q)         0.164     1.616 r  u_button_debounce/DEBOUNCE_LOOP[2].btn_sync2_reg/Q
                         net (fo=18, routed)          0.356     1.972    u_button_debounce/DEBOUNCE_LOOP[2].btn_sync2
    SLICE_X54Y51         LUT4 (Prop_lut4_I1_O)        0.045     2.017 r  u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     2.017    u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter[14]_i_1_n_0
    SLICE_X54Y51         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.835     1.963    u_button_debounce/clk_IBUF_BUFG
    SLICE_X54Y51         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[14]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X54Y51         FDCE (Hold_fdce_C_D)         0.121     1.840    u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_button_debounce/DEBOUNCE_LOOP[2].btn_sync2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.907%)  route 0.357ns (63.093%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.569     1.452    u_button_debounce/clk_IBUF_BUFG
    SLICE_X56Y48         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[2].btn_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDCE (Prop_fdce_C_Q)         0.164     1.616 r  u_button_debounce/DEBOUNCE_LOOP[2].btn_sync2_reg/Q
                         net (fo=18, routed)          0.357     1.973    u_button_debounce/DEBOUNCE_LOOP[2].btn_sync2
    SLICE_X54Y51         LUT4 (Prop_lut4_I1_O)        0.045     2.018 r  u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     2.018    u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter[13]_i_1_n_0
    SLICE_X54Y51         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.835     1.963    u_button_debounce/clk_IBUF_BUFG
    SLICE_X54Y51         FDCE                                         r  u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[13]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X54Y51         FDCE (Hold_fdce_C_D)         0.120     1.839    u_button_debounce/DEBOUNCE_LOOP[2].debounce_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y52   u_btn_command_controller/btn_ff1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y51   u_btn_command_controller/btn_ff1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y52   u_btn_command_controller/btn_ff1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y52   u_btn_command_controller/btn_ff2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y52   u_btn_command_controller/btn_ff2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y54   u_btn_command_controller/btn_ff2_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y54   u_btn_command_controller/clear_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y52   u_btn_command_controller/is_running_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y52   u_btn_command_controller/mode_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y52   u_btn_command_controller/btn_ff1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y52   u_btn_command_controller/btn_ff1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y51   u_btn_command_controller/btn_ff1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y51   u_btn_command_controller/btn_ff1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y52   u_btn_command_controller/btn_ff1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y52   u_btn_command_controller/btn_ff1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y52   u_btn_command_controller/btn_ff2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y52   u_btn_command_controller/btn_ff2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y52   u_btn_command_controller/btn_ff2_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y52   u_btn_command_controller/btn_ff2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y52   u_btn_command_controller/btn_ff1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y52   u_btn_command_controller/btn_ff1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y51   u_btn_command_controller/btn_ff1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y51   u_btn_command_controller/btn_ff1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y52   u_btn_command_controller/btn_ff1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y52   u_btn_command_controller/btn_ff1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y52   u_btn_command_controller/btn_ff2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y52   u_btn_command_controller/btn_ff2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y52   u_btn_command_controller/btn_ff2_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y52   u_btn_command_controller/btn_ff2_reg[1]/C



