INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hc tp v s nghip/Semicon/SPI/SPI.srcs/sources_1/new/Clock_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hc tp v s nghip/Semicon/SPI/SPI.srcs/sim_1/new/Clock_Generator_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_Generator_tb
