`include "define.sv";


module Icache1 (/*AUTOARG*/);

   //default 8set ;cacheline 64 bytes;4 way
   
   input                          clk;
   input                          rstn;
   //from pc
   input [`ADDR_WIDTH-1:0]         pc;
   input                          pc_valid;
   //to stage 2
   output logic                   tos2_valid;
   output logic [`ADDR_WIDTH-1:0]  tos2_pc;
   output logic [`CACHELINE_WIDTH-1:0] tos2_data[0:3];
   output logic [19:0] 		      tos2_tag[0:3];
   //update when hit
   input 			      hit_valid;
   input [$clog2(`CACHE_SET)-1:0]      hit_set;
   input [1:0] 			      hit_way;
   //from MHSR when miss to refill
   input 			      refill_valid;
   input [$clog2(`CACHE_SET)-1:0]      refill_set;
   input [`CACHE_TAG_WIDTH-1:0] 	      refill_tag;
   input [`CACHELINE_WIDTH-1:0] 	      refill_data;

   
   logic [`CACHELINE_WIDTH-1:0] 	      reg_way1[0:`CACHE_SET-1];
   logic [`CACHELINE_WIDTH-1:0] 	      reg_way2[0:`CACHE_SET-1];
   logic [`CACHELINE_WIDTH-1:0] 	      reg_way3[0:`CACHE_SET-1];
   logic [`CACHELINE_WIDTH-1:0] 	      reg_way4[0:`CACHE_SET-1];
   

   








endmodule
