
STM32F407.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000094f8  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  08009680  08009680  0000a680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080096d4  080096d4  0000b120  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080096d4  080096d4  0000a6d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080096dc  080096dc  0000b120  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080096dc  080096dc  0000a6dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080096e0  080096e0  0000a6e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000120  20000000  080096e4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b120  2**0
                  CONTENTS
 10 .bss          00000b24  20000120  20000120  0000b120  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000c44  20000c44  0000b120  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b120  2**0
                  CONTENTS, READONLY
 13 .debug_info   000169df  00000000  00000000  0000b150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003904  00000000  00000000  00021b2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012b8  00000000  00000000  00025438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e3b  00000000  00000000  000266f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000243aa  00000000  00000000  0002752b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017a77  00000000  00000000  0004b8d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cf4c1  00000000  00000000  0006334c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013280d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004eac  00000000  00000000  00132850  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000053  00000000  00000000  001376fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000120 	.word	0x20000120
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08009668 	.word	0x08009668

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000124 	.word	0x20000124
 80001c4:	08009668 	.word	0x08009668

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2iz>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 800096c:	d215      	bcs.n	800099a <__aeabi_d2iz+0x36>
 800096e:	d511      	bpl.n	8000994 <__aeabi_d2iz+0x30>
 8000970:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000974:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000978:	d912      	bls.n	80009a0 <__aeabi_d2iz+0x3c>
 800097a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800097e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000982:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000986:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800098a:	fa23 f002 	lsr.w	r0, r3, r2
 800098e:	bf18      	it	ne
 8000990:	4240      	negne	r0, r0
 8000992:	4770      	bx	lr
 8000994:	f04f 0000 	mov.w	r0, #0
 8000998:	4770      	bx	lr
 800099a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800099e:	d105      	bne.n	80009ac <__aeabi_d2iz+0x48>
 80009a0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80009a4:	bf08      	it	eq
 80009a6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80009aa:	4770      	bx	lr
 80009ac:	f04f 0000 	mov.w	r0, #0
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop

080009b4 <__aeabi_uldivmod>:
 80009b4:	b953      	cbnz	r3, 80009cc <__aeabi_uldivmod+0x18>
 80009b6:	b94a      	cbnz	r2, 80009cc <__aeabi_uldivmod+0x18>
 80009b8:	2900      	cmp	r1, #0
 80009ba:	bf08      	it	eq
 80009bc:	2800      	cmpeq	r0, #0
 80009be:	bf1c      	itt	ne
 80009c0:	f04f 31ff 	movne.w	r1, #4294967295
 80009c4:	f04f 30ff 	movne.w	r0, #4294967295
 80009c8:	f000 b988 	b.w	8000cdc <__aeabi_idiv0>
 80009cc:	f1ad 0c08 	sub.w	ip, sp, #8
 80009d0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009d4:	f000 f806 	bl	80009e4 <__udivmoddi4>
 80009d8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009e0:	b004      	add	sp, #16
 80009e2:	4770      	bx	lr

080009e4 <__udivmoddi4>:
 80009e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009e8:	9d08      	ldr	r5, [sp, #32]
 80009ea:	468e      	mov	lr, r1
 80009ec:	4604      	mov	r4, r0
 80009ee:	4688      	mov	r8, r1
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d14a      	bne.n	8000a8a <__udivmoddi4+0xa6>
 80009f4:	428a      	cmp	r2, r1
 80009f6:	4617      	mov	r7, r2
 80009f8:	d962      	bls.n	8000ac0 <__udivmoddi4+0xdc>
 80009fa:	fab2 f682 	clz	r6, r2
 80009fe:	b14e      	cbz	r6, 8000a14 <__udivmoddi4+0x30>
 8000a00:	f1c6 0320 	rsb	r3, r6, #32
 8000a04:	fa01 f806 	lsl.w	r8, r1, r6
 8000a08:	fa20 f303 	lsr.w	r3, r0, r3
 8000a0c:	40b7      	lsls	r7, r6
 8000a0e:	ea43 0808 	orr.w	r8, r3, r8
 8000a12:	40b4      	lsls	r4, r6
 8000a14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a18:	fa1f fc87 	uxth.w	ip, r7
 8000a1c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000a20:	0c23      	lsrs	r3, r4, #16
 8000a22:	fb0e 8811 	mls	r8, lr, r1, r8
 8000a26:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a2a:	fb01 f20c 	mul.w	r2, r1, ip
 8000a2e:	429a      	cmp	r2, r3
 8000a30:	d909      	bls.n	8000a46 <__udivmoddi4+0x62>
 8000a32:	18fb      	adds	r3, r7, r3
 8000a34:	f101 30ff 	add.w	r0, r1, #4294967295
 8000a38:	f080 80ea 	bcs.w	8000c10 <__udivmoddi4+0x22c>
 8000a3c:	429a      	cmp	r2, r3
 8000a3e:	f240 80e7 	bls.w	8000c10 <__udivmoddi4+0x22c>
 8000a42:	3902      	subs	r1, #2
 8000a44:	443b      	add	r3, r7
 8000a46:	1a9a      	subs	r2, r3, r2
 8000a48:	b2a3      	uxth	r3, r4
 8000a4a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000a4e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000a52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a56:	fb00 fc0c 	mul.w	ip, r0, ip
 8000a5a:	459c      	cmp	ip, r3
 8000a5c:	d909      	bls.n	8000a72 <__udivmoddi4+0x8e>
 8000a5e:	18fb      	adds	r3, r7, r3
 8000a60:	f100 32ff 	add.w	r2, r0, #4294967295
 8000a64:	f080 80d6 	bcs.w	8000c14 <__udivmoddi4+0x230>
 8000a68:	459c      	cmp	ip, r3
 8000a6a:	f240 80d3 	bls.w	8000c14 <__udivmoddi4+0x230>
 8000a6e:	443b      	add	r3, r7
 8000a70:	3802      	subs	r0, #2
 8000a72:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000a76:	eba3 030c 	sub.w	r3, r3, ip
 8000a7a:	2100      	movs	r1, #0
 8000a7c:	b11d      	cbz	r5, 8000a86 <__udivmoddi4+0xa2>
 8000a7e:	40f3      	lsrs	r3, r6
 8000a80:	2200      	movs	r2, #0
 8000a82:	e9c5 3200 	strd	r3, r2, [r5]
 8000a86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a8a:	428b      	cmp	r3, r1
 8000a8c:	d905      	bls.n	8000a9a <__udivmoddi4+0xb6>
 8000a8e:	b10d      	cbz	r5, 8000a94 <__udivmoddi4+0xb0>
 8000a90:	e9c5 0100 	strd	r0, r1, [r5]
 8000a94:	2100      	movs	r1, #0
 8000a96:	4608      	mov	r0, r1
 8000a98:	e7f5      	b.n	8000a86 <__udivmoddi4+0xa2>
 8000a9a:	fab3 f183 	clz	r1, r3
 8000a9e:	2900      	cmp	r1, #0
 8000aa0:	d146      	bne.n	8000b30 <__udivmoddi4+0x14c>
 8000aa2:	4573      	cmp	r3, lr
 8000aa4:	d302      	bcc.n	8000aac <__udivmoddi4+0xc8>
 8000aa6:	4282      	cmp	r2, r0
 8000aa8:	f200 8105 	bhi.w	8000cb6 <__udivmoddi4+0x2d2>
 8000aac:	1a84      	subs	r4, r0, r2
 8000aae:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ab2:	2001      	movs	r0, #1
 8000ab4:	4690      	mov	r8, r2
 8000ab6:	2d00      	cmp	r5, #0
 8000ab8:	d0e5      	beq.n	8000a86 <__udivmoddi4+0xa2>
 8000aba:	e9c5 4800 	strd	r4, r8, [r5]
 8000abe:	e7e2      	b.n	8000a86 <__udivmoddi4+0xa2>
 8000ac0:	2a00      	cmp	r2, #0
 8000ac2:	f000 8090 	beq.w	8000be6 <__udivmoddi4+0x202>
 8000ac6:	fab2 f682 	clz	r6, r2
 8000aca:	2e00      	cmp	r6, #0
 8000acc:	f040 80a4 	bne.w	8000c18 <__udivmoddi4+0x234>
 8000ad0:	1a8a      	subs	r2, r1, r2
 8000ad2:	0c03      	lsrs	r3, r0, #16
 8000ad4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ad8:	b280      	uxth	r0, r0
 8000ada:	b2bc      	uxth	r4, r7
 8000adc:	2101      	movs	r1, #1
 8000ade:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ae2:	fb0e 221c 	mls	r2, lr, ip, r2
 8000ae6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000aea:	fb04 f20c 	mul.w	r2, r4, ip
 8000aee:	429a      	cmp	r2, r3
 8000af0:	d907      	bls.n	8000b02 <__udivmoddi4+0x11e>
 8000af2:	18fb      	adds	r3, r7, r3
 8000af4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000af8:	d202      	bcs.n	8000b00 <__udivmoddi4+0x11c>
 8000afa:	429a      	cmp	r2, r3
 8000afc:	f200 80e0 	bhi.w	8000cc0 <__udivmoddi4+0x2dc>
 8000b00:	46c4      	mov	ip, r8
 8000b02:	1a9b      	subs	r3, r3, r2
 8000b04:	fbb3 f2fe 	udiv	r2, r3, lr
 8000b08:	fb0e 3312 	mls	r3, lr, r2, r3
 8000b0c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000b10:	fb02 f404 	mul.w	r4, r2, r4
 8000b14:	429c      	cmp	r4, r3
 8000b16:	d907      	bls.n	8000b28 <__udivmoddi4+0x144>
 8000b18:	18fb      	adds	r3, r7, r3
 8000b1a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000b1e:	d202      	bcs.n	8000b26 <__udivmoddi4+0x142>
 8000b20:	429c      	cmp	r4, r3
 8000b22:	f200 80ca 	bhi.w	8000cba <__udivmoddi4+0x2d6>
 8000b26:	4602      	mov	r2, r0
 8000b28:	1b1b      	subs	r3, r3, r4
 8000b2a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000b2e:	e7a5      	b.n	8000a7c <__udivmoddi4+0x98>
 8000b30:	f1c1 0620 	rsb	r6, r1, #32
 8000b34:	408b      	lsls	r3, r1
 8000b36:	fa22 f706 	lsr.w	r7, r2, r6
 8000b3a:	431f      	orrs	r7, r3
 8000b3c:	fa0e f401 	lsl.w	r4, lr, r1
 8000b40:	fa20 f306 	lsr.w	r3, r0, r6
 8000b44:	fa2e fe06 	lsr.w	lr, lr, r6
 8000b48:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000b4c:	4323      	orrs	r3, r4
 8000b4e:	fa00 f801 	lsl.w	r8, r0, r1
 8000b52:	fa1f fc87 	uxth.w	ip, r7
 8000b56:	fbbe f0f9 	udiv	r0, lr, r9
 8000b5a:	0c1c      	lsrs	r4, r3, #16
 8000b5c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000b60:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000b64:	fb00 fe0c 	mul.w	lr, r0, ip
 8000b68:	45a6      	cmp	lr, r4
 8000b6a:	fa02 f201 	lsl.w	r2, r2, r1
 8000b6e:	d909      	bls.n	8000b84 <__udivmoddi4+0x1a0>
 8000b70:	193c      	adds	r4, r7, r4
 8000b72:	f100 3aff 	add.w	sl, r0, #4294967295
 8000b76:	f080 809c 	bcs.w	8000cb2 <__udivmoddi4+0x2ce>
 8000b7a:	45a6      	cmp	lr, r4
 8000b7c:	f240 8099 	bls.w	8000cb2 <__udivmoddi4+0x2ce>
 8000b80:	3802      	subs	r0, #2
 8000b82:	443c      	add	r4, r7
 8000b84:	eba4 040e 	sub.w	r4, r4, lr
 8000b88:	fa1f fe83 	uxth.w	lr, r3
 8000b8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000b90:	fb09 4413 	mls	r4, r9, r3, r4
 8000b94:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000b98:	fb03 fc0c 	mul.w	ip, r3, ip
 8000b9c:	45a4      	cmp	ip, r4
 8000b9e:	d908      	bls.n	8000bb2 <__udivmoddi4+0x1ce>
 8000ba0:	193c      	adds	r4, r7, r4
 8000ba2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ba6:	f080 8082 	bcs.w	8000cae <__udivmoddi4+0x2ca>
 8000baa:	45a4      	cmp	ip, r4
 8000bac:	d97f      	bls.n	8000cae <__udivmoddi4+0x2ca>
 8000bae:	3b02      	subs	r3, #2
 8000bb0:	443c      	add	r4, r7
 8000bb2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000bb6:	eba4 040c 	sub.w	r4, r4, ip
 8000bba:	fba0 ec02 	umull	lr, ip, r0, r2
 8000bbe:	4564      	cmp	r4, ip
 8000bc0:	4673      	mov	r3, lr
 8000bc2:	46e1      	mov	r9, ip
 8000bc4:	d362      	bcc.n	8000c8c <__udivmoddi4+0x2a8>
 8000bc6:	d05f      	beq.n	8000c88 <__udivmoddi4+0x2a4>
 8000bc8:	b15d      	cbz	r5, 8000be2 <__udivmoddi4+0x1fe>
 8000bca:	ebb8 0203 	subs.w	r2, r8, r3
 8000bce:	eb64 0409 	sbc.w	r4, r4, r9
 8000bd2:	fa04 f606 	lsl.w	r6, r4, r6
 8000bd6:	fa22 f301 	lsr.w	r3, r2, r1
 8000bda:	431e      	orrs	r6, r3
 8000bdc:	40cc      	lsrs	r4, r1
 8000bde:	e9c5 6400 	strd	r6, r4, [r5]
 8000be2:	2100      	movs	r1, #0
 8000be4:	e74f      	b.n	8000a86 <__udivmoddi4+0xa2>
 8000be6:	fbb1 fcf2 	udiv	ip, r1, r2
 8000bea:	0c01      	lsrs	r1, r0, #16
 8000bec:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000bf0:	b280      	uxth	r0, r0
 8000bf2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000bf6:	463b      	mov	r3, r7
 8000bf8:	4638      	mov	r0, r7
 8000bfa:	463c      	mov	r4, r7
 8000bfc:	46b8      	mov	r8, r7
 8000bfe:	46be      	mov	lr, r7
 8000c00:	2620      	movs	r6, #32
 8000c02:	fbb1 f1f7 	udiv	r1, r1, r7
 8000c06:	eba2 0208 	sub.w	r2, r2, r8
 8000c0a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000c0e:	e766      	b.n	8000ade <__udivmoddi4+0xfa>
 8000c10:	4601      	mov	r1, r0
 8000c12:	e718      	b.n	8000a46 <__udivmoddi4+0x62>
 8000c14:	4610      	mov	r0, r2
 8000c16:	e72c      	b.n	8000a72 <__udivmoddi4+0x8e>
 8000c18:	f1c6 0220 	rsb	r2, r6, #32
 8000c1c:	fa2e f302 	lsr.w	r3, lr, r2
 8000c20:	40b7      	lsls	r7, r6
 8000c22:	40b1      	lsls	r1, r6
 8000c24:	fa20 f202 	lsr.w	r2, r0, r2
 8000c28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c2c:	430a      	orrs	r2, r1
 8000c2e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000c32:	b2bc      	uxth	r4, r7
 8000c34:	fb0e 3318 	mls	r3, lr, r8, r3
 8000c38:	0c11      	lsrs	r1, r2, #16
 8000c3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c3e:	fb08 f904 	mul.w	r9, r8, r4
 8000c42:	40b0      	lsls	r0, r6
 8000c44:	4589      	cmp	r9, r1
 8000c46:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000c4a:	b280      	uxth	r0, r0
 8000c4c:	d93e      	bls.n	8000ccc <__udivmoddi4+0x2e8>
 8000c4e:	1879      	adds	r1, r7, r1
 8000c50:	f108 3cff 	add.w	ip, r8, #4294967295
 8000c54:	d201      	bcs.n	8000c5a <__udivmoddi4+0x276>
 8000c56:	4589      	cmp	r9, r1
 8000c58:	d81f      	bhi.n	8000c9a <__udivmoddi4+0x2b6>
 8000c5a:	eba1 0109 	sub.w	r1, r1, r9
 8000c5e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c62:	fb09 f804 	mul.w	r8, r9, r4
 8000c66:	fb0e 1119 	mls	r1, lr, r9, r1
 8000c6a:	b292      	uxth	r2, r2
 8000c6c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000c70:	4542      	cmp	r2, r8
 8000c72:	d229      	bcs.n	8000cc8 <__udivmoddi4+0x2e4>
 8000c74:	18ba      	adds	r2, r7, r2
 8000c76:	f109 31ff 	add.w	r1, r9, #4294967295
 8000c7a:	d2c4      	bcs.n	8000c06 <__udivmoddi4+0x222>
 8000c7c:	4542      	cmp	r2, r8
 8000c7e:	d2c2      	bcs.n	8000c06 <__udivmoddi4+0x222>
 8000c80:	f1a9 0102 	sub.w	r1, r9, #2
 8000c84:	443a      	add	r2, r7
 8000c86:	e7be      	b.n	8000c06 <__udivmoddi4+0x222>
 8000c88:	45f0      	cmp	r8, lr
 8000c8a:	d29d      	bcs.n	8000bc8 <__udivmoddi4+0x1e4>
 8000c8c:	ebbe 0302 	subs.w	r3, lr, r2
 8000c90:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000c94:	3801      	subs	r0, #1
 8000c96:	46e1      	mov	r9, ip
 8000c98:	e796      	b.n	8000bc8 <__udivmoddi4+0x1e4>
 8000c9a:	eba7 0909 	sub.w	r9, r7, r9
 8000c9e:	4449      	add	r1, r9
 8000ca0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ca4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ca8:	fb09 f804 	mul.w	r8, r9, r4
 8000cac:	e7db      	b.n	8000c66 <__udivmoddi4+0x282>
 8000cae:	4673      	mov	r3, lr
 8000cb0:	e77f      	b.n	8000bb2 <__udivmoddi4+0x1ce>
 8000cb2:	4650      	mov	r0, sl
 8000cb4:	e766      	b.n	8000b84 <__udivmoddi4+0x1a0>
 8000cb6:	4608      	mov	r0, r1
 8000cb8:	e6fd      	b.n	8000ab6 <__udivmoddi4+0xd2>
 8000cba:	443b      	add	r3, r7
 8000cbc:	3a02      	subs	r2, #2
 8000cbe:	e733      	b.n	8000b28 <__udivmoddi4+0x144>
 8000cc0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000cc4:	443b      	add	r3, r7
 8000cc6:	e71c      	b.n	8000b02 <__udivmoddi4+0x11e>
 8000cc8:	4649      	mov	r1, r9
 8000cca:	e79c      	b.n	8000c06 <__udivmoddi4+0x222>
 8000ccc:	eba1 0109 	sub.w	r1, r1, r9
 8000cd0:	46c4      	mov	ip, r8
 8000cd2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cd6:	fb09 f804 	mul.w	r8, r9, r4
 8000cda:	e7c4      	b.n	8000c66 <__udivmoddi4+0x282>

08000cdc <__aeabi_idiv0>:
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop

08000ce0 <LIS3DSH_WriteIO>:

//Functions definitions
//Private functions
//1. Write IO
void LIS3DSH_WriteIO(uint8_t reg, uint8_t *dataW, uint8_t size)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b084      	sub	sp, #16
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	6039      	str	r1, [r7, #0]
 8000cea:	71fb      	strb	r3, [r7, #7]
 8000cec:	4613      	mov	r3, r2
 8000cee:	71bb      	strb	r3, [r7, #6]
	uint8_t spiReg = reg;
 8000cf0:	79fb      	ldrb	r3, [r7, #7]
 8000cf2:	73fb      	strb	r3, [r7, #15]
	//Enable CS
	_LIS3DHS_CS_ENBALE;
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	2108      	movs	r1, #8
 8000cf8:	480c      	ldr	r0, [pc, #48]	@ (8000d2c <LIS3DSH_WriteIO+0x4c>)
 8000cfa:	f001 fab3 	bl	8002264 <HAL_GPIO_WritePin>
	//set register value
	HAL_SPI_Transmit(&accSPI_Handle, &spiReg, 1, 10);
 8000cfe:	f107 010f 	add.w	r1, r7, #15
 8000d02:	230a      	movs	r3, #10
 8000d04:	2201      	movs	r2, #1
 8000d06:	480a      	ldr	r0, [pc, #40]	@ (8000d30 <LIS3DSH_WriteIO+0x50>)
 8000d08:	f003 ff89 	bl	8004c1e <HAL_SPI_Transmit>
	//Transmit data
	HAL_SPI_Transmit(&accSPI_Handle, dataW, size, 10);
 8000d0c:	79bb      	ldrb	r3, [r7, #6]
 8000d0e:	b29a      	uxth	r2, r3
 8000d10:	230a      	movs	r3, #10
 8000d12:	6839      	ldr	r1, [r7, #0]
 8000d14:	4806      	ldr	r0, [pc, #24]	@ (8000d30 <LIS3DSH_WriteIO+0x50>)
 8000d16:	f003 ff82 	bl	8004c1e <HAL_SPI_Transmit>
	//Disable CS
	_LIS3DHS_CS_DISABLE;
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	2108      	movs	r1, #8
 8000d1e:	4803      	ldr	r0, [pc, #12]	@ (8000d2c <LIS3DSH_WriteIO+0x4c>)
 8000d20:	f001 faa0 	bl	8002264 <HAL_GPIO_WritePin>
}
 8000d24:	bf00      	nop
 8000d26:	3710      	adds	r7, #16
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	40021000 	.word	0x40021000
 8000d30:	2000013c 	.word	0x2000013c

08000d34 <LIS3DSH_ReadIO>:
//2. Read IO
void LIS3DSH_ReadIO(uint8_t reg, uint8_t *dataR, uint8_t size)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b084      	sub	sp, #16
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	6039      	str	r1, [r7, #0]
 8000d3e:	71fb      	strb	r3, [r7, #7]
 8000d40:	4613      	mov	r3, r2
 8000d42:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[4];
	spiBuf[0] = reg | 0x80;
 8000d44:	79fb      	ldrb	r3, [r7, #7]
 8000d46:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000d4a:	b2db      	uxtb	r3, r3
 8000d4c:	723b      	strb	r3, [r7, #8]
	//Enable CS
	_LIS3DHS_CS_ENBALE;
 8000d4e:	2200      	movs	r2, #0
 8000d50:	2108      	movs	r1, #8
 8000d52:	4818      	ldr	r0, [pc, #96]	@ (8000db4 <LIS3DSH_ReadIO+0x80>)
 8000d54:	f001 fa86 	bl	8002264 <HAL_GPIO_WritePin>
	//set register value
	HAL_SPI_Transmit(&accSPI_Handle, spiBuf, 1, 10);
 8000d58:	f107 0108 	add.w	r1, r7, #8
 8000d5c:	230a      	movs	r3, #10
 8000d5e:	2201      	movs	r2, #1
 8000d60:	4815      	ldr	r0, [pc, #84]	@ (8000db8 <LIS3DSH_ReadIO+0x84>)
 8000d62:	f003 ff5c 	bl	8004c1e <HAL_SPI_Transmit>
	//Transmit data
	HAL_SPI_Receive(&accSPI_Handle, spiBuf, size, 10);
 8000d66:	79bb      	ldrb	r3, [r7, #6]
 8000d68:	b29a      	uxth	r2, r3
 8000d6a:	f107 0108 	add.w	r1, r7, #8
 8000d6e:	230a      	movs	r3, #10
 8000d70:	4811      	ldr	r0, [pc, #68]	@ (8000db8 <LIS3DSH_ReadIO+0x84>)
 8000d72:	f004 f898 	bl	8004ea6 <HAL_SPI_Receive>
	//Disable CS
	_LIS3DHS_CS_DISABLE;
 8000d76:	2201      	movs	r2, #1
 8000d78:	2108      	movs	r1, #8
 8000d7a:	480e      	ldr	r0, [pc, #56]	@ (8000db4 <LIS3DSH_ReadIO+0x80>)
 8000d7c:	f001 fa72 	bl	8002264 <HAL_GPIO_WritePin>
	
	for(uint8_t i=0; i<(size&0x3); i++)
 8000d80:	2300      	movs	r3, #0
 8000d82:	73fb      	strb	r3, [r7, #15]
 8000d84:	e00b      	b.n	8000d9e <LIS3DSH_ReadIO+0x6a>
	{
		dataR[i] = spiBuf[i];
 8000d86:	7bfa      	ldrb	r2, [r7, #15]
 8000d88:	7bfb      	ldrb	r3, [r7, #15]
 8000d8a:	6839      	ldr	r1, [r7, #0]
 8000d8c:	440b      	add	r3, r1
 8000d8e:	3210      	adds	r2, #16
 8000d90:	443a      	add	r2, r7
 8000d92:	f812 2c08 	ldrb.w	r2, [r2, #-8]
 8000d96:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=0; i<(size&0x3); i++)
 8000d98:	7bfb      	ldrb	r3, [r7, #15]
 8000d9a:	3301      	adds	r3, #1
 8000d9c:	73fb      	strb	r3, [r7, #15]
 8000d9e:	7bfa      	ldrb	r2, [r7, #15]
 8000da0:	79bb      	ldrb	r3, [r7, #6]
 8000da2:	f003 0303 	and.w	r3, r3, #3
 8000da6:	429a      	cmp	r2, r3
 8000da8:	dbed      	blt.n	8000d86 <LIS3DSH_ReadIO+0x52>
	}
}
 8000daa:	bf00      	nop
 8000dac:	bf00      	nop
 8000dae:	3710      	adds	r7, #16
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	40021000 	.word	0x40021000
 8000db8:	2000013c 	.word	0x2000013c

08000dbc <LIS3DSH_Init>:


//1. Accelerometer initialise function
void LIS3DSH_Init(SPI_HandleTypeDef *accSPI, LIS3DSH_InitTypeDef *accInitDef)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b084      	sub	sp, #16
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
 8000dc4:	6039      	str	r1, [r7, #0]
	uint8_t spiData = 0;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	73fb      	strb	r3, [r7, #15]
	
	memcpy(&accSPI_Handle, accSPI, sizeof(*accSPI));
 8000dca:	2258      	movs	r2, #88	@ 0x58
 8000dcc:	6879      	ldr	r1, [r7, #4]
 8000dce:	485b      	ldr	r0, [pc, #364]	@ (8000f3c <LIS3DSH_Init+0x180>)
 8000dd0:	f008 fc3c 	bl	800964c <memcpy>
	//** 1. Enable Axes and Output Data Rate **//
	//Set CTRL REG4 settings value
	spiData |= (accInitDef->enableAxes & 0x07);		//Enable Axes
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	78db      	ldrb	r3, [r3, #3]
 8000dd8:	b25b      	sxtb	r3, r3
 8000dda:	f003 0307 	and.w	r3, r3, #7
 8000dde:	b25a      	sxtb	r2, r3
 8000de0:	7bfb      	ldrb	r3, [r7, #15]
 8000de2:	b25b      	sxtb	r3, r3
 8000de4:	4313      	orrs	r3, r2
 8000de6:	b25b      	sxtb	r3, r3
 8000de8:	b2db      	uxtb	r3, r3
 8000dea:	73fb      	strb	r3, [r7, #15]
	spiData |= (accInitDef->dataRate & 0xF0);			//Output Data Rate
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	b25b      	sxtb	r3, r3
 8000df2:	f023 030f 	bic.w	r3, r3, #15
 8000df6:	b25a      	sxtb	r2, r3
 8000df8:	7bfb      	ldrb	r3, [r7, #15]
 8000dfa:	b25b      	sxtb	r3, r3
 8000dfc:	4313      	orrs	r3, r2
 8000dfe:	b25b      	sxtb	r3, r3
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	73fb      	strb	r3, [r7, #15]
	//Write to accelerometer
	LIS3DSH_WriteIO(LIS3DSH_CTRL_REG4_ADDR, &spiData, 1);
 8000e04:	f107 030f 	add.w	r3, r7, #15
 8000e08:	2201      	movs	r2, #1
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	2020      	movs	r0, #32
 8000e0e:	f7ff ff67 	bl	8000ce0 <LIS3DSH_WriteIO>
	
	//** 2. Full-Scale selection, Anti-aliasing BW, self test and 4-wire SPI **//
	spiData = 0;
 8000e12:	2300      	movs	r3, #0
 8000e14:	73fb      	strb	r3, [r7, #15]
	spiData |= (accInitDef->antiAliasingBW & 0xC0);		//Anti-aliasing BW
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	789b      	ldrb	r3, [r3, #2]
 8000e1a:	b25b      	sxtb	r3, r3
 8000e1c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000e20:	b25a      	sxtb	r2, r3
 8000e22:	7bfb      	ldrb	r3, [r7, #15]
 8000e24:	b25b      	sxtb	r3, r3
 8000e26:	4313      	orrs	r3, r2
 8000e28:	b25b      	sxtb	r3, r3
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	73fb      	strb	r3, [r7, #15]
	spiData |= (accInitDef->fullScale & 0x38);				//Full-Scale
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	785b      	ldrb	r3, [r3, #1]
 8000e32:	b25b      	sxtb	r3, r3
 8000e34:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8000e38:	b25a      	sxtb	r2, r3
 8000e3a:	7bfb      	ldrb	r3, [r7, #15]
 8000e3c:	b25b      	sxtb	r3, r3
 8000e3e:	4313      	orrs	r3, r2
 8000e40:	b25b      	sxtb	r3, r3
 8000e42:	b2db      	uxtb	r3, r3
 8000e44:	73fb      	strb	r3, [r7, #15]
	//Write to accelerometer
	LIS3DSH_WriteIO(LIS3DSH_CTRL_REG5_ADDR, &spiData, 1);
 8000e46:	f107 030f 	add.w	r3, r7, #15
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	2024      	movs	r0, #36	@ 0x24
 8000e50:	f7ff ff46 	bl	8000ce0 <LIS3DSH_WriteIO>
	
	//** 3. Interrupt Configuration **//
	if(accInitDef->interruptEnable)
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	791b      	ldrb	r3, [r3, #4]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d008      	beq.n	8000e6e <LIS3DSH_Init+0xb2>
	{
		spiData = 0x88;
 8000e5c:	2388      	movs	r3, #136	@ 0x88
 8000e5e:	73fb      	strb	r3, [r7, #15]
		//Write to accelerometer
		LIS3DSH_WriteIO(LIS3DSH_CTRL_REG3_ADDR, &spiData, 1);
 8000e60:	f107 030f 	add.w	r3, r7, #15
 8000e64:	2201      	movs	r2, #1
 8000e66:	4619      	mov	r1, r3
 8000e68:	2023      	movs	r0, #35	@ 0x23
 8000e6a:	f7ff ff39 	bl	8000ce0 <LIS3DSH_WriteIO>
	}
	
	//Assign sensor sensitivity (based on Full-Scale)
	switch(accInitDef->fullScale)
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	785b      	ldrb	r3, [r3, #1]
 8000e72:	2b20      	cmp	r3, #32
 8000e74:	d858      	bhi.n	8000f28 <LIS3DSH_Init+0x16c>
 8000e76:	a201      	add	r2, pc, #4	@ (adr r2, 8000e7c <LIS3DSH_Init+0xc0>)
 8000e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e7c:	08000f01 	.word	0x08000f01
 8000e80:	08000f29 	.word	0x08000f29
 8000e84:	08000f29 	.word	0x08000f29
 8000e88:	08000f29 	.word	0x08000f29
 8000e8c:	08000f29 	.word	0x08000f29
 8000e90:	08000f29 	.word	0x08000f29
 8000e94:	08000f29 	.word	0x08000f29
 8000e98:	08000f29 	.word	0x08000f29
 8000e9c:	08000f09 	.word	0x08000f09
 8000ea0:	08000f29 	.word	0x08000f29
 8000ea4:	08000f29 	.word	0x08000f29
 8000ea8:	08000f29 	.word	0x08000f29
 8000eac:	08000f29 	.word	0x08000f29
 8000eb0:	08000f29 	.word	0x08000f29
 8000eb4:	08000f29 	.word	0x08000f29
 8000eb8:	08000f29 	.word	0x08000f29
 8000ebc:	08000f11 	.word	0x08000f11
 8000ec0:	08000f29 	.word	0x08000f29
 8000ec4:	08000f29 	.word	0x08000f29
 8000ec8:	08000f29 	.word	0x08000f29
 8000ecc:	08000f29 	.word	0x08000f29
 8000ed0:	08000f29 	.word	0x08000f29
 8000ed4:	08000f29 	.word	0x08000f29
 8000ed8:	08000f29 	.word	0x08000f29
 8000edc:	08000f19 	.word	0x08000f19
 8000ee0:	08000f29 	.word	0x08000f29
 8000ee4:	08000f29 	.word	0x08000f29
 8000ee8:	08000f29 	.word	0x08000f29
 8000eec:	08000f29 	.word	0x08000f29
 8000ef0:	08000f29 	.word	0x08000f29
 8000ef4:	08000f29 	.word	0x08000f29
 8000ef8:	08000f29 	.word	0x08000f29
 8000efc:	08000f21 	.word	0x08000f21
	{
		case LIS3DSH_FULLSCALE_2:
			lis3dsh_Sensitivity = LIS3DSH_SENSITIVITY_0_06G;
 8000f00:	4b0f      	ldr	r3, [pc, #60]	@ (8000f40 <LIS3DSH_Init+0x184>)
 8000f02:	4a10      	ldr	r2, [pc, #64]	@ (8000f44 <LIS3DSH_Init+0x188>)
 8000f04:	601a      	str	r2, [r3, #0]
			break;
 8000f06:	e00f      	b.n	8000f28 <LIS3DSH_Init+0x16c>
		
		case LIS3DSH_FULLSCALE_4:
			lis3dsh_Sensitivity = LIS3DSH_SENSITIVITY_0_12G;
 8000f08:	4b0d      	ldr	r3, [pc, #52]	@ (8000f40 <LIS3DSH_Init+0x184>)
 8000f0a:	4a0f      	ldr	r2, [pc, #60]	@ (8000f48 <LIS3DSH_Init+0x18c>)
 8000f0c:	601a      	str	r2, [r3, #0]
			break;
 8000f0e:	e00b      	b.n	8000f28 <LIS3DSH_Init+0x16c>
		
		case LIS3DSH_FULLSCALE_6:
			lis3dsh_Sensitivity = LIS3DSH_SENSITIVITY_0_18G;
 8000f10:	4b0b      	ldr	r3, [pc, #44]	@ (8000f40 <LIS3DSH_Init+0x184>)
 8000f12:	4a0e      	ldr	r2, [pc, #56]	@ (8000f4c <LIS3DSH_Init+0x190>)
 8000f14:	601a      	str	r2, [r3, #0]
			break;
 8000f16:	e007      	b.n	8000f28 <LIS3DSH_Init+0x16c>
		
		case LIS3DSH_FULLSCALE_8:
			lis3dsh_Sensitivity = LIS3DSH_SENSITIVITY_0_24G;
 8000f18:	4b09      	ldr	r3, [pc, #36]	@ (8000f40 <LIS3DSH_Init+0x184>)
 8000f1a:	4a0d      	ldr	r2, [pc, #52]	@ (8000f50 <LIS3DSH_Init+0x194>)
 8000f1c:	601a      	str	r2, [r3, #0]
			break;
 8000f1e:	e003      	b.n	8000f28 <LIS3DSH_Init+0x16c>
		
		case LIS3DSH_FULLSCALE_16:
			lis3dsh_Sensitivity = LIS3DSH_SENSITIVITY_0_73G;
 8000f20:	4b07      	ldr	r3, [pc, #28]	@ (8000f40 <LIS3DSH_Init+0x184>)
 8000f22:	4a0c      	ldr	r2, [pc, #48]	@ (8000f54 <LIS3DSH_Init+0x198>)
 8000f24:	601a      	str	r2, [r3, #0]
			break;
 8000f26:	bf00      	nop
	}
	_LIS3DHS_CS_DISABLE;
 8000f28:	2201      	movs	r2, #1
 8000f2a:	2108      	movs	r1, #8
 8000f2c:	480a      	ldr	r0, [pc, #40]	@ (8000f58 <LIS3DSH_Init+0x19c>)
 8000f2e:	f001 f999 	bl	8002264 <HAL_GPIO_WritePin>
}
 8000f32:	bf00      	nop
 8000f34:	3710      	adds	r7, #16
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	2000013c 	.word	0x2000013c
 8000f40:	20000000 	.word	0x20000000
 8000f44:	3d75c28f 	.word	0x3d75c28f
 8000f48:	3df5c28f 	.word	0x3df5c28f
 8000f4c:	3e3851ec 	.word	0x3e3851ec
 8000f50:	3e75c28f 	.word	0x3e75c28f
 8000f54:	3f3ae148 	.word	0x3f3ae148
 8000f58:	40021000 	.word	0x40021000

08000f5c <LIS3DSH_GetDataRaw>:
//2. Get Accelerometer raw data
LIS3DSH_DataRaw LIS3DSH_GetDataRaw(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b086      	sub	sp, #24
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
	uint8_t spiBuf[2];
	LIS3DSH_DataRaw tempDataRaw;
	//Read X data
	LIS3DSH_ReadIO(LIS3DSH_OUT_X_L_ADDR, spiBuf, 2);
 8000f64:	f107 0314 	add.w	r3, r7, #20
 8000f68:	2202      	movs	r2, #2
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	2028      	movs	r0, #40	@ 0x28
 8000f6e:	f7ff fee1 	bl	8000d34 <LIS3DSH_ReadIO>
	tempDataRaw.x = ((spiBuf[1] << 8) + spiBuf[0]);
 8000f72:	7d7b      	ldrb	r3, [r7, #21]
 8000f74:	021b      	lsls	r3, r3, #8
 8000f76:	b29b      	uxth	r3, r3
 8000f78:	7d3a      	ldrb	r2, [r7, #20]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	b29b      	uxth	r3, r3
 8000f7e:	b21b      	sxth	r3, r3
 8000f80:	81bb      	strh	r3, [r7, #12]
	
	//Read Y data
	LIS3DSH_ReadIO(LIS3DSH_OUT_Y_L_ADDR, spiBuf, 2);
 8000f82:	f107 0314 	add.w	r3, r7, #20
 8000f86:	2202      	movs	r2, #2
 8000f88:	4619      	mov	r1, r3
 8000f8a:	202a      	movs	r0, #42	@ 0x2a
 8000f8c:	f7ff fed2 	bl	8000d34 <LIS3DSH_ReadIO>
	tempDataRaw.y = ((spiBuf[1] << 8) + spiBuf[0]);
 8000f90:	7d7b      	ldrb	r3, [r7, #21]
 8000f92:	021b      	lsls	r3, r3, #8
 8000f94:	b29b      	uxth	r3, r3
 8000f96:	7d3a      	ldrb	r2, [r7, #20]
 8000f98:	4413      	add	r3, r2
 8000f9a:	b29b      	uxth	r3, r3
 8000f9c:	b21b      	sxth	r3, r3
 8000f9e:	81fb      	strh	r3, [r7, #14]
	
	//Read Z data
	LIS3DSH_ReadIO(LIS3DSH_OUT_Z_L_ADDR, spiBuf, 2);
 8000fa0:	f107 0314 	add.w	r3, r7, #20
 8000fa4:	2202      	movs	r2, #2
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	202c      	movs	r0, #44	@ 0x2c
 8000faa:	f7ff fec3 	bl	8000d34 <LIS3DSH_ReadIO>
	tempDataRaw.z = ((spiBuf[1] << 8) + spiBuf[0]);
 8000fae:	7d7b      	ldrb	r3, [r7, #21]
 8000fb0:	021b      	lsls	r3, r3, #8
 8000fb2:	b29b      	uxth	r3, r3
 8000fb4:	7d3a      	ldrb	r2, [r7, #20]
 8000fb6:	4413      	add	r3, r2
 8000fb8:	b29b      	uxth	r3, r3
 8000fba:	b21b      	sxth	r3, r3
 8000fbc:	823b      	strh	r3, [r7, #16]
	
	return tempDataRaw;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	f107 030c 	add.w	r3, r7, #12
 8000fc6:	6818      	ldr	r0, [r3, #0]
 8000fc8:	6010      	str	r0, [r2, #0]
 8000fca:	889b      	ldrh	r3, [r3, #4]
 8000fcc:	8093      	strh	r3, [r2, #4]
	
}
 8000fce:	6878      	ldr	r0, [r7, #4]
 8000fd0:	3718      	adds	r7, #24
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
	...

08000fd8 <LIS3DSH_GetDataLinearScaled>:
	
	return tempScaledData;
}
//Linear scaling
LIS3DSH_DataLinearScaled LIS3DSH_GetDataLinearScaled(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
	//Read raw data
	LIS3DSH_DataRaw tempRawData = LIS3DSH_GetDataRaw();;
 8000fde:	1d3b      	adds	r3, r7, #4
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f7ff ffbb 	bl	8000f5c <LIS3DSH_GetDataRaw>
	//Scale data and return
	LIS3DSH_DataLinearScaled tempScaledData;
	tempScaledData.x = (int8_t)((float)tempRawData.x / 65535.0 * 255.0);
 8000fe6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000fea:	ee07 3a90 	vmov	s15, r3
 8000fee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ff2:	ee17 0a90 	vmov	r0, s15
 8000ff6:	f7ff fa4b 	bl	8000490 <__aeabi_f2d>
 8000ffa:	a339      	add	r3, pc, #228	@ (adr r3, 80010e0 <LIS3DSH_GetDataLinearScaled+0x108>)
 8000ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001000:	f7ff fbc8 	bl	8000794 <__aeabi_ddiv>
 8001004:	4602      	mov	r2, r0
 8001006:	460b      	mov	r3, r1
 8001008:	4610      	mov	r0, r2
 800100a:	4619      	mov	r1, r3
 800100c:	a336      	add	r3, pc, #216	@ (adr r3, 80010e8 <LIS3DSH_GetDataLinearScaled+0x110>)
 800100e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001012:	f7ff fa95 	bl	8000540 <__aeabi_dmul>
 8001016:	4602      	mov	r2, r0
 8001018:	460b      	mov	r3, r1
 800101a:	4610      	mov	r0, r2
 800101c:	4619      	mov	r1, r3
 800101e:	f7ff fca1 	bl	8000964 <__aeabi_d2iz>
 8001022:	4603      	mov	r3, r0
 8001024:	b25b      	sxtb	r3, r3
 8001026:	703b      	strb	r3, [r7, #0]
	tempScaledData.y = (int8_t)((float)tempRawData.y / 65535.0 * 255.0);
 8001028:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800102c:	ee07 3a90 	vmov	s15, r3
 8001030:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001034:	ee17 0a90 	vmov	r0, s15
 8001038:	f7ff fa2a 	bl	8000490 <__aeabi_f2d>
 800103c:	a328      	add	r3, pc, #160	@ (adr r3, 80010e0 <LIS3DSH_GetDataLinearScaled+0x108>)
 800103e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001042:	f7ff fba7 	bl	8000794 <__aeabi_ddiv>
 8001046:	4602      	mov	r2, r0
 8001048:	460b      	mov	r3, r1
 800104a:	4610      	mov	r0, r2
 800104c:	4619      	mov	r1, r3
 800104e:	a326      	add	r3, pc, #152	@ (adr r3, 80010e8 <LIS3DSH_GetDataLinearScaled+0x110>)
 8001050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001054:	f7ff fa74 	bl	8000540 <__aeabi_dmul>
 8001058:	4602      	mov	r2, r0
 800105a:	460b      	mov	r3, r1
 800105c:	4610      	mov	r0, r2
 800105e:	4619      	mov	r1, r3
 8001060:	f7ff fc80 	bl	8000964 <__aeabi_d2iz>
 8001064:	4603      	mov	r3, r0
 8001066:	b25b      	sxtb	r3, r3
 8001068:	707b      	strb	r3, [r7, #1]
	tempScaledData.z = (int8_t)((float)tempRawData.z / 65535.0 * 255.0);
 800106a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800106e:	ee07 3a90 	vmov	s15, r3
 8001072:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001076:	ee17 0a90 	vmov	r0, s15
 800107a:	f7ff fa09 	bl	8000490 <__aeabi_f2d>
 800107e:	a318      	add	r3, pc, #96	@ (adr r3, 80010e0 <LIS3DSH_GetDataLinearScaled+0x108>)
 8001080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001084:	f7ff fb86 	bl	8000794 <__aeabi_ddiv>
 8001088:	4602      	mov	r2, r0
 800108a:	460b      	mov	r3, r1
 800108c:	4610      	mov	r0, r2
 800108e:	4619      	mov	r1, r3
 8001090:	a315      	add	r3, pc, #84	@ (adr r3, 80010e8 <LIS3DSH_GetDataLinearScaled+0x110>)
 8001092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001096:	f7ff fa53 	bl	8000540 <__aeabi_dmul>
 800109a:	4602      	mov	r2, r0
 800109c:	460b      	mov	r3, r1
 800109e:	4610      	mov	r0, r2
 80010a0:	4619      	mov	r1, r3
 80010a2:	f7ff fc5f 	bl	8000964 <__aeabi_d2iz>
 80010a6:	4603      	mov	r3, r0
 80010a8:	b25b      	sxtb	r3, r3
 80010aa:	70bb      	strb	r3, [r7, #2]

//	tempScaledData.x = (int8_t)(tempRawData.x >>8);
//	tempScaledData.y = (int8_t)(tempRawData.y >>8);
//	tempScaledData.z = (int8_t)(tempRawData.z >>8);

	return tempScaledData;
 80010ac:	f107 030c 	add.w	r3, r7, #12
 80010b0:	463a      	mov	r2, r7
 80010b2:	6812      	ldr	r2, [r2, #0]
 80010b4:	4611      	mov	r1, r2
 80010b6:	8019      	strh	r1, [r3, #0]
 80010b8:	3302      	adds	r3, #2
 80010ba:	0c12      	lsrs	r2, r2, #16
 80010bc:	701a      	strb	r2, [r3, #0]
 80010be:	2300      	movs	r3, #0
 80010c0:	7b3a      	ldrb	r2, [r7, #12]
 80010c2:	f362 0307 	bfi	r3, r2, #0, #8
 80010c6:	7b7a      	ldrb	r2, [r7, #13]
 80010c8:	f362 230f 	bfi	r3, r2, #8, #8
 80010cc:	7bba      	ldrb	r2, [r7, #14]
 80010ce:	f362 4317 	bfi	r3, r2, #16, #8
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	3710      	adds	r7, #16
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	f3af 8000 	nop.w
 80010e0:	00000000 	.word	0x00000000
 80010e4:	40efffe0 	.word	0x40efffe0
 80010e8:	00000000 	.word	0x00000000
 80010ec:	406fe000 	.word	0x406fe000

080010f0 <LIS3DSH_PollDRDY>:
//4. Poll for Data Ready
bool LIS3DSH_PollDRDY(uint32_t msTimeout)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
	uint8_t Acc_status;
	uint32_t startTick = HAL_GetTick();
 80010f8:	f000 fdd6 	bl	8001ca8 <HAL_GetTick>
 80010fc:	60f8      	str	r0, [r7, #12]
	do
	{
		//Read status register with a timeout
		LIS3DSH_ReadIO(0x27, &Acc_status, 1);
 80010fe:	f107 030b 	add.w	r3, r7, #11
 8001102:	2201      	movs	r2, #1
 8001104:	4619      	mov	r1, r3
 8001106:	2027      	movs	r0, #39	@ 0x27
 8001108:	f7ff fe14 	bl	8000d34 <LIS3DSH_ReadIO>
		if(Acc_status & 0x07)break;
 800110c:	7afb      	ldrb	r3, [r7, #11]
 800110e:	f003 0307 	and.w	r3, r3, #7
 8001112:	2b00      	cmp	r3, #0
 8001114:	d10d      	bne.n	8001132 <LIS3DSH_PollDRDY+0x42>
		
	}while((Acc_status & 0x07)==0 && (HAL_GetTick() - startTick) < msTimeout);
 8001116:	7afb      	ldrb	r3, [r7, #11]
 8001118:	f003 0307 	and.w	r3, r3, #7
 800111c:	2b00      	cmp	r3, #0
 800111e:	d109      	bne.n	8001134 <LIS3DSH_PollDRDY+0x44>
 8001120:	f000 fdc2 	bl	8001ca8 <HAL_GetTick>
 8001124:	4602      	mov	r2, r0
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	1ad3      	subs	r3, r2, r3
 800112a:	687a      	ldr	r2, [r7, #4]
 800112c:	429a      	cmp	r2, r3
 800112e:	d8e6      	bhi.n	80010fe <LIS3DSH_PollDRDY+0xe>
 8001130:	e000      	b.n	8001134 <LIS3DSH_PollDRDY+0x44>
		if(Acc_status & 0x07)break;
 8001132:	bf00      	nop
	if(Acc_status & 0x07)
 8001134:	7afb      	ldrb	r3, [r7, #11]
 8001136:	f003 0307 	and.w	r3, r3, #7
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <LIS3DSH_PollDRDY+0x52>
	{
		return true;
 800113e:	2301      	movs	r3, #1
 8001140:	e000      	b.n	8001144 <LIS3DSH_PollDRDY+0x54>
	}
	return false;
 8001142:	2300      	movs	r3, #0
	
}
 8001144:	4618      	mov	r0, r3
 8001146:	3710      	adds	r7, #16
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}

0800114c <HAL_GPIO_EXTI_Callback>:
volatile uint8_t button_flag =0;
char timeStr[20];
char dateStr[20];

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN)
{
 800114c:	b480      	push	{r7}
 800114e:	b083      	sub	sp, #12
 8001150:	af00      	add	r7, sp, #0
 8001152:	4603      	mov	r3, r0
 8001154:	80fb      	strh	r3, [r7, #6]
    if (GPIO_PIN == GPIO_PIN_0)  // Nt nhn trn PIN 0
 8001156:	88fb      	ldrh	r3, [r7, #6]
 8001158:	2b01      	cmp	r3, #1
 800115a:	d102      	bne.n	8001162 <HAL_GPIO_EXTI_Callback+0x16>
    {
    	button_flag = 1;
 800115c:	4b04      	ldr	r3, [pc, #16]	@ (8001170 <HAL_GPIO_EXTI_Callback+0x24>)
 800115e:	2201      	movs	r2, #1
 8001160:	701a      	strb	r2, [r3, #0]
    }
}
 8001162:	bf00      	nop
 8001164:	370c      	adds	r7, #12
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	20000194 	.word	0x20000194

08001174 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001174:	b590      	push	{r4, r7, lr}
 8001176:	b087      	sub	sp, #28
 8001178:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800117a:	f000 fd2f 	bl	8001bdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800117e:	f000 f90d 	bl	800139c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001182:	2300      	movs	r3, #0
 8001184:	60bb      	str	r3, [r7, #8]
 8001186:	4b7b      	ldr	r3, [pc, #492]	@ (8001374 <main+0x200>)
 8001188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800118a:	4a7a      	ldr	r2, [pc, #488]	@ (8001374 <main+0x200>)
 800118c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001190:	6413      	str	r3, [r2, #64]	@ 0x40
 8001192:	4b78      	ldr	r3, [pc, #480]	@ (8001374 <main+0x200>)
 8001194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001196:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800119a:	60bb      	str	r3, [r7, #8]
 800119c:	68bb      	ldr	r3, [r7, #8]
  HAL_PWR_EnableBkUpAccess();
 800119e:	f002 facd 	bl	800373c <HAL_PWR_EnableBkUpAccess>

  /* Select HSE divided by 8  1 MHz for RTC (common on STM32F4 Nucleo/Discovery) */
  __HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_HSE_DIV8);
 80011a2:	4b74      	ldr	r3, [pc, #464]	@ (8001374 <main+0x200>)
 80011a4:	689b      	ldr	r3, [r3, #8]
 80011a6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80011aa:	4a72      	ldr	r2, [pc, #456]	@ (8001374 <main+0x200>)
 80011ac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80011b0:	6093      	str	r3, [r2, #8]
 80011b2:	4b70      	ldr	r3, [pc, #448]	@ (8001374 <main+0x200>)
 80011b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80011b6:	4a6f      	ldr	r2, [pc, #444]	@ (8001374 <main+0x200>)
 80011b8:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80011bc:	6713      	str	r3, [r2, #112]	@ 0x70

  /* Or if your HAL version uses the generic: */
  // __HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_HSE);

  __HAL_RCC_RTC_ENABLE();
 80011be:	4b6e      	ldr	r3, [pc, #440]	@ (8001378 <main+0x204>)
 80011c0:	2201      	movs	r2, #1
 80011c2:	601a      	str	r2, [r3, #0]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011c4:	f000 fa42 	bl	800164c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80011c8:	f000 fa16 	bl	80015f8 <MX_USART2_UART_Init>
  MX_RTC_Init();
 80011cc:	f000 f952 	bl	8001474 <MX_RTC_Init>
  MX_USB_DEVICE_Init();
 80011d0:	f007 fdd8 	bl	8008d84 <MX_USB_DEVICE_Init>
  MX_SPI1_Init();
 80011d4:	f000 f9da 	bl	800158c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
//  if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x2346)
//  {
      set_time(15, 54, 0);
 80011d8:	2200      	movs	r2, #0
 80011da:	2136      	movs	r1, #54	@ 0x36
 80011dc:	200f      	movs	r0, #15
 80011de:	f000 fadd 	bl	800179c <set_time>
      set_date(25, 1, 7, RTC_WEEKDAY_WEDNESDAY);
 80011e2:	2303      	movs	r3, #3
 80011e4:	2207      	movs	r2, #7
 80011e6:	2101      	movs	r1, #1
 80011e8:	2019      	movs	r0, #25
 80011ea:	f000 fb05 	bl	80017f8 <set_date>
//      HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x2346);  // Mark as initialized
//  }

  /* Set alarm to 15:55:00 on the current date */
  RTC_DateTypeDef currentDate;
  HAL_RTC_GetDate(&hrtc, &currentDate, RTC_FORMAT_BIN);
 80011ee:	f107 030c 	add.w	r3, r7, #12
 80011f2:	2200      	movs	r2, #0
 80011f4:	4619      	mov	r1, r3
 80011f6:	4861      	ldr	r0, [pc, #388]	@ (800137c <main+0x208>)
 80011f8:	f003 f9cd 	bl	8004596 <HAL_RTC_GetDate>
  set_alarm(15, 55, 0, currentDate.Date);
 80011fc:	7bbb      	ldrb	r3, [r7, #14]
 80011fe:	2200      	movs	r2, #0
 8001200:	2137      	movs	r1, #55	@ 0x37
 8001202:	200f      	movs	r0, #15
 8001204:	f000 fb2a 	bl	800185c <set_alarm>
  myAccConfigDef.dataRate = LIS3DSH_DATARATE_12_5   ;
 8001208:	2330      	movs	r3, #48	@ 0x30
 800120a:	743b      	strb	r3, [r7, #16]
  myAccConfigDef.fullScale = LIS3DSH_FULLSCALE_2;
 800120c:	2300      	movs	r3, #0
 800120e:	747b      	strb	r3, [r7, #17]
  myAccConfigDef.antiAliasingBW = LIS3DSH_FILTER_BW_50;
 8001210:	23c0      	movs	r3, #192	@ 0xc0
 8001212:	74bb      	strb	r3, [r7, #18]
  myAccConfigDef.enableAxes = LIS3DSH_XYZ_ENABLE;
 8001214:	2307      	movs	r3, #7
 8001216:	74fb      	strb	r3, [r7, #19]
  myAccConfigDef.interruptEnable =  false;
 8001218:	2300      	movs	r3, #0
 800121a:	753b      	strb	r3, [r7, #20]

  LIS3DSH_Init(&hspi1, &myAccConfigDef);
 800121c:	f107 0310 	add.w	r3, r7, #16
 8001220:	4619      	mov	r1, r3
 8001222:	4857      	ldr	r0, [pc, #348]	@ (8001380 <main+0x20c>)
 8001224:	f7ff fdca 	bl	8000dbc <LIS3DSH_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  if(LIS3DSH_PollDRDY(1000)== true){
 8001228:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800122c:	f7ff ff60 	bl	80010f0 <LIS3DSH_PollDRDY>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d016      	beq.n	8001264 <main+0xf0>
		  myData = LIS3DSH_GetDataLinearScaled();
 8001236:	f7ff fecf 	bl	8000fd8 <LIS3DSH_GetDataLinearScaled>
 800123a:	4602      	mov	r2, r0
 800123c:	4b51      	ldr	r3, [pc, #324]	@ (8001384 <main+0x210>)
 800123e:	4611      	mov	r1, r2
 8001240:	7019      	strb	r1, [r3, #0]
 8001242:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8001246:	7059      	strb	r1, [r3, #1]
 8001248:	f3c2 4207 	ubfx	r2, r2, #16, #8
 800124c:	709a      	strb	r2, [r3, #2]
		  myDataRaw = LIS3DSH_GetDataRaw();
 800124e:	4c4e      	ldr	r4, [pc, #312]	@ (8001388 <main+0x214>)
 8001250:	463b      	mov	r3, r7
 8001252:	4618      	mov	r0, r3
 8001254:	f7ff fe82 	bl	8000f5c <LIS3DSH_GetDataRaw>
 8001258:	4622      	mov	r2, r4
 800125a:	463b      	mov	r3, r7
 800125c:	6818      	ldr	r0, [r3, #0]
 800125e:	6010      	str	r0, [r2, #0]
 8001260:	889b      	ldrh	r3, [r3, #4]
 8001262:	8093      	strh	r3, [r2, #4]
//		  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
	  }
	  if(myDataRaw.x < 0){
 8001264:	4b48      	ldr	r3, [pc, #288]	@ (8001388 <main+0x214>)
 8001266:	f9b3 3000 	ldrsh.w	r3, [r3]
 800126a:	2b00      	cmp	r3, #0
 800126c:	da0c      	bge.n	8001288 <main+0x114>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 1);
 800126e:	2201      	movs	r2, #1
 8001270:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001274:	4845      	ldr	r0, [pc, #276]	@ (800138c <main+0x218>)
 8001276:	f000 fff5 	bl	8002264 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, 0);
 800127a:	2200      	movs	r2, #0
 800127c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001280:	4842      	ldr	r0, [pc, #264]	@ (800138c <main+0x218>)
 8001282:	f000 ffef 	bl	8002264 <HAL_GPIO_WritePin>
 8001286:	e00b      	b.n	80012a0 <main+0x12c>
	  }
	  else{
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 0);
 8001288:	2200      	movs	r2, #0
 800128a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800128e:	483f      	ldr	r0, [pc, #252]	@ (800138c <main+0x218>)
 8001290:	f000 ffe8 	bl	8002264 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, 1);
 8001294:	2201      	movs	r2, #1
 8001296:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800129a:	483c      	ldr	r0, [pc, #240]	@ (800138c <main+0x218>)
 800129c:	f000 ffe2 	bl	8002264 <HAL_GPIO_WritePin>
	  }
	  if(myDataRaw.y < 0){
 80012a0:	4b39      	ldr	r3, [pc, #228]	@ (8001388 <main+0x214>)
 80012a2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	da0c      	bge.n	80012c4 <main+0x150>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 1);
 80012aa:	2201      	movs	r2, #1
 80012ac:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80012b0:	4836      	ldr	r0, [pc, #216]	@ (800138c <main+0x218>)
 80012b2:	f000 ffd7 	bl	8002264 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, 0);
 80012b6:	2200      	movs	r2, #0
 80012b8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012bc:	4833      	ldr	r0, [pc, #204]	@ (800138c <main+0x218>)
 80012be:	f000 ffd1 	bl	8002264 <HAL_GPIO_WritePin>
 80012c2:	e00b      	b.n	80012dc <main+0x168>
	  }
	  else{
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 0);
 80012c4:	2200      	movs	r2, #0
 80012c6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80012ca:	4830      	ldr	r0, [pc, #192]	@ (800138c <main+0x218>)
 80012cc:	f000 ffca 	bl	8002264 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, 1);
 80012d0:	2201      	movs	r2, #1
 80012d2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012d6:	482d      	ldr	r0, [pc, #180]	@ (800138c <main+0x218>)
 80012d8:	f000 ffc4 	bl	8002264 <HAL_GPIO_WritePin>
	  }
	  if((myData.x > 20 || myData.x < -20)){
 80012dc:	4b29      	ldr	r3, [pc, #164]	@ (8001384 <main+0x210>)
 80012de:	f993 3000 	ldrsb.w	r3, [r3]
 80012e2:	2b14      	cmp	r3, #20
 80012e4:	dc05      	bgt.n	80012f2 <main+0x17e>
 80012e6:	4b27      	ldr	r3, [pc, #156]	@ (8001384 <main+0x210>)
 80012e8:	f993 3000 	ldrsb.w	r3, [r3]
 80012ec:	f113 0f14 	cmn.w	r3, #20
 80012f0:	da05      	bge.n	80012fe <main+0x18a>
		  mousehid.mouse_x = myData.x;
 80012f2:	4b24      	ldr	r3, [pc, #144]	@ (8001384 <main+0x210>)
 80012f4:	f993 2000 	ldrsb.w	r2, [r3]
 80012f8:	4b25      	ldr	r3, [pc, #148]	@ (8001390 <main+0x21c>)
 80012fa:	705a      	strb	r2, [r3, #1]
 80012fc:	e002      	b.n	8001304 <main+0x190>
	  }
	  else mousehid.mouse_x = 0;
 80012fe:	4b24      	ldr	r3, [pc, #144]	@ (8001390 <main+0x21c>)
 8001300:	2200      	movs	r2, #0
 8001302:	705a      	strb	r2, [r3, #1]
	  if((myData.y > 20 || myData.y < -20)){
 8001304:	4b1f      	ldr	r3, [pc, #124]	@ (8001384 <main+0x210>)
 8001306:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800130a:	2b14      	cmp	r3, #20
 800130c:	dc05      	bgt.n	800131a <main+0x1a6>
 800130e:	4b1d      	ldr	r3, [pc, #116]	@ (8001384 <main+0x210>)
 8001310:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001314:	f113 0f14 	cmn.w	r3, #20
 8001318:	da05      	bge.n	8001326 <main+0x1b2>
		  mousehid.mouse_y = myData.y;
 800131a:	4b1a      	ldr	r3, [pc, #104]	@ (8001384 <main+0x210>)
 800131c:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8001320:	4b1b      	ldr	r3, [pc, #108]	@ (8001390 <main+0x21c>)
 8001322:	709a      	strb	r2, [r3, #2]
 8001324:	e002      	b.n	800132c <main+0x1b8>
	  }
	  else mousehid.mouse_y = 0;
 8001326:	4b1a      	ldr	r3, [pc, #104]	@ (8001390 <main+0x21c>)
 8001328:	2200      	movs	r2, #0
 800132a:	709a      	strb	r2, [r3, #2]

	  if (button_flag == 1){
 800132c:	4b19      	ldr	r3, [pc, #100]	@ (8001394 <main+0x220>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	b2db      	uxtb	r3, r3
 8001332:	2b01      	cmp	r3, #1
 8001334:	d115      	bne.n	8001362 <main+0x1ee>
		  mousehid.button = 1;
 8001336:	4b16      	ldr	r3, [pc, #88]	@ (8001390 <main+0x21c>)
 8001338:	2201      	movs	r2, #1
 800133a:	701a      	strb	r2, [r3, #0]
		  USBD_HID_SendReport(&hUsbDeviceFS, &mousehid, sizeof(mousehid));
 800133c:	2204      	movs	r2, #4
 800133e:	4914      	ldr	r1, [pc, #80]	@ (8001390 <main+0x21c>)
 8001340:	4815      	ldr	r0, [pc, #84]	@ (8001398 <main+0x224>)
 8001342:	f006 f97d 	bl	8007640 <USBD_HID_SendReport>
		  HAL_Delay(50);
 8001346:	2032      	movs	r0, #50	@ 0x32
 8001348:	f000 fcba 	bl	8001cc0 <HAL_Delay>
		  mousehid.button = 0;
 800134c:	4b10      	ldr	r3, [pc, #64]	@ (8001390 <main+0x21c>)
 800134e:	2200      	movs	r2, #0
 8001350:	701a      	strb	r2, [r3, #0]
		  USBD_HID_SendReport(&hUsbDeviceFS, &mousehid, sizeof(mousehid));
 8001352:	2204      	movs	r2, #4
 8001354:	490e      	ldr	r1, [pc, #56]	@ (8001390 <main+0x21c>)
 8001356:	4810      	ldr	r0, [pc, #64]	@ (8001398 <main+0x224>)
 8001358:	f006 f972 	bl	8007640 <USBD_HID_SendReport>
		  button_flag =0;
 800135c:	4b0d      	ldr	r3, [pc, #52]	@ (8001394 <main+0x220>)
 800135e:	2200      	movs	r2, #0
 8001360:	701a      	strb	r2, [r3, #0]
	  }

	  USBD_HID_SendReport(&hUsbDeviceFS, &mousehid, sizeof(mousehid));
 8001362:	2204      	movs	r2, #4
 8001364:	490a      	ldr	r1, [pc, #40]	@ (8001390 <main+0x21c>)
 8001366:	480c      	ldr	r0, [pc, #48]	@ (8001398 <main+0x224>)
 8001368:	f006 f96a 	bl	8007640 <USBD_HID_SendReport>
	  HAL_Delay(10);
 800136c:	200a      	movs	r0, #10
 800136e:	f000 fca7 	bl	8001cc0 <HAL_Delay>
  {
 8001372:	e759      	b.n	8001228 <main+0xb4>
 8001374:	40023800 	.word	0x40023800
 8001378:	42470e3c 	.word	0x42470e3c
 800137c:	20000198 	.word	0x20000198
 8001380:	200001b8 	.word	0x200001b8
 8001384:	2000025c 	.word	0x2000025c
 8001388:	20000260 	.word	0x20000260
 800138c:	40020c00 	.word	0x40020c00
 8001390:	20000258 	.word	0x20000258
 8001394:	20000194 	.word	0x20000194
 8001398:	20000270 	.word	0x20000270

0800139c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b094      	sub	sp, #80	@ 0x50
 80013a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013a2:	f107 0320 	add.w	r3, r7, #32
 80013a6:	2230      	movs	r2, #48	@ 0x30
 80013a8:	2100      	movs	r1, #0
 80013aa:	4618      	mov	r0, r3
 80013ac:	f008 f922 	bl	80095f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013b0:	f107 030c 	add.w	r3, r7, #12
 80013b4:	2200      	movs	r2, #0
 80013b6:	601a      	str	r2, [r3, #0]
 80013b8:	605a      	str	r2, [r3, #4]
 80013ba:	609a      	str	r2, [r3, #8]
 80013bc:	60da      	str	r2, [r3, #12]
 80013be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013c0:	2300      	movs	r3, #0
 80013c2:	60bb      	str	r3, [r7, #8]
 80013c4:	4b29      	ldr	r3, [pc, #164]	@ (800146c <SystemClock_Config+0xd0>)
 80013c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c8:	4a28      	ldr	r2, [pc, #160]	@ (800146c <SystemClock_Config+0xd0>)
 80013ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80013d0:	4b26      	ldr	r3, [pc, #152]	@ (800146c <SystemClock_Config+0xd0>)
 80013d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013d8:	60bb      	str	r3, [r7, #8]
 80013da:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013dc:	2300      	movs	r3, #0
 80013de:	607b      	str	r3, [r7, #4]
 80013e0:	4b23      	ldr	r3, [pc, #140]	@ (8001470 <SystemClock_Config+0xd4>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a22      	ldr	r2, [pc, #136]	@ (8001470 <SystemClock_Config+0xd4>)
 80013e6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013ea:	6013      	str	r3, [r2, #0]
 80013ec:	4b20      	ldr	r3, [pc, #128]	@ (8001470 <SystemClock_Config+0xd4>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013f4:	607b      	str	r3, [r7, #4]
 80013f6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80013f8:	2309      	movs	r3, #9
 80013fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013fc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001400:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001402:	2301      	movs	r3, #1
 8001404:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001406:	2302      	movs	r3, #2
 8001408:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800140a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800140e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001410:	2304      	movs	r3, #4
 8001412:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001414:	23a8      	movs	r3, #168	@ 0xa8
 8001416:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001418:	2302      	movs	r3, #2
 800141a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800141c:	2307      	movs	r3, #7
 800141e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001420:	f107 0320 	add.w	r3, r7, #32
 8001424:	4618      	mov	r0, r3
 8001426:	f002 f99d 	bl	8003764 <HAL_RCC_OscConfig>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001430:	f000 fa5e 	bl	80018f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001434:	230f      	movs	r3, #15
 8001436:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001438:	2302      	movs	r3, #2
 800143a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800143c:	2300      	movs	r3, #0
 800143e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001440:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001444:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001446:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800144a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800144c:	f107 030c 	add.w	r3, r7, #12
 8001450:	2105      	movs	r1, #5
 8001452:	4618      	mov	r0, r3
 8001454:	f002 fbfe 	bl	8003c54 <HAL_RCC_ClockConfig>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800145e:	f000 fa47 	bl	80018f0 <Error_Handler>
  }
}
 8001462:	bf00      	nop
 8001464:	3750      	adds	r7, #80	@ 0x50
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	40023800 	.word	0x40023800
 8001470:	40007000 	.word	0x40007000

08001474 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b090      	sub	sp, #64	@ 0x40
 8001478:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800147a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800147e:	2200      	movs	r2, #0
 8001480:	601a      	str	r2, [r3, #0]
 8001482:	605a      	str	r2, [r3, #4]
 8001484:	609a      	str	r2, [r3, #8]
 8001486:	60da      	str	r2, [r3, #12]
 8001488:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800148a:	2300      	movs	r3, #0
 800148c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 800148e:	463b      	mov	r3, r7
 8001490:	2228      	movs	r2, #40	@ 0x28
 8001492:	2100      	movs	r1, #0
 8001494:	4618      	mov	r0, r3
 8001496:	f008 f8ad 	bl	80095f4 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800149a:	4b3a      	ldr	r3, [pc, #232]	@ (8001584 <MX_RTC_Init+0x110>)
 800149c:	4a3a      	ldr	r2, [pc, #232]	@ (8001588 <MX_RTC_Init+0x114>)
 800149e:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80014a0:	4b38      	ldr	r3, [pc, #224]	@ (8001584 <MX_RTC_Init+0x110>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80014a6:	4b37      	ldr	r3, [pc, #220]	@ (8001584 <MX_RTC_Init+0x110>)
 80014a8:	227f      	movs	r2, #127	@ 0x7f
 80014aa:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80014ac:	4b35      	ldr	r3, [pc, #212]	@ (8001584 <MX_RTC_Init+0x110>)
 80014ae:	22ff      	movs	r2, #255	@ 0xff
 80014b0:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80014b2:	4b34      	ldr	r3, [pc, #208]	@ (8001584 <MX_RTC_Init+0x110>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80014b8:	4b32      	ldr	r3, [pc, #200]	@ (8001584 <MX_RTC_Init+0x110>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80014be:	4b31      	ldr	r3, [pc, #196]	@ (8001584 <MX_RTC_Init+0x110>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80014c4:	482f      	ldr	r0, [pc, #188]	@ (8001584 <MX_RTC_Init+0x110>)
 80014c6:	f002 fec7 	bl	8004258 <HAL_RTC_Init>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 80014d0:	f000 fa0e 	bl	80018f0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 80014d4:	2300      	movs	r3, #0
 80014d6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0;
 80014da:	2300      	movs	r3, #0
 80014dc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0;
 80014e0:	2300      	movs	r3, #0
 80014e2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80014e6:	2300      	movs	r3, #0
 80014e8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80014ea:	2300      	movs	r3, #0
 80014ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80014ee:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80014f2:	2200      	movs	r2, #0
 80014f4:	4619      	mov	r1, r3
 80014f6:	4823      	ldr	r0, [pc, #140]	@ (8001584 <MX_RTC_Init+0x110>)
 80014f8:	f002 ff2f 	bl	800435a <HAL_RTC_SetTime>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8001502:	f000 f9f5 	bl	80018f0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001506:	2301      	movs	r3, #1
 8001508:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 800150c:	2301      	movs	r3, #1
 800150e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 1;
 8001512:	2301      	movs	r3, #1
 8001514:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0;
 8001518:	2300      	movs	r3, #0
 800151a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800151e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001522:	2200      	movs	r2, #0
 8001524:	4619      	mov	r1, r3
 8001526:	4817      	ldr	r0, [pc, #92]	@ (8001584 <MX_RTC_Init+0x110>)
 8001528:	f002 ffb1 	bl	800448e <HAL_RTC_SetDate>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8001532:	f000 f9dd 	bl	80018f0 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 8001536:	2300      	movs	r3, #0
 8001538:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0;
 800153a:	2300      	movs	r3, #0
 800153c:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0;
 800153e:	2300      	movs	r3, #0
 8001540:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8001542:	2300      	movs	r3, #0
 8001544:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001546:	2300      	movs	r3, #0
 8001548:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800154a:	2300      	movs	r3, #0
 800154c:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800154e:	2300      	movs	r3, #0
 8001550:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001552:	2300      	movs	r3, #0
 8001554:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001556:	2300      	movs	r3, #0
 8001558:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 1;
 800155a:	2301      	movs	r3, #1
 800155c:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8001560:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001564:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8001566:	463b      	mov	r3, r7
 8001568:	2200      	movs	r2, #0
 800156a:	4619      	mov	r1, r3
 800156c:	4805      	ldr	r0, [pc, #20]	@ (8001584 <MX_RTC_Init+0x110>)
 800156e:	f003 f861 	bl	8004634 <HAL_RTC_SetAlarm_IT>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8001578:	f000 f9ba 	bl	80018f0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800157c:	bf00      	nop
 800157e:	3740      	adds	r7, #64	@ 0x40
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	20000198 	.word	0x20000198
 8001588:	40002800 	.word	0x40002800

0800158c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001590:	4b17      	ldr	r3, [pc, #92]	@ (80015f0 <MX_SPI1_Init+0x64>)
 8001592:	4a18      	ldr	r2, [pc, #96]	@ (80015f4 <MX_SPI1_Init+0x68>)
 8001594:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001596:	4b16      	ldr	r3, [pc, #88]	@ (80015f0 <MX_SPI1_Init+0x64>)
 8001598:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800159c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800159e:	4b14      	ldr	r3, [pc, #80]	@ (80015f0 <MX_SPI1_Init+0x64>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80015a4:	4b12      	ldr	r3, [pc, #72]	@ (80015f0 <MX_SPI1_Init+0x64>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015aa:	4b11      	ldr	r3, [pc, #68]	@ (80015f0 <MX_SPI1_Init+0x64>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015b0:	4b0f      	ldr	r3, [pc, #60]	@ (80015f0 <MX_SPI1_Init+0x64>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80015b6:	4b0e      	ldr	r3, [pc, #56]	@ (80015f0 <MX_SPI1_Init+0x64>)
 80015b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015bc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80015be:	4b0c      	ldr	r3, [pc, #48]	@ (80015f0 <MX_SPI1_Init+0x64>)
 80015c0:	2220      	movs	r2, #32
 80015c2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015c4:	4b0a      	ldr	r3, [pc, #40]	@ (80015f0 <MX_SPI1_Init+0x64>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015ca:	4b09      	ldr	r3, [pc, #36]	@ (80015f0 <MX_SPI1_Init+0x64>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015d0:	4b07      	ldr	r3, [pc, #28]	@ (80015f0 <MX_SPI1_Init+0x64>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80015d6:	4b06      	ldr	r3, [pc, #24]	@ (80015f0 <MX_SPI1_Init+0x64>)
 80015d8:	220a      	movs	r2, #10
 80015da:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80015dc:	4804      	ldr	r0, [pc, #16]	@ (80015f0 <MX_SPI1_Init+0x64>)
 80015de:	f003 fa95 	bl	8004b0c <HAL_SPI_Init>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80015e8:	f000 f982 	bl	80018f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80015ec:	bf00      	nop
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	200001b8 	.word	0x200001b8
 80015f4:	40013000 	.word	0x40013000

080015f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015fc:	4b11      	ldr	r3, [pc, #68]	@ (8001644 <MX_USART2_UART_Init+0x4c>)
 80015fe:	4a12      	ldr	r2, [pc, #72]	@ (8001648 <MX_USART2_UART_Init+0x50>)
 8001600:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001602:	4b10      	ldr	r3, [pc, #64]	@ (8001644 <MX_USART2_UART_Init+0x4c>)
 8001604:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001608:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800160a:	4b0e      	ldr	r3, [pc, #56]	@ (8001644 <MX_USART2_UART_Init+0x4c>)
 800160c:	2200      	movs	r2, #0
 800160e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001610:	4b0c      	ldr	r3, [pc, #48]	@ (8001644 <MX_USART2_UART_Init+0x4c>)
 8001612:	2200      	movs	r2, #0
 8001614:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001616:	4b0b      	ldr	r3, [pc, #44]	@ (8001644 <MX_USART2_UART_Init+0x4c>)
 8001618:	2200      	movs	r2, #0
 800161a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800161c:	4b09      	ldr	r3, [pc, #36]	@ (8001644 <MX_USART2_UART_Init+0x4c>)
 800161e:	220c      	movs	r2, #12
 8001620:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001622:	4b08      	ldr	r3, [pc, #32]	@ (8001644 <MX_USART2_UART_Init+0x4c>)
 8001624:	2200      	movs	r2, #0
 8001626:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001628:	4b06      	ldr	r3, [pc, #24]	@ (8001644 <MX_USART2_UART_Init+0x4c>)
 800162a:	2200      	movs	r2, #0
 800162c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800162e:	4805      	ldr	r0, [pc, #20]	@ (8001644 <MX_USART2_UART_Init+0x4c>)
 8001630:	f004 f83e 	bl	80056b0 <HAL_UART_Init>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800163a:	f000 f959 	bl	80018f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	20000210 	.word	0x20000210
 8001648:	40004400 	.word	0x40004400

0800164c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b08c      	sub	sp, #48	@ 0x30
 8001650:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001652:	f107 031c 	add.w	r3, r7, #28
 8001656:	2200      	movs	r2, #0
 8001658:	601a      	str	r2, [r3, #0]
 800165a:	605a      	str	r2, [r3, #4]
 800165c:	609a      	str	r2, [r3, #8]
 800165e:	60da      	str	r2, [r3, #12]
 8001660:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001662:	2300      	movs	r3, #0
 8001664:	61bb      	str	r3, [r7, #24]
 8001666:	4b49      	ldr	r3, [pc, #292]	@ (800178c <MX_GPIO_Init+0x140>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166a:	4a48      	ldr	r2, [pc, #288]	@ (800178c <MX_GPIO_Init+0x140>)
 800166c:	f043 0310 	orr.w	r3, r3, #16
 8001670:	6313      	str	r3, [r2, #48]	@ 0x30
 8001672:	4b46      	ldr	r3, [pc, #280]	@ (800178c <MX_GPIO_Init+0x140>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001676:	f003 0310 	and.w	r3, r3, #16
 800167a:	61bb      	str	r3, [r7, #24]
 800167c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800167e:	2300      	movs	r3, #0
 8001680:	617b      	str	r3, [r7, #20]
 8001682:	4b42      	ldr	r3, [pc, #264]	@ (800178c <MX_GPIO_Init+0x140>)
 8001684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001686:	4a41      	ldr	r2, [pc, #260]	@ (800178c <MX_GPIO_Init+0x140>)
 8001688:	f043 0304 	orr.w	r3, r3, #4
 800168c:	6313      	str	r3, [r2, #48]	@ 0x30
 800168e:	4b3f      	ldr	r3, [pc, #252]	@ (800178c <MX_GPIO_Init+0x140>)
 8001690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001692:	f003 0304 	and.w	r3, r3, #4
 8001696:	617b      	str	r3, [r7, #20]
 8001698:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800169a:	2300      	movs	r3, #0
 800169c:	613b      	str	r3, [r7, #16]
 800169e:	4b3b      	ldr	r3, [pc, #236]	@ (800178c <MX_GPIO_Init+0x140>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a2:	4a3a      	ldr	r2, [pc, #232]	@ (800178c <MX_GPIO_Init+0x140>)
 80016a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80016a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016aa:	4b38      	ldr	r3, [pc, #224]	@ (800178c <MX_GPIO_Init+0x140>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016b2:	613b      	str	r3, [r7, #16]
 80016b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016b6:	2300      	movs	r3, #0
 80016b8:	60fb      	str	r3, [r7, #12]
 80016ba:	4b34      	ldr	r3, [pc, #208]	@ (800178c <MX_GPIO_Init+0x140>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016be:	4a33      	ldr	r2, [pc, #204]	@ (800178c <MX_GPIO_Init+0x140>)
 80016c0:	f043 0301 	orr.w	r3, r3, #1
 80016c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016c6:	4b31      	ldr	r3, [pc, #196]	@ (800178c <MX_GPIO_Init+0x140>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ca:	f003 0301 	and.w	r3, r3, #1
 80016ce:	60fb      	str	r3, [r7, #12]
 80016d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016d2:	2300      	movs	r3, #0
 80016d4:	60bb      	str	r3, [r7, #8]
 80016d6:	4b2d      	ldr	r3, [pc, #180]	@ (800178c <MX_GPIO_Init+0x140>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016da:	4a2c      	ldr	r2, [pc, #176]	@ (800178c <MX_GPIO_Init+0x140>)
 80016dc:	f043 0308 	orr.w	r3, r3, #8
 80016e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016e2:	4b2a      	ldr	r3, [pc, #168]	@ (800178c <MX_GPIO_Init+0x140>)
 80016e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e6:	f003 0308 	and.w	r3, r3, #8
 80016ea:	60bb      	str	r3, [r7, #8]
 80016ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016ee:	2300      	movs	r3, #0
 80016f0:	607b      	str	r3, [r7, #4]
 80016f2:	4b26      	ldr	r3, [pc, #152]	@ (800178c <MX_GPIO_Init+0x140>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f6:	4a25      	ldr	r2, [pc, #148]	@ (800178c <MX_GPIO_Init+0x140>)
 80016f8:	f043 0302 	orr.w	r3, r3, #2
 80016fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80016fe:	4b23      	ldr	r3, [pc, #140]	@ (800178c <MX_GPIO_Init+0x140>)
 8001700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001702:	f003 0302 	and.w	r3, r3, #2
 8001706:	607b      	str	r3, [r7, #4]
 8001708:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MEMS_CS_GPIO_Port, MEMS_CS_Pin, GPIO_PIN_RESET);
 800170a:	2200      	movs	r2, #0
 800170c:	2108      	movs	r1, #8
 800170e:	4820      	ldr	r0, [pc, #128]	@ (8001790 <MX_GPIO_Init+0x144>)
 8001710:	f000 fda8 	bl	8002264 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001714:	2200      	movs	r2, #0
 8001716:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 800171a:	481e      	ldr	r0, [pc, #120]	@ (8001794 <MX_GPIO_Init+0x148>)
 800171c:	f000 fda2 	bl	8002264 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MEMS_CS_Pin */
  GPIO_InitStruct.Pin = MEMS_CS_Pin;
 8001720:	2308      	movs	r3, #8
 8001722:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001724:	2301      	movs	r3, #1
 8001726:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001728:	2300      	movs	r3, #0
 800172a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800172c:	2300      	movs	r3, #0
 800172e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(MEMS_CS_GPIO_Port, &GPIO_InitStruct);
 8001730:	f107 031c 	add.w	r3, r7, #28
 8001734:	4619      	mov	r1, r3
 8001736:	4816      	ldr	r0, [pc, #88]	@ (8001790 <MX_GPIO_Init+0x144>)
 8001738:	f000 fbf8 	bl	8001f2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800173c:	2301      	movs	r3, #1
 800173e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001740:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001744:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001746:	2300      	movs	r3, #0
 8001748:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174a:	f107 031c 	add.w	r3, r7, #28
 800174e:	4619      	mov	r1, r3
 8001750:	4811      	ldr	r0, [pc, #68]	@ (8001798 <MX_GPIO_Init+0x14c>)
 8001752:	f000 fbeb 	bl	8001f2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001756:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800175a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800175c:	2301      	movs	r3, #1
 800175e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001760:	2300      	movs	r3, #0
 8001762:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001764:	2300      	movs	r3, #0
 8001766:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001768:	f107 031c 	add.w	r3, r7, #28
 800176c:	4619      	mov	r1, r3
 800176e:	4809      	ldr	r0, [pc, #36]	@ (8001794 <MX_GPIO_Init+0x148>)
 8001770:	f000 fbdc 	bl	8001f2c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001774:	2200      	movs	r2, #0
 8001776:	2100      	movs	r1, #0
 8001778:	2006      	movs	r0, #6
 800177a:	f000 fba0 	bl	8001ebe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800177e:	2006      	movs	r0, #6
 8001780:	f000 fbb9 	bl	8001ef6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001784:	bf00      	nop
 8001786:	3730      	adds	r7, #48	@ 0x30
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	40023800 	.word	0x40023800
 8001790:	40021000 	.word	0x40021000
 8001794:	40020c00 	.word	0x40020c00
 8001798:	40020000 	.word	0x40020000

0800179c <set_time>:

/* USER CODE BEGIN 4 */
void set_time (uint8_t hr, uint8_t min, uint8_t sec)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b088      	sub	sp, #32
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	4603      	mov	r3, r0
 80017a4:	71fb      	strb	r3, [r7, #7]
 80017a6:	460b      	mov	r3, r1
 80017a8:	71bb      	strb	r3, [r7, #6]
 80017aa:	4613      	mov	r3, r2
 80017ac:	717b      	strb	r3, [r7, #5]
	RTC_TimeTypeDef sTime = {0};
 80017ae:	f107 030c 	add.w	r3, r7, #12
 80017b2:	2200      	movs	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	605a      	str	r2, [r3, #4]
 80017b8:	609a      	str	r2, [r3, #8]
 80017ba:	60da      	str	r2, [r3, #12]
 80017bc:	611a      	str	r2, [r3, #16]
	sTime.Hours = hr;
 80017be:	79fb      	ldrb	r3, [r7, #7]
 80017c0:	733b      	strb	r3, [r7, #12]
	sTime.Minutes = min;
 80017c2:	79bb      	ldrb	r3, [r7, #6]
 80017c4:	737b      	strb	r3, [r7, #13]
	sTime.Seconds = sec;
 80017c6:	797b      	ldrb	r3, [r7, #5]
 80017c8:	73bb      	strb	r3, [r7, #14]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80017ca:	2300      	movs	r3, #0
 80017cc:	61bb      	str	r3, [r7, #24]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80017ce:	2300      	movs	r3, #0
 80017d0:	61fb      	str	r3, [r7, #28]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80017d2:	f107 030c 	add.w	r3, r7, #12
 80017d6:	2200      	movs	r2, #0
 80017d8:	4619      	mov	r1, r3
 80017da:	4806      	ldr	r0, [pc, #24]	@ (80017f4 <set_time+0x58>)
 80017dc:	f002 fdbd 	bl	800435a <HAL_RTC_SetTime>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <set_time+0x4e>
	{
		Error_Handler();
 80017e6:	f000 f883 	bl	80018f0 <Error_Handler>
	}
}
 80017ea:	bf00      	nop
 80017ec:	3720      	adds	r7, #32
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	20000198 	.word	0x20000198

080017f8 <set_date>:

void set_date (uint8_t year, uint8_t month, uint8_t date, uint8_t day)  // monday = 1
{
 80017f8:	b590      	push	{r4, r7, lr}
 80017fa:	b085      	sub	sp, #20
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	4604      	mov	r4, r0
 8001800:	4608      	mov	r0, r1
 8001802:	4611      	mov	r1, r2
 8001804:	461a      	mov	r2, r3
 8001806:	4623      	mov	r3, r4
 8001808:	71fb      	strb	r3, [r7, #7]
 800180a:	4603      	mov	r3, r0
 800180c:	71bb      	strb	r3, [r7, #6]
 800180e:	460b      	mov	r3, r1
 8001810:	717b      	strb	r3, [r7, #5]
 8001812:	4613      	mov	r3, r2
 8001814:	713b      	strb	r3, [r7, #4]
	RTC_DateTypeDef sDate = {0};
 8001816:	2300      	movs	r3, #0
 8001818:	60fb      	str	r3, [r7, #12]
	sDate.WeekDay = day;
 800181a:	793b      	ldrb	r3, [r7, #4]
 800181c:	733b      	strb	r3, [r7, #12]
	sDate.Month = month;
 800181e:	79bb      	ldrb	r3, [r7, #6]
 8001820:	737b      	strb	r3, [r7, #13]
	sDate.Date = date;
 8001822:	797b      	ldrb	r3, [r7, #5]
 8001824:	73bb      	strb	r3, [r7, #14]
	sDate.Year = year;
 8001826:	79fb      	ldrb	r3, [r7, #7]
 8001828:	73fb      	strb	r3, [r7, #15]
	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800182a:	f107 030c 	add.w	r3, r7, #12
 800182e:	2200      	movs	r2, #0
 8001830:	4619      	mov	r1, r3
 8001832:	4809      	ldr	r0, [pc, #36]	@ (8001858 <set_date+0x60>)
 8001834:	f002 fe2b 	bl	800448e <HAL_RTC_SetDate>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <set_date+0x4a>
	{
		Error_Handler();
 800183e:	f000 f857 	bl	80018f0 <Error_Handler>
	}

	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x2345);  // backup register
 8001842:	f242 3245 	movw	r2, #9029	@ 0x2345
 8001846:	2101      	movs	r1, #1
 8001848:	4803      	ldr	r0, [pc, #12]	@ (8001858 <set_date+0x60>)
 800184a:	f003 f93b 	bl	8004ac4 <HAL_RTCEx_BKUPWrite>
}
 800184e:	bf00      	nop
 8001850:	3714      	adds	r7, #20
 8001852:	46bd      	mov	sp, r7
 8001854:	bd90      	pop	{r4, r7, pc}
 8001856:	bf00      	nop
 8001858:	20000198 	.word	0x20000198

0800185c <set_alarm>:
    sprintf(time, "%02d:%02d:%02d", gTime.Hours, gTime.Minutes, gTime.Seconds);
    sprintf(date, "%02d-%02d-%04d", gDate.Date, gDate.Month, 2000 + gDate.Year);  // Fixed: %04d
}

void set_alarm(uint8_t hr, uint8_t min, uint8_t sec, uint8_t date)
{
 800185c:	b590      	push	{r4, r7, lr}
 800185e:	b08d      	sub	sp, #52	@ 0x34
 8001860:	af00      	add	r7, sp, #0
 8001862:	4604      	mov	r4, r0
 8001864:	4608      	mov	r0, r1
 8001866:	4611      	mov	r1, r2
 8001868:	461a      	mov	r2, r3
 800186a:	4623      	mov	r3, r4
 800186c:	71fb      	strb	r3, [r7, #7]
 800186e:	4603      	mov	r3, r0
 8001870:	71bb      	strb	r3, [r7, #6]
 8001872:	460b      	mov	r3, r1
 8001874:	717b      	strb	r3, [r7, #5]
 8001876:	4613      	mov	r3, r2
 8001878:	713b      	strb	r3, [r7, #4]
    RTC_AlarmTypeDef sAlarm = {0};
 800187a:	f107 0308 	add.w	r3, r7, #8
 800187e:	2228      	movs	r2, #40	@ 0x28
 8001880:	2100      	movs	r1, #0
 8001882:	4618      	mov	r0, r3
 8001884:	f007 feb6 	bl	80095f4 <memset>
    sAlarm.AlarmTime.Hours = hr;
 8001888:	79fb      	ldrb	r3, [r7, #7]
 800188a:	723b      	strb	r3, [r7, #8]
    sAlarm.AlarmTime.Minutes = min;
 800188c:	79bb      	ldrb	r3, [r7, #6]
 800188e:	727b      	strb	r3, [r7, #9]
    sAlarm.AlarmTime.Seconds = sec;
 8001890:	797b      	ldrb	r3, [r7, #5]
 8001892:	72bb      	strb	r3, [r7, #10]
    sAlarm.AlarmTime.SubSeconds = 0;
 8001894:	2300      	movs	r3, #0
 8001896:	60fb      	str	r3, [r7, #12]
    sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001898:	2300      	movs	r3, #0
 800189a:	617b      	str	r3, [r7, #20]
    sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800189c:	2300      	movs	r3, #0
 800189e:	61bb      	str	r3, [r7, #24]
    sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80018a0:	2300      	movs	r3, #0
 80018a2:	61fb      	str	r3, [r7, #28]
    sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80018a4:	2300      	movs	r3, #0
 80018a6:	623b      	str	r3, [r7, #32]
    sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80018a8:	2300      	movs	r3, #0
 80018aa:	627b      	str	r3, [r7, #36]	@ 0x24
    sAlarm.AlarmDateWeekDay = date;
 80018ac:	793b      	ldrb	r3, [r7, #4]
 80018ae:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    sAlarm.Alarm = RTC_ALARM_A;
 80018b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018b6:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 80018b8:	f107 0308 	add.w	r3, r7, #8
 80018bc:	2200      	movs	r2, #0
 80018be:	4619      	mov	r1, r3
 80018c0:	4805      	ldr	r0, [pc, #20]	@ (80018d8 <set_alarm+0x7c>)
 80018c2:	f002 feb7 	bl	8004634 <HAL_RTC_SetAlarm_IT>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d001      	beq.n	80018d0 <set_alarm+0x74>
    {
        Error_Handler();
 80018cc:	f000 f810 	bl	80018f0 <Error_Handler>
    }
}
 80018d0:	bf00      	nop
 80018d2:	3734      	adds	r7, #52	@ 0x34
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd90      	pop	{r4, r7, pc}
 80018d8:	20000198 	.word	0x20000198

080018dc <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
//    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);  // Turn on orange LED on Discovery board
}
 80018e4:	bf00      	nop
 80018e6:	370c      	adds	r7, #12
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr

080018f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018f4:	b672      	cpsid	i
}
 80018f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018f8:	bf00      	nop
 80018fa:	e7fd      	b.n	80018f8 <Error_Handler+0x8>

080018fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	607b      	str	r3, [r7, #4]
 8001906:	4b10      	ldr	r3, [pc, #64]	@ (8001948 <HAL_MspInit+0x4c>)
 8001908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800190a:	4a0f      	ldr	r2, [pc, #60]	@ (8001948 <HAL_MspInit+0x4c>)
 800190c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001910:	6453      	str	r3, [r2, #68]	@ 0x44
 8001912:	4b0d      	ldr	r3, [pc, #52]	@ (8001948 <HAL_MspInit+0x4c>)
 8001914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001916:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800191a:	607b      	str	r3, [r7, #4]
 800191c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800191e:	2300      	movs	r3, #0
 8001920:	603b      	str	r3, [r7, #0]
 8001922:	4b09      	ldr	r3, [pc, #36]	@ (8001948 <HAL_MspInit+0x4c>)
 8001924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001926:	4a08      	ldr	r2, [pc, #32]	@ (8001948 <HAL_MspInit+0x4c>)
 8001928:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800192c:	6413      	str	r3, [r2, #64]	@ 0x40
 800192e:	4b06      	ldr	r3, [pc, #24]	@ (8001948 <HAL_MspInit+0x4c>)
 8001930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001932:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001936:	603b      	str	r3, [r7, #0]
 8001938:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800193a:	bf00      	nop
 800193c:	370c      	adds	r7, #12
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop
 8001948:	40023800 	.word	0x40023800

0800194c <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b086      	sub	sp, #24
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001954:	f107 0308 	add.w	r3, r7, #8
 8001958:	2200      	movs	r2, #0
 800195a:	601a      	str	r2, [r3, #0]
 800195c:	605a      	str	r2, [r3, #4]
 800195e:	609a      	str	r2, [r3, #8]
 8001960:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a10      	ldr	r2, [pc, #64]	@ (80019a8 <HAL_RTC_MspInit+0x5c>)
 8001968:	4293      	cmp	r3, r2
 800196a:	d119      	bne.n	80019a0 <HAL_RTC_MspInit+0x54>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800196c:	2302      	movs	r3, #2
 800196e:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001970:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001974:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001976:	f107 0308 	add.w	r3, r7, #8
 800197a:	4618      	mov	r0, r3
 800197c:	f002 fb8a 	bl	8004094 <HAL_RCCEx_PeriphCLKConfig>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8001986:	f7ff ffb3 	bl	80018f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800198a:	4b08      	ldr	r3, [pc, #32]	@ (80019ac <HAL_RTC_MspInit+0x60>)
 800198c:	2201      	movs	r2, #1
 800198e:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001990:	2200      	movs	r2, #0
 8001992:	2100      	movs	r1, #0
 8001994:	2029      	movs	r0, #41	@ 0x29
 8001996:	f000 fa92 	bl	8001ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800199a:	2029      	movs	r0, #41	@ 0x29
 800199c:	f000 faab 	bl	8001ef6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80019a0:	bf00      	nop
 80019a2:	3718      	adds	r7, #24
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	40002800 	.word	0x40002800
 80019ac:	42470e3c 	.word	0x42470e3c

080019b0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b08a      	sub	sp, #40	@ 0x28
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b8:	f107 0314 	add.w	r3, r7, #20
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	605a      	str	r2, [r3, #4]
 80019c2:	609a      	str	r2, [r3, #8]
 80019c4:	60da      	str	r2, [r3, #12]
 80019c6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a19      	ldr	r2, [pc, #100]	@ (8001a34 <HAL_SPI_MspInit+0x84>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d12b      	bne.n	8001a2a <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	613b      	str	r3, [r7, #16]
 80019d6:	4b18      	ldr	r3, [pc, #96]	@ (8001a38 <HAL_SPI_MspInit+0x88>)
 80019d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019da:	4a17      	ldr	r2, [pc, #92]	@ (8001a38 <HAL_SPI_MspInit+0x88>)
 80019dc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80019e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80019e2:	4b15      	ldr	r3, [pc, #84]	@ (8001a38 <HAL_SPI_MspInit+0x88>)
 80019e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019e6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019ea:	613b      	str	r3, [r7, #16]
 80019ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ee:	2300      	movs	r3, #0
 80019f0:	60fb      	str	r3, [r7, #12]
 80019f2:	4b11      	ldr	r3, [pc, #68]	@ (8001a38 <HAL_SPI_MspInit+0x88>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f6:	4a10      	ldr	r2, [pc, #64]	@ (8001a38 <HAL_SPI_MspInit+0x88>)
 80019f8:	f043 0301 	orr.w	r3, r3, #1
 80019fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001a38 <HAL_SPI_MspInit+0x88>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a02:	f003 0301 	and.w	r3, r3, #1
 8001a06:	60fb      	str	r3, [r7, #12]
 8001a08:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001a0a:	23e0      	movs	r3, #224	@ 0xe0
 8001a0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a0e:	2302      	movs	r3, #2
 8001a10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a12:	2300      	movs	r3, #0
 8001a14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a16:	2303      	movs	r3, #3
 8001a18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a1a:	2305      	movs	r3, #5
 8001a1c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a1e:	f107 0314 	add.w	r3, r7, #20
 8001a22:	4619      	mov	r1, r3
 8001a24:	4805      	ldr	r0, [pc, #20]	@ (8001a3c <HAL_SPI_MspInit+0x8c>)
 8001a26:	f000 fa81 	bl	8001f2c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001a2a:	bf00      	nop
 8001a2c:	3728      	adds	r7, #40	@ 0x28
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	40013000 	.word	0x40013000
 8001a38:	40023800 	.word	0x40023800
 8001a3c:	40020000 	.word	0x40020000

08001a40 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b08a      	sub	sp, #40	@ 0x28
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a48:	f107 0314 	add.w	r3, r7, #20
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	601a      	str	r2, [r3, #0]
 8001a50:	605a      	str	r2, [r3, #4]
 8001a52:	609a      	str	r2, [r3, #8]
 8001a54:	60da      	str	r2, [r3, #12]
 8001a56:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a19      	ldr	r2, [pc, #100]	@ (8001ac4 <HAL_UART_MspInit+0x84>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d12b      	bne.n	8001aba <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	613b      	str	r3, [r7, #16]
 8001a66:	4b18      	ldr	r3, [pc, #96]	@ (8001ac8 <HAL_UART_MspInit+0x88>)
 8001a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a6a:	4a17      	ldr	r2, [pc, #92]	@ (8001ac8 <HAL_UART_MspInit+0x88>)
 8001a6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a70:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a72:	4b15      	ldr	r3, [pc, #84]	@ (8001ac8 <HAL_UART_MspInit+0x88>)
 8001a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a7a:	613b      	str	r3, [r7, #16]
 8001a7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a7e:	2300      	movs	r3, #0
 8001a80:	60fb      	str	r3, [r7, #12]
 8001a82:	4b11      	ldr	r3, [pc, #68]	@ (8001ac8 <HAL_UART_MspInit+0x88>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a86:	4a10      	ldr	r2, [pc, #64]	@ (8001ac8 <HAL_UART_MspInit+0x88>)
 8001a88:	f043 0301 	orr.w	r3, r3, #1
 8001a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ac8 <HAL_UART_MspInit+0x88>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a92:	f003 0301 	and.w	r3, r3, #1
 8001a96:	60fb      	str	r3, [r7, #12]
 8001a98:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a9a:	230c      	movs	r3, #12
 8001a9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001aaa:	2307      	movs	r3, #7
 8001aac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aae:	f107 0314 	add.w	r3, r7, #20
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	4805      	ldr	r0, [pc, #20]	@ (8001acc <HAL_UART_MspInit+0x8c>)
 8001ab6:	f000 fa39 	bl	8001f2c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001aba:	bf00      	nop
 8001abc:	3728      	adds	r7, #40	@ 0x28
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	40004400 	.word	0x40004400
 8001ac8:	40023800 	.word	0x40023800
 8001acc:	40020000 	.word	0x40020000

08001ad0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ad4:	bf00      	nop
 8001ad6:	e7fd      	b.n	8001ad4 <NMI_Handler+0x4>

08001ad8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001adc:	bf00      	nop
 8001ade:	e7fd      	b.n	8001adc <HardFault_Handler+0x4>

08001ae0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ae4:	bf00      	nop
 8001ae6:	e7fd      	b.n	8001ae4 <MemManage_Handler+0x4>

08001ae8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001aec:	bf00      	nop
 8001aee:	e7fd      	b.n	8001aec <BusFault_Handler+0x4>

08001af0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001af4:	bf00      	nop
 8001af6:	e7fd      	b.n	8001af4 <UsageFault_Handler+0x4>

08001af8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001afc:	bf00      	nop
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr

08001b06 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b06:	b480      	push	{r7}
 8001b08:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b0a:	bf00      	nop
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr

08001b14 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b18:	bf00      	nop
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr

08001b22 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b22:	b580      	push	{r7, lr}
 8001b24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b26:	f000 f8ab 	bl	8001c80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b2a:	bf00      	nop
 8001b2c:	bd80      	pop	{r7, pc}

08001b2e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001b32:	2001      	movs	r0, #1
 8001b34:	f000 fbb0 	bl	8002298 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001b38:	bf00      	nop
 8001b3a:	bd80      	pop	{r7, pc}

08001b3c <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001b40:	4802      	ldr	r0, [pc, #8]	@ (8001b4c <RTC_Alarm_IRQHandler+0x10>)
 8001b42:	f002 febb 	bl	80048bc <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001b46:	bf00      	nop
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	20000198 	.word	0x20000198

08001b50 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001b54:	4802      	ldr	r0, [pc, #8]	@ (8001b60 <OTG_FS_IRQHandler+0x10>)
 8001b56:	f000 fcfb 	bl	8002550 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001b5a:	bf00      	nop
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	2000074c 	.word	0x2000074c

08001b64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b68:	4b06      	ldr	r3, [pc, #24]	@ (8001b84 <SystemInit+0x20>)
 8001b6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b6e:	4a05      	ldr	r2, [pc, #20]	@ (8001b84 <SystemInit+0x20>)
 8001b70:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b74:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b78:	bf00      	nop
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop
 8001b84:	e000ed00 	.word	0xe000ed00

08001b88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001b88:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001bc0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001b8c:	f7ff ffea 	bl	8001b64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b90:	480c      	ldr	r0, [pc, #48]	@ (8001bc4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b92:	490d      	ldr	r1, [pc, #52]	@ (8001bc8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b94:	4a0d      	ldr	r2, [pc, #52]	@ (8001bcc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b98:	e002      	b.n	8001ba0 <LoopCopyDataInit>

08001b9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b9e:	3304      	adds	r3, #4

08001ba0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ba0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ba2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ba4:	d3f9      	bcc.n	8001b9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ba6:	4a0a      	ldr	r2, [pc, #40]	@ (8001bd0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ba8:	4c0a      	ldr	r4, [pc, #40]	@ (8001bd4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001baa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bac:	e001      	b.n	8001bb2 <LoopFillZerobss>

08001bae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bb0:	3204      	adds	r2, #4

08001bb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bb4:	d3fb      	bcc.n	8001bae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bb6:	f007 fd25 	bl	8009604 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001bba:	f7ff fadb 	bl	8001174 <main>
  bx  lr    
 8001bbe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001bc0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001bc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bc8:	20000120 	.word	0x20000120
  ldr r2, =_sidata
 8001bcc:	080096e4 	.word	0x080096e4
  ldr r2, =_sbss
 8001bd0:	20000120 	.word	0x20000120
  ldr r4, =_ebss
 8001bd4:	20000c44 	.word	0x20000c44

08001bd8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bd8:	e7fe      	b.n	8001bd8 <ADC_IRQHandler>
	...

08001bdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001be0:	4b0e      	ldr	r3, [pc, #56]	@ (8001c1c <HAL_Init+0x40>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a0d      	ldr	r2, [pc, #52]	@ (8001c1c <HAL_Init+0x40>)
 8001be6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001bea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bec:	4b0b      	ldr	r3, [pc, #44]	@ (8001c1c <HAL_Init+0x40>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a0a      	ldr	r2, [pc, #40]	@ (8001c1c <HAL_Init+0x40>)
 8001bf2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001bf6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bf8:	4b08      	ldr	r3, [pc, #32]	@ (8001c1c <HAL_Init+0x40>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a07      	ldr	r2, [pc, #28]	@ (8001c1c <HAL_Init+0x40>)
 8001bfe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c02:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c04:	2003      	movs	r0, #3
 8001c06:	f000 f94f 	bl	8001ea8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c0a:	200f      	movs	r0, #15
 8001c0c:	f000 f808 	bl	8001c20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c10:	f7ff fe74 	bl	80018fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c14:	2300      	movs	r3, #0
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	40023c00 	.word	0x40023c00

08001c20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c28:	4b12      	ldr	r3, [pc, #72]	@ (8001c74 <HAL_InitTick+0x54>)
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	4b12      	ldr	r3, [pc, #72]	@ (8001c78 <HAL_InitTick+0x58>)
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	4619      	mov	r1, r3
 8001c32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c36:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f000 f967 	bl	8001f12 <HAL_SYSTICK_Config>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e00e      	b.n	8001c6c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2b0f      	cmp	r3, #15
 8001c52:	d80a      	bhi.n	8001c6a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c54:	2200      	movs	r2, #0
 8001c56:	6879      	ldr	r1, [r7, #4]
 8001c58:	f04f 30ff 	mov.w	r0, #4294967295
 8001c5c:	f000 f92f 	bl	8001ebe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c60:	4a06      	ldr	r2, [pc, #24]	@ (8001c7c <HAL_InitTick+0x5c>)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c66:	2300      	movs	r3, #0
 8001c68:	e000      	b.n	8001c6c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3708      	adds	r7, #8
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	20000004 	.word	0x20000004
 8001c78:	2000000c 	.word	0x2000000c
 8001c7c:	20000008 	.word	0x20000008

08001c80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c84:	4b06      	ldr	r3, [pc, #24]	@ (8001ca0 <HAL_IncTick+0x20>)
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	461a      	mov	r2, r3
 8001c8a:	4b06      	ldr	r3, [pc, #24]	@ (8001ca4 <HAL_IncTick+0x24>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4413      	add	r3, r2
 8001c90:	4a04      	ldr	r2, [pc, #16]	@ (8001ca4 <HAL_IncTick+0x24>)
 8001c92:	6013      	str	r3, [r2, #0]
}
 8001c94:	bf00      	nop
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	2000000c 	.word	0x2000000c
 8001ca4:	20000268 	.word	0x20000268

08001ca8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0
  return uwTick;
 8001cac:	4b03      	ldr	r3, [pc, #12]	@ (8001cbc <HAL_GetTick+0x14>)
 8001cae:	681b      	ldr	r3, [r3, #0]
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop
 8001cbc:	20000268 	.word	0x20000268

08001cc0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b084      	sub	sp, #16
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cc8:	f7ff ffee 	bl	8001ca8 <HAL_GetTick>
 8001ccc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cd8:	d005      	beq.n	8001ce6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cda:	4b0a      	ldr	r3, [pc, #40]	@ (8001d04 <HAL_Delay+0x44>)
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	461a      	mov	r2, r3
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	4413      	add	r3, r2
 8001ce4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ce6:	bf00      	nop
 8001ce8:	f7ff ffde 	bl	8001ca8 <HAL_GetTick>
 8001cec:	4602      	mov	r2, r0
 8001cee:	68bb      	ldr	r3, [r7, #8]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	68fa      	ldr	r2, [r7, #12]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d8f7      	bhi.n	8001ce8 <HAL_Delay+0x28>
  {
  }
}
 8001cf8:	bf00      	nop
 8001cfa:	bf00      	nop
 8001cfc:	3710      	adds	r7, #16
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	2000000c 	.word	0x2000000c

08001d08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b085      	sub	sp, #20
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	f003 0307 	and.w	r3, r3, #7
 8001d16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d18:	4b0c      	ldr	r3, [pc, #48]	@ (8001d4c <__NVIC_SetPriorityGrouping+0x44>)
 8001d1a:	68db      	ldr	r3, [r3, #12]
 8001d1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d1e:	68ba      	ldr	r2, [r7, #8]
 8001d20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d24:	4013      	ands	r3, r2
 8001d26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d3a:	4a04      	ldr	r2, [pc, #16]	@ (8001d4c <__NVIC_SetPriorityGrouping+0x44>)
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	60d3      	str	r3, [r2, #12]
}
 8001d40:	bf00      	nop
 8001d42:	3714      	adds	r7, #20
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr
 8001d4c:	e000ed00 	.word	0xe000ed00

08001d50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d54:	4b04      	ldr	r3, [pc, #16]	@ (8001d68 <__NVIC_GetPriorityGrouping+0x18>)
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	0a1b      	lsrs	r3, r3, #8
 8001d5a:	f003 0307 	and.w	r3, r3, #7
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	46bd      	mov	sp, r7
 8001d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d66:	4770      	bx	lr
 8001d68:	e000ed00 	.word	0xe000ed00

08001d6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	4603      	mov	r3, r0
 8001d74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	db0b      	blt.n	8001d96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d7e:	79fb      	ldrb	r3, [r7, #7]
 8001d80:	f003 021f 	and.w	r2, r3, #31
 8001d84:	4907      	ldr	r1, [pc, #28]	@ (8001da4 <__NVIC_EnableIRQ+0x38>)
 8001d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d8a:	095b      	lsrs	r3, r3, #5
 8001d8c:	2001      	movs	r0, #1
 8001d8e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d96:	bf00      	nop
 8001d98:	370c      	adds	r7, #12
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	e000e100 	.word	0xe000e100

08001da8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	4603      	mov	r3, r0
 8001db0:	6039      	str	r1, [r7, #0]
 8001db2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001db4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	db0a      	blt.n	8001dd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	b2da      	uxtb	r2, r3
 8001dc0:	490c      	ldr	r1, [pc, #48]	@ (8001df4 <__NVIC_SetPriority+0x4c>)
 8001dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc6:	0112      	lsls	r2, r2, #4
 8001dc8:	b2d2      	uxtb	r2, r2
 8001dca:	440b      	add	r3, r1
 8001dcc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dd0:	e00a      	b.n	8001de8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	b2da      	uxtb	r2, r3
 8001dd6:	4908      	ldr	r1, [pc, #32]	@ (8001df8 <__NVIC_SetPriority+0x50>)
 8001dd8:	79fb      	ldrb	r3, [r7, #7]
 8001dda:	f003 030f 	and.w	r3, r3, #15
 8001dde:	3b04      	subs	r3, #4
 8001de0:	0112      	lsls	r2, r2, #4
 8001de2:	b2d2      	uxtb	r2, r2
 8001de4:	440b      	add	r3, r1
 8001de6:	761a      	strb	r2, [r3, #24]
}
 8001de8:	bf00      	nop
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr
 8001df4:	e000e100 	.word	0xe000e100
 8001df8:	e000ed00 	.word	0xe000ed00

08001dfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b089      	sub	sp, #36	@ 0x24
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	60f8      	str	r0, [r7, #12]
 8001e04:	60b9      	str	r1, [r7, #8]
 8001e06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	f003 0307 	and.w	r3, r3, #7
 8001e0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e10:	69fb      	ldr	r3, [r7, #28]
 8001e12:	f1c3 0307 	rsb	r3, r3, #7
 8001e16:	2b04      	cmp	r3, #4
 8001e18:	bf28      	it	cs
 8001e1a:	2304      	movcs	r3, #4
 8001e1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e1e:	69fb      	ldr	r3, [r7, #28]
 8001e20:	3304      	adds	r3, #4
 8001e22:	2b06      	cmp	r3, #6
 8001e24:	d902      	bls.n	8001e2c <NVIC_EncodePriority+0x30>
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	3b03      	subs	r3, #3
 8001e2a:	e000      	b.n	8001e2e <NVIC_EncodePriority+0x32>
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e30:	f04f 32ff 	mov.w	r2, #4294967295
 8001e34:	69bb      	ldr	r3, [r7, #24]
 8001e36:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3a:	43da      	mvns	r2, r3
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	401a      	ands	r2, r3
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e44:	f04f 31ff 	mov.w	r1, #4294967295
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e4e:	43d9      	mvns	r1, r3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e54:	4313      	orrs	r3, r2
         );
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3724      	adds	r7, #36	@ 0x24
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr
	...

08001e64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	3b01      	subs	r3, #1
 8001e70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e74:	d301      	bcc.n	8001e7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e76:	2301      	movs	r3, #1
 8001e78:	e00f      	b.n	8001e9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e7a:	4a0a      	ldr	r2, [pc, #40]	@ (8001ea4 <SysTick_Config+0x40>)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	3b01      	subs	r3, #1
 8001e80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e82:	210f      	movs	r1, #15
 8001e84:	f04f 30ff 	mov.w	r0, #4294967295
 8001e88:	f7ff ff8e 	bl	8001da8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e8c:	4b05      	ldr	r3, [pc, #20]	@ (8001ea4 <SysTick_Config+0x40>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e92:	4b04      	ldr	r3, [pc, #16]	@ (8001ea4 <SysTick_Config+0x40>)
 8001e94:	2207      	movs	r2, #7
 8001e96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e98:	2300      	movs	r3, #0
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3708      	adds	r7, #8
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	e000e010 	.word	0xe000e010

08001ea8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001eb0:	6878      	ldr	r0, [r7, #4]
 8001eb2:	f7ff ff29 	bl	8001d08 <__NVIC_SetPriorityGrouping>
}
 8001eb6:	bf00      	nop
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ebe:	b580      	push	{r7, lr}
 8001ec0:	b086      	sub	sp, #24
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	60b9      	str	r1, [r7, #8]
 8001ec8:	607a      	str	r2, [r7, #4]
 8001eca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ed0:	f7ff ff3e 	bl	8001d50 <__NVIC_GetPriorityGrouping>
 8001ed4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ed6:	687a      	ldr	r2, [r7, #4]
 8001ed8:	68b9      	ldr	r1, [r7, #8]
 8001eda:	6978      	ldr	r0, [r7, #20]
 8001edc:	f7ff ff8e 	bl	8001dfc <NVIC_EncodePriority>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ee6:	4611      	mov	r1, r2
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7ff ff5d 	bl	8001da8 <__NVIC_SetPriority>
}
 8001eee:	bf00      	nop
 8001ef0:	3718      	adds	r7, #24
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}

08001ef6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ef6:	b580      	push	{r7, lr}
 8001ef8:	b082      	sub	sp, #8
 8001efa:	af00      	add	r7, sp, #0
 8001efc:	4603      	mov	r3, r0
 8001efe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f04:	4618      	mov	r0, r3
 8001f06:	f7ff ff31 	bl	8001d6c <__NVIC_EnableIRQ>
}
 8001f0a:	bf00      	nop
 8001f0c:	3708      	adds	r7, #8
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}

08001f12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f12:	b580      	push	{r7, lr}
 8001f14:	b082      	sub	sp, #8
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f7ff ffa2 	bl	8001e64 <SysTick_Config>
 8001f20:	4603      	mov	r3, r0
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3708      	adds	r7, #8
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
	...

08001f2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b089      	sub	sp, #36	@ 0x24
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
 8001f34:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f36:	2300      	movs	r3, #0
 8001f38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f42:	2300      	movs	r3, #0
 8001f44:	61fb      	str	r3, [r7, #28]
 8001f46:	e16b      	b.n	8002220 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f48:	2201      	movs	r2, #1
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f50:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	697a      	ldr	r2, [r7, #20]
 8001f58:	4013      	ands	r3, r2
 8001f5a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f5c:	693a      	ldr	r2, [r7, #16]
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	429a      	cmp	r2, r3
 8001f62:	f040 815a 	bne.w	800221a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	f003 0303 	and.w	r3, r3, #3
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d005      	beq.n	8001f7e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f7a:	2b02      	cmp	r3, #2
 8001f7c:	d130      	bne.n	8001fe0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	689b      	ldr	r3, [r3, #8]
 8001f82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f84:	69fb      	ldr	r3, [r7, #28]
 8001f86:	005b      	lsls	r3, r3, #1
 8001f88:	2203      	movs	r2, #3
 8001f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8e:	43db      	mvns	r3, r3
 8001f90:	69ba      	ldr	r2, [r7, #24]
 8001f92:	4013      	ands	r3, r2
 8001f94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	68da      	ldr	r2, [r3, #12]
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	005b      	lsls	r3, r3, #1
 8001f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa2:	69ba      	ldr	r2, [r7, #24]
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	69ba      	ldr	r2, [r7, #24]
 8001fac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fb4:	2201      	movs	r2, #1
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbc:	43db      	mvns	r3, r3
 8001fbe:	69ba      	ldr	r2, [r7, #24]
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	091b      	lsrs	r3, r3, #4
 8001fca:	f003 0201 	and.w	r2, r3, #1
 8001fce:	69fb      	ldr	r3, [r7, #28]
 8001fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd4:	69ba      	ldr	r2, [r7, #24]
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	69ba      	ldr	r2, [r7, #24]
 8001fde:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	f003 0303 	and.w	r3, r3, #3
 8001fe8:	2b03      	cmp	r3, #3
 8001fea:	d017      	beq.n	800201c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001ff2:	69fb      	ldr	r3, [r7, #28]
 8001ff4:	005b      	lsls	r3, r3, #1
 8001ff6:	2203      	movs	r2, #3
 8001ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffc:	43db      	mvns	r3, r3
 8001ffe:	69ba      	ldr	r2, [r7, #24]
 8002000:	4013      	ands	r3, r2
 8002002:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	689a      	ldr	r2, [r3, #8]
 8002008:	69fb      	ldr	r3, [r7, #28]
 800200a:	005b      	lsls	r3, r3, #1
 800200c:	fa02 f303 	lsl.w	r3, r2, r3
 8002010:	69ba      	ldr	r2, [r7, #24]
 8002012:	4313      	orrs	r3, r2
 8002014:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	69ba      	ldr	r2, [r7, #24]
 800201a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	f003 0303 	and.w	r3, r3, #3
 8002024:	2b02      	cmp	r3, #2
 8002026:	d123      	bne.n	8002070 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002028:	69fb      	ldr	r3, [r7, #28]
 800202a:	08da      	lsrs	r2, r3, #3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	3208      	adds	r2, #8
 8002030:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002034:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002036:	69fb      	ldr	r3, [r7, #28]
 8002038:	f003 0307 	and.w	r3, r3, #7
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	220f      	movs	r2, #15
 8002040:	fa02 f303 	lsl.w	r3, r2, r3
 8002044:	43db      	mvns	r3, r3
 8002046:	69ba      	ldr	r2, [r7, #24]
 8002048:	4013      	ands	r3, r2
 800204a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	691a      	ldr	r2, [r3, #16]
 8002050:	69fb      	ldr	r3, [r7, #28]
 8002052:	f003 0307 	and.w	r3, r3, #7
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	fa02 f303 	lsl.w	r3, r2, r3
 800205c:	69ba      	ldr	r2, [r7, #24]
 800205e:	4313      	orrs	r3, r2
 8002060:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	08da      	lsrs	r2, r3, #3
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	3208      	adds	r2, #8
 800206a:	69b9      	ldr	r1, [r7, #24]
 800206c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002076:	69fb      	ldr	r3, [r7, #28]
 8002078:	005b      	lsls	r3, r3, #1
 800207a:	2203      	movs	r2, #3
 800207c:	fa02 f303 	lsl.w	r3, r2, r3
 8002080:	43db      	mvns	r3, r3
 8002082:	69ba      	ldr	r2, [r7, #24]
 8002084:	4013      	ands	r3, r2
 8002086:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	f003 0203 	and.w	r2, r3, #3
 8002090:	69fb      	ldr	r3, [r7, #28]
 8002092:	005b      	lsls	r3, r3, #1
 8002094:	fa02 f303 	lsl.w	r3, r2, r3
 8002098:	69ba      	ldr	r2, [r7, #24]
 800209a:	4313      	orrs	r3, r2
 800209c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	69ba      	ldr	r2, [r7, #24]
 80020a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	f000 80b4 	beq.w	800221a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020b2:	2300      	movs	r3, #0
 80020b4:	60fb      	str	r3, [r7, #12]
 80020b6:	4b60      	ldr	r3, [pc, #384]	@ (8002238 <HAL_GPIO_Init+0x30c>)
 80020b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ba:	4a5f      	ldr	r2, [pc, #380]	@ (8002238 <HAL_GPIO_Init+0x30c>)
 80020bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80020c2:	4b5d      	ldr	r3, [pc, #372]	@ (8002238 <HAL_GPIO_Init+0x30c>)
 80020c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020ca:	60fb      	str	r3, [r7, #12]
 80020cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020ce:	4a5b      	ldr	r2, [pc, #364]	@ (800223c <HAL_GPIO_Init+0x310>)
 80020d0:	69fb      	ldr	r3, [r7, #28]
 80020d2:	089b      	lsrs	r3, r3, #2
 80020d4:	3302      	adds	r3, #2
 80020d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80020dc:	69fb      	ldr	r3, [r7, #28]
 80020de:	f003 0303 	and.w	r3, r3, #3
 80020e2:	009b      	lsls	r3, r3, #2
 80020e4:	220f      	movs	r2, #15
 80020e6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ea:	43db      	mvns	r3, r3
 80020ec:	69ba      	ldr	r2, [r7, #24]
 80020ee:	4013      	ands	r3, r2
 80020f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4a52      	ldr	r2, [pc, #328]	@ (8002240 <HAL_GPIO_Init+0x314>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d02b      	beq.n	8002152 <HAL_GPIO_Init+0x226>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4a51      	ldr	r2, [pc, #324]	@ (8002244 <HAL_GPIO_Init+0x318>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d025      	beq.n	800214e <HAL_GPIO_Init+0x222>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	4a50      	ldr	r2, [pc, #320]	@ (8002248 <HAL_GPIO_Init+0x31c>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d01f      	beq.n	800214a <HAL_GPIO_Init+0x21e>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4a4f      	ldr	r2, [pc, #316]	@ (800224c <HAL_GPIO_Init+0x320>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d019      	beq.n	8002146 <HAL_GPIO_Init+0x21a>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4a4e      	ldr	r2, [pc, #312]	@ (8002250 <HAL_GPIO_Init+0x324>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d013      	beq.n	8002142 <HAL_GPIO_Init+0x216>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4a4d      	ldr	r2, [pc, #308]	@ (8002254 <HAL_GPIO_Init+0x328>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d00d      	beq.n	800213e <HAL_GPIO_Init+0x212>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	4a4c      	ldr	r2, [pc, #304]	@ (8002258 <HAL_GPIO_Init+0x32c>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d007      	beq.n	800213a <HAL_GPIO_Init+0x20e>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4a4b      	ldr	r2, [pc, #300]	@ (800225c <HAL_GPIO_Init+0x330>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d101      	bne.n	8002136 <HAL_GPIO_Init+0x20a>
 8002132:	2307      	movs	r3, #7
 8002134:	e00e      	b.n	8002154 <HAL_GPIO_Init+0x228>
 8002136:	2308      	movs	r3, #8
 8002138:	e00c      	b.n	8002154 <HAL_GPIO_Init+0x228>
 800213a:	2306      	movs	r3, #6
 800213c:	e00a      	b.n	8002154 <HAL_GPIO_Init+0x228>
 800213e:	2305      	movs	r3, #5
 8002140:	e008      	b.n	8002154 <HAL_GPIO_Init+0x228>
 8002142:	2304      	movs	r3, #4
 8002144:	e006      	b.n	8002154 <HAL_GPIO_Init+0x228>
 8002146:	2303      	movs	r3, #3
 8002148:	e004      	b.n	8002154 <HAL_GPIO_Init+0x228>
 800214a:	2302      	movs	r3, #2
 800214c:	e002      	b.n	8002154 <HAL_GPIO_Init+0x228>
 800214e:	2301      	movs	r3, #1
 8002150:	e000      	b.n	8002154 <HAL_GPIO_Init+0x228>
 8002152:	2300      	movs	r3, #0
 8002154:	69fa      	ldr	r2, [r7, #28]
 8002156:	f002 0203 	and.w	r2, r2, #3
 800215a:	0092      	lsls	r2, r2, #2
 800215c:	4093      	lsls	r3, r2
 800215e:	69ba      	ldr	r2, [r7, #24]
 8002160:	4313      	orrs	r3, r2
 8002162:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002164:	4935      	ldr	r1, [pc, #212]	@ (800223c <HAL_GPIO_Init+0x310>)
 8002166:	69fb      	ldr	r3, [r7, #28]
 8002168:	089b      	lsrs	r3, r3, #2
 800216a:	3302      	adds	r3, #2
 800216c:	69ba      	ldr	r2, [r7, #24]
 800216e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002172:	4b3b      	ldr	r3, [pc, #236]	@ (8002260 <HAL_GPIO_Init+0x334>)
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	43db      	mvns	r3, r3
 800217c:	69ba      	ldr	r2, [r7, #24]
 800217e:	4013      	ands	r3, r2
 8002180:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800218a:	2b00      	cmp	r3, #0
 800218c:	d003      	beq.n	8002196 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800218e:	69ba      	ldr	r2, [r7, #24]
 8002190:	693b      	ldr	r3, [r7, #16]
 8002192:	4313      	orrs	r3, r2
 8002194:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002196:	4a32      	ldr	r2, [pc, #200]	@ (8002260 <HAL_GPIO_Init+0x334>)
 8002198:	69bb      	ldr	r3, [r7, #24]
 800219a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800219c:	4b30      	ldr	r3, [pc, #192]	@ (8002260 <HAL_GPIO_Init+0x334>)
 800219e:	68db      	ldr	r3, [r3, #12]
 80021a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021a2:	693b      	ldr	r3, [r7, #16]
 80021a4:	43db      	mvns	r3, r3
 80021a6:	69ba      	ldr	r2, [r7, #24]
 80021a8:	4013      	ands	r3, r2
 80021aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d003      	beq.n	80021c0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80021b8:	69ba      	ldr	r2, [r7, #24]
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	4313      	orrs	r3, r2
 80021be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80021c0:	4a27      	ldr	r2, [pc, #156]	@ (8002260 <HAL_GPIO_Init+0x334>)
 80021c2:	69bb      	ldr	r3, [r7, #24]
 80021c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80021c6:	4b26      	ldr	r3, [pc, #152]	@ (8002260 <HAL_GPIO_Init+0x334>)
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021cc:	693b      	ldr	r3, [r7, #16]
 80021ce:	43db      	mvns	r3, r3
 80021d0:	69ba      	ldr	r2, [r7, #24]
 80021d2:	4013      	ands	r3, r2
 80021d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d003      	beq.n	80021ea <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80021e2:	69ba      	ldr	r2, [r7, #24]
 80021e4:	693b      	ldr	r3, [r7, #16]
 80021e6:	4313      	orrs	r3, r2
 80021e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80021ea:	4a1d      	ldr	r2, [pc, #116]	@ (8002260 <HAL_GPIO_Init+0x334>)
 80021ec:	69bb      	ldr	r3, [r7, #24]
 80021ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80021f0:	4b1b      	ldr	r3, [pc, #108]	@ (8002260 <HAL_GPIO_Init+0x334>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	43db      	mvns	r3, r3
 80021fa:	69ba      	ldr	r2, [r7, #24]
 80021fc:	4013      	ands	r3, r2
 80021fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002208:	2b00      	cmp	r3, #0
 800220a:	d003      	beq.n	8002214 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800220c:	69ba      	ldr	r2, [r7, #24]
 800220e:	693b      	ldr	r3, [r7, #16]
 8002210:	4313      	orrs	r3, r2
 8002212:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002214:	4a12      	ldr	r2, [pc, #72]	@ (8002260 <HAL_GPIO_Init+0x334>)
 8002216:	69bb      	ldr	r3, [r7, #24]
 8002218:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800221a:	69fb      	ldr	r3, [r7, #28]
 800221c:	3301      	adds	r3, #1
 800221e:	61fb      	str	r3, [r7, #28]
 8002220:	69fb      	ldr	r3, [r7, #28]
 8002222:	2b0f      	cmp	r3, #15
 8002224:	f67f ae90 	bls.w	8001f48 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002228:	bf00      	nop
 800222a:	bf00      	nop
 800222c:	3724      	adds	r7, #36	@ 0x24
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr
 8002236:	bf00      	nop
 8002238:	40023800 	.word	0x40023800
 800223c:	40013800 	.word	0x40013800
 8002240:	40020000 	.word	0x40020000
 8002244:	40020400 	.word	0x40020400
 8002248:	40020800 	.word	0x40020800
 800224c:	40020c00 	.word	0x40020c00
 8002250:	40021000 	.word	0x40021000
 8002254:	40021400 	.word	0x40021400
 8002258:	40021800 	.word	0x40021800
 800225c:	40021c00 	.word	0x40021c00
 8002260:	40013c00 	.word	0x40013c00

08002264 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	460b      	mov	r3, r1
 800226e:	807b      	strh	r3, [r7, #2]
 8002270:	4613      	mov	r3, r2
 8002272:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002274:	787b      	ldrb	r3, [r7, #1]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d003      	beq.n	8002282 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800227a:	887a      	ldrh	r2, [r7, #2]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002280:	e003      	b.n	800228a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002282:	887b      	ldrh	r3, [r7, #2]
 8002284:	041a      	lsls	r2, r3, #16
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	619a      	str	r2, [r3, #24]
}
 800228a:	bf00      	nop
 800228c:	370c      	adds	r7, #12
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr
	...

08002298 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
 800229e:	4603      	mov	r3, r0
 80022a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80022a2:	4b08      	ldr	r3, [pc, #32]	@ (80022c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80022a4:	695a      	ldr	r2, [r3, #20]
 80022a6:	88fb      	ldrh	r3, [r7, #6]
 80022a8:	4013      	ands	r3, r2
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d006      	beq.n	80022bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80022ae:	4a05      	ldr	r2, [pc, #20]	@ (80022c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80022b0:	88fb      	ldrh	r3, [r7, #6]
 80022b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80022b4:	88fb      	ldrh	r3, [r7, #6]
 80022b6:	4618      	mov	r0, r3
 80022b8:	f7fe ff48 	bl	800114c <HAL_GPIO_EXTI_Callback>
  }
}
 80022bc:	bf00      	nop
 80022be:	3708      	adds	r7, #8
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	40013c00 	.word	0x40013c00

080022c8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b086      	sub	sp, #24
 80022cc:	af02      	add	r7, sp, #8
 80022ce:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d101      	bne.n	80022da <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e101      	b.n	80024de <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d106      	bne.n	80022fa <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2200      	movs	r2, #0
 80022f0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f006 fe7b 	bl	8008ff0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2203      	movs	r2, #3
 80022fe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002302:	68bb      	ldr	r3, [r7, #8]
 8002304:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002308:	d102      	bne.n	8002310 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2200      	movs	r2, #0
 800230e:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4618      	mov	r0, r3
 8002316:	f003 fda6 	bl	8005e66 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6818      	ldr	r0, [r3, #0]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	7c1a      	ldrb	r2, [r3, #16]
 8002322:	f88d 2000 	strb.w	r2, [sp]
 8002326:	3304      	adds	r3, #4
 8002328:	cb0e      	ldmia	r3, {r1, r2, r3}
 800232a:	f003 fc85 	bl	8005c38 <USB_CoreInit>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d005      	beq.n	8002340 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2202      	movs	r2, #2
 8002338:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e0ce      	b.n	80024de <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2100      	movs	r1, #0
 8002346:	4618      	mov	r0, r3
 8002348:	f003 fd9e 	bl	8005e88 <USB_SetCurrentMode>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d005      	beq.n	800235e <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2202      	movs	r2, #2
 8002356:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e0bf      	b.n	80024de <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800235e:	2300      	movs	r3, #0
 8002360:	73fb      	strb	r3, [r7, #15]
 8002362:	e04a      	b.n	80023fa <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002364:	7bfa      	ldrb	r2, [r7, #15]
 8002366:	6879      	ldr	r1, [r7, #4]
 8002368:	4613      	mov	r3, r2
 800236a:	00db      	lsls	r3, r3, #3
 800236c:	4413      	add	r3, r2
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	440b      	add	r3, r1
 8002372:	3315      	adds	r3, #21
 8002374:	2201      	movs	r2, #1
 8002376:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002378:	7bfa      	ldrb	r2, [r7, #15]
 800237a:	6879      	ldr	r1, [r7, #4]
 800237c:	4613      	mov	r3, r2
 800237e:	00db      	lsls	r3, r3, #3
 8002380:	4413      	add	r3, r2
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	440b      	add	r3, r1
 8002386:	3314      	adds	r3, #20
 8002388:	7bfa      	ldrb	r2, [r7, #15]
 800238a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800238c:	7bfa      	ldrb	r2, [r7, #15]
 800238e:	7bfb      	ldrb	r3, [r7, #15]
 8002390:	b298      	uxth	r0, r3
 8002392:	6879      	ldr	r1, [r7, #4]
 8002394:	4613      	mov	r3, r2
 8002396:	00db      	lsls	r3, r3, #3
 8002398:	4413      	add	r3, r2
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	440b      	add	r3, r1
 800239e:	332e      	adds	r3, #46	@ 0x2e
 80023a0:	4602      	mov	r2, r0
 80023a2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80023a4:	7bfa      	ldrb	r2, [r7, #15]
 80023a6:	6879      	ldr	r1, [r7, #4]
 80023a8:	4613      	mov	r3, r2
 80023aa:	00db      	lsls	r3, r3, #3
 80023ac:	4413      	add	r3, r2
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	440b      	add	r3, r1
 80023b2:	3318      	adds	r3, #24
 80023b4:	2200      	movs	r2, #0
 80023b6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80023b8:	7bfa      	ldrb	r2, [r7, #15]
 80023ba:	6879      	ldr	r1, [r7, #4]
 80023bc:	4613      	mov	r3, r2
 80023be:	00db      	lsls	r3, r3, #3
 80023c0:	4413      	add	r3, r2
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	440b      	add	r3, r1
 80023c6:	331c      	adds	r3, #28
 80023c8:	2200      	movs	r2, #0
 80023ca:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80023cc:	7bfa      	ldrb	r2, [r7, #15]
 80023ce:	6879      	ldr	r1, [r7, #4]
 80023d0:	4613      	mov	r3, r2
 80023d2:	00db      	lsls	r3, r3, #3
 80023d4:	4413      	add	r3, r2
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	440b      	add	r3, r1
 80023da:	3320      	adds	r3, #32
 80023dc:	2200      	movs	r2, #0
 80023de:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80023e0:	7bfa      	ldrb	r2, [r7, #15]
 80023e2:	6879      	ldr	r1, [r7, #4]
 80023e4:	4613      	mov	r3, r2
 80023e6:	00db      	lsls	r3, r3, #3
 80023e8:	4413      	add	r3, r2
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	440b      	add	r3, r1
 80023ee:	3324      	adds	r3, #36	@ 0x24
 80023f0:	2200      	movs	r2, #0
 80023f2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023f4:	7bfb      	ldrb	r3, [r7, #15]
 80023f6:	3301      	adds	r3, #1
 80023f8:	73fb      	strb	r3, [r7, #15]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	791b      	ldrb	r3, [r3, #4]
 80023fe:	7bfa      	ldrb	r2, [r7, #15]
 8002400:	429a      	cmp	r2, r3
 8002402:	d3af      	bcc.n	8002364 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002404:	2300      	movs	r3, #0
 8002406:	73fb      	strb	r3, [r7, #15]
 8002408:	e044      	b.n	8002494 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800240a:	7bfa      	ldrb	r2, [r7, #15]
 800240c:	6879      	ldr	r1, [r7, #4]
 800240e:	4613      	mov	r3, r2
 8002410:	00db      	lsls	r3, r3, #3
 8002412:	4413      	add	r3, r2
 8002414:	009b      	lsls	r3, r3, #2
 8002416:	440b      	add	r3, r1
 8002418:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800241c:	2200      	movs	r2, #0
 800241e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002420:	7bfa      	ldrb	r2, [r7, #15]
 8002422:	6879      	ldr	r1, [r7, #4]
 8002424:	4613      	mov	r3, r2
 8002426:	00db      	lsls	r3, r3, #3
 8002428:	4413      	add	r3, r2
 800242a:	009b      	lsls	r3, r3, #2
 800242c:	440b      	add	r3, r1
 800242e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002432:	7bfa      	ldrb	r2, [r7, #15]
 8002434:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002436:	7bfa      	ldrb	r2, [r7, #15]
 8002438:	6879      	ldr	r1, [r7, #4]
 800243a:	4613      	mov	r3, r2
 800243c:	00db      	lsls	r3, r3, #3
 800243e:	4413      	add	r3, r2
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	440b      	add	r3, r1
 8002444:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002448:	2200      	movs	r2, #0
 800244a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800244c:	7bfa      	ldrb	r2, [r7, #15]
 800244e:	6879      	ldr	r1, [r7, #4]
 8002450:	4613      	mov	r3, r2
 8002452:	00db      	lsls	r3, r3, #3
 8002454:	4413      	add	r3, r2
 8002456:	009b      	lsls	r3, r3, #2
 8002458:	440b      	add	r3, r1
 800245a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800245e:	2200      	movs	r2, #0
 8002460:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002462:	7bfa      	ldrb	r2, [r7, #15]
 8002464:	6879      	ldr	r1, [r7, #4]
 8002466:	4613      	mov	r3, r2
 8002468:	00db      	lsls	r3, r3, #3
 800246a:	4413      	add	r3, r2
 800246c:	009b      	lsls	r3, r3, #2
 800246e:	440b      	add	r3, r1
 8002470:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002474:	2200      	movs	r2, #0
 8002476:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002478:	7bfa      	ldrb	r2, [r7, #15]
 800247a:	6879      	ldr	r1, [r7, #4]
 800247c:	4613      	mov	r3, r2
 800247e:	00db      	lsls	r3, r3, #3
 8002480:	4413      	add	r3, r2
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	440b      	add	r3, r1
 8002486:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800248a:	2200      	movs	r2, #0
 800248c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800248e:	7bfb      	ldrb	r3, [r7, #15]
 8002490:	3301      	adds	r3, #1
 8002492:	73fb      	strb	r3, [r7, #15]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	791b      	ldrb	r3, [r3, #4]
 8002498:	7bfa      	ldrb	r2, [r7, #15]
 800249a:	429a      	cmp	r2, r3
 800249c:	d3b5      	bcc.n	800240a <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6818      	ldr	r0, [r3, #0]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	7c1a      	ldrb	r2, [r3, #16]
 80024a6:	f88d 2000 	strb.w	r2, [sp]
 80024aa:	3304      	adds	r3, #4
 80024ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80024ae:	f003 fd37 	bl	8005f20 <USB_DevInit>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d005      	beq.n	80024c4 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2202      	movs	r2, #2
 80024bc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80024c0:	2301      	movs	r3, #1
 80024c2:	e00c      	b.n	80024de <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2201      	movs	r2, #1
 80024ce:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4618      	mov	r0, r3
 80024d8:	f004 fd81 	bl	8006fde <USB_DevDisconnect>

  return HAL_OK;
 80024dc:	2300      	movs	r3, #0
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3710      	adds	r7, #16
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}

080024e6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80024e6:	b580      	push	{r7, lr}
 80024e8:	b084      	sub	sp, #16
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80024fa:	2b01      	cmp	r3, #1
 80024fc:	d101      	bne.n	8002502 <HAL_PCD_Start+0x1c>
 80024fe:	2302      	movs	r3, #2
 8002500:	e022      	b.n	8002548 <HAL_PCD_Start+0x62>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2201      	movs	r2, #1
 8002506:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	68db      	ldr	r3, [r3, #12]
 800250e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002512:	2b00      	cmp	r3, #0
 8002514:	d009      	beq.n	800252a <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800251a:	2b01      	cmp	r3, #1
 800251c:	d105      	bne.n	800252a <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002522:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4618      	mov	r0, r3
 8002530:	f003 fc88 	bl	8005e44 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4618      	mov	r0, r3
 800253a:	f004 fd2f 	bl	8006f9c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2200      	movs	r2, #0
 8002542:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002546:	2300      	movs	r3, #0
}
 8002548:	4618      	mov	r0, r3
 800254a:	3710      	adds	r7, #16
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}

08002550 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002550:	b590      	push	{r4, r7, lr}
 8002552:	b08d      	sub	sp, #52	@ 0x34
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800255e:	6a3b      	ldr	r3, [r7, #32]
 8002560:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4618      	mov	r0, r3
 8002568:	f004 fded 	bl	8007146 <USB_GetMode>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	f040 848c 	bne.w	8002e8c <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4618      	mov	r0, r3
 800257a:	f004 fd51 	bl	8007020 <USB_ReadInterrupts>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	f000 8482 	beq.w	8002e8a <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002586:	69fb      	ldr	r3, [r7, #28]
 8002588:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	0a1b      	lsrs	r3, r3, #8
 8002590:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4618      	mov	r0, r3
 80025a0:	f004 fd3e 	bl	8007020 <USB_ReadInterrupts>
 80025a4:	4603      	mov	r3, r0
 80025a6:	f003 0302 	and.w	r3, r3, #2
 80025aa:	2b02      	cmp	r3, #2
 80025ac:	d107      	bne.n	80025be <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	695a      	ldr	r2, [r3, #20]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f002 0202 	and.w	r2, r2, #2
 80025bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4618      	mov	r0, r3
 80025c4:	f004 fd2c 	bl	8007020 <USB_ReadInterrupts>
 80025c8:	4603      	mov	r3, r0
 80025ca:	f003 0310 	and.w	r3, r3, #16
 80025ce:	2b10      	cmp	r3, #16
 80025d0:	d161      	bne.n	8002696 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	699a      	ldr	r2, [r3, #24]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f022 0210 	bic.w	r2, r2, #16
 80025e0:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80025e2:	6a3b      	ldr	r3, [r7, #32]
 80025e4:	6a1b      	ldr	r3, [r3, #32]
 80025e6:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80025e8:	69bb      	ldr	r3, [r7, #24]
 80025ea:	f003 020f 	and.w	r2, r3, #15
 80025ee:	4613      	mov	r3, r2
 80025f0:	00db      	lsls	r3, r3, #3
 80025f2:	4413      	add	r3, r2
 80025f4:	009b      	lsls	r3, r3, #2
 80025f6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80025fa:	687a      	ldr	r2, [r7, #4]
 80025fc:	4413      	add	r3, r2
 80025fe:	3304      	adds	r3, #4
 8002600:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002602:	69bb      	ldr	r3, [r7, #24]
 8002604:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8002608:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800260c:	d124      	bne.n	8002658 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800260e:	69ba      	ldr	r2, [r7, #24]
 8002610:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8002614:	4013      	ands	r3, r2
 8002616:	2b00      	cmp	r3, #0
 8002618:	d035      	beq.n	8002686 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800261e:	69bb      	ldr	r3, [r7, #24]
 8002620:	091b      	lsrs	r3, r3, #4
 8002622:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002624:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002628:	b29b      	uxth	r3, r3
 800262a:	461a      	mov	r2, r3
 800262c:	6a38      	ldr	r0, [r7, #32]
 800262e:	f004 fb63 	bl	8006cf8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	68da      	ldr	r2, [r3, #12]
 8002636:	69bb      	ldr	r3, [r7, #24]
 8002638:	091b      	lsrs	r3, r3, #4
 800263a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800263e:	441a      	add	r2, r3
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	695a      	ldr	r2, [r3, #20]
 8002648:	69bb      	ldr	r3, [r7, #24]
 800264a:	091b      	lsrs	r3, r3, #4
 800264c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002650:	441a      	add	r2, r3
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	615a      	str	r2, [r3, #20]
 8002656:	e016      	b.n	8002686 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002658:	69bb      	ldr	r3, [r7, #24]
 800265a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800265e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002662:	d110      	bne.n	8002686 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800266a:	2208      	movs	r2, #8
 800266c:	4619      	mov	r1, r3
 800266e:	6a38      	ldr	r0, [r7, #32]
 8002670:	f004 fb42 	bl	8006cf8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	695a      	ldr	r2, [r3, #20]
 8002678:	69bb      	ldr	r3, [r7, #24]
 800267a:	091b      	lsrs	r3, r3, #4
 800267c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002680:	441a      	add	r2, r3
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	699a      	ldr	r2, [r3, #24]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f042 0210 	orr.w	r2, r2, #16
 8002694:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4618      	mov	r0, r3
 800269c:	f004 fcc0 	bl	8007020 <USB_ReadInterrupts>
 80026a0:	4603      	mov	r3, r0
 80026a2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80026a6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80026aa:	f040 80a7 	bne.w	80027fc <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80026ae:	2300      	movs	r3, #0
 80026b0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4618      	mov	r0, r3
 80026b8:	f004 fcc5 	bl	8007046 <USB_ReadDevAllOutEpInterrupt>
 80026bc:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80026be:	e099      	b.n	80027f4 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80026c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026c2:	f003 0301 	and.w	r3, r3, #1
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	f000 808e 	beq.w	80027e8 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026d2:	b2d2      	uxtb	r2, r2
 80026d4:	4611      	mov	r1, r2
 80026d6:	4618      	mov	r0, r3
 80026d8:	f004 fce9 	bl	80070ae <USB_ReadDevOutEPInterrupt>
 80026dc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	f003 0301 	and.w	r3, r3, #1
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d00c      	beq.n	8002702 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80026e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ea:	015a      	lsls	r2, r3, #5
 80026ec:	69fb      	ldr	r3, [r7, #28]
 80026ee:	4413      	add	r3, r2
 80026f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80026f4:	461a      	mov	r2, r3
 80026f6:	2301      	movs	r3, #1
 80026f8:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80026fa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f000 fe8b 	bl	8003418 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	f003 0308 	and.w	r3, r3, #8
 8002708:	2b00      	cmp	r3, #0
 800270a:	d00c      	beq.n	8002726 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800270c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800270e:	015a      	lsls	r2, r3, #5
 8002710:	69fb      	ldr	r3, [r7, #28]
 8002712:	4413      	add	r3, r2
 8002714:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002718:	461a      	mov	r2, r3
 800271a:	2308      	movs	r3, #8
 800271c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800271e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002720:	6878      	ldr	r0, [r7, #4]
 8002722:	f000 ff61 	bl	80035e8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	f003 0310 	and.w	r3, r3, #16
 800272c:	2b00      	cmp	r3, #0
 800272e:	d008      	beq.n	8002742 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002732:	015a      	lsls	r2, r3, #5
 8002734:	69fb      	ldr	r3, [r7, #28]
 8002736:	4413      	add	r3, r2
 8002738:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800273c:	461a      	mov	r2, r3
 800273e:	2310      	movs	r3, #16
 8002740:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	f003 0302 	and.w	r3, r3, #2
 8002748:	2b00      	cmp	r3, #0
 800274a:	d030      	beq.n	80027ae <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800274c:	6a3b      	ldr	r3, [r7, #32]
 800274e:	695b      	ldr	r3, [r3, #20]
 8002750:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002754:	2b80      	cmp	r3, #128	@ 0x80
 8002756:	d109      	bne.n	800276c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002758:	69fb      	ldr	r3, [r7, #28]
 800275a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	69fa      	ldr	r2, [r7, #28]
 8002762:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002766:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800276a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800276c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800276e:	4613      	mov	r3, r2
 8002770:	00db      	lsls	r3, r3, #3
 8002772:	4413      	add	r3, r2
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800277a:	687a      	ldr	r2, [r7, #4]
 800277c:	4413      	add	r3, r2
 800277e:	3304      	adds	r3, #4
 8002780:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	78db      	ldrb	r3, [r3, #3]
 8002786:	2b01      	cmp	r3, #1
 8002788:	d108      	bne.n	800279c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	2200      	movs	r2, #0
 800278e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002792:	b2db      	uxtb	r3, r3
 8002794:	4619      	mov	r1, r3
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f006 fd30 	bl	80091fc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800279c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800279e:	015a      	lsls	r2, r3, #5
 80027a0:	69fb      	ldr	r3, [r7, #28]
 80027a2:	4413      	add	r3, r2
 80027a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80027a8:	461a      	mov	r2, r3
 80027aa:	2302      	movs	r3, #2
 80027ac:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80027ae:	693b      	ldr	r3, [r7, #16]
 80027b0:	f003 0320 	and.w	r3, r3, #32
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d008      	beq.n	80027ca <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80027b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ba:	015a      	lsls	r2, r3, #5
 80027bc:	69fb      	ldr	r3, [r7, #28]
 80027be:	4413      	add	r3, r2
 80027c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80027c4:	461a      	mov	r2, r3
 80027c6:	2320      	movs	r3, #32
 80027c8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d009      	beq.n	80027e8 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80027d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d6:	015a      	lsls	r2, r3, #5
 80027d8:	69fb      	ldr	r3, [r7, #28]
 80027da:	4413      	add	r3, r2
 80027dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80027e0:	461a      	mov	r2, r3
 80027e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80027e6:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80027e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ea:	3301      	adds	r3, #1
 80027ec:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80027ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027f0:	085b      	lsrs	r3, r3, #1
 80027f2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80027f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	f47f af62 	bne.w	80026c0 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4618      	mov	r0, r3
 8002802:	f004 fc0d 	bl	8007020 <USB_ReadInterrupts>
 8002806:	4603      	mov	r3, r0
 8002808:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800280c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002810:	f040 80db 	bne.w	80029ca <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4618      	mov	r0, r3
 800281a:	f004 fc2e 	bl	800707a <USB_ReadDevAllInEpInterrupt>
 800281e:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8002820:	2300      	movs	r3, #0
 8002822:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8002824:	e0cd      	b.n	80029c2 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002828:	f003 0301 	and.w	r3, r3, #1
 800282c:	2b00      	cmp	r3, #0
 800282e:	f000 80c2 	beq.w	80029b6 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002838:	b2d2      	uxtb	r2, r2
 800283a:	4611      	mov	r1, r2
 800283c:	4618      	mov	r0, r3
 800283e:	f004 fc54 	bl	80070ea <USB_ReadDevInEPInterrupt>
 8002842:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	f003 0301 	and.w	r3, r3, #1
 800284a:	2b00      	cmp	r3, #0
 800284c:	d057      	beq.n	80028fe <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800284e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002850:	f003 030f 	and.w	r3, r3, #15
 8002854:	2201      	movs	r2, #1
 8002856:	fa02 f303 	lsl.w	r3, r2, r3
 800285a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800285c:	69fb      	ldr	r3, [r7, #28]
 800285e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002862:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	43db      	mvns	r3, r3
 8002868:	69f9      	ldr	r1, [r7, #28]
 800286a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800286e:	4013      	ands	r3, r2
 8002870:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002874:	015a      	lsls	r2, r3, #5
 8002876:	69fb      	ldr	r3, [r7, #28]
 8002878:	4413      	add	r3, r2
 800287a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800287e:	461a      	mov	r2, r3
 8002880:	2301      	movs	r3, #1
 8002882:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	799b      	ldrb	r3, [r3, #6]
 8002888:	2b01      	cmp	r3, #1
 800288a:	d132      	bne.n	80028f2 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800288c:	6879      	ldr	r1, [r7, #4]
 800288e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002890:	4613      	mov	r3, r2
 8002892:	00db      	lsls	r3, r3, #3
 8002894:	4413      	add	r3, r2
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	440b      	add	r3, r1
 800289a:	3320      	adds	r3, #32
 800289c:	6819      	ldr	r1, [r3, #0]
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028a2:	4613      	mov	r3, r2
 80028a4:	00db      	lsls	r3, r3, #3
 80028a6:	4413      	add	r3, r2
 80028a8:	009b      	lsls	r3, r3, #2
 80028aa:	4403      	add	r3, r0
 80028ac:	331c      	adds	r3, #28
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4419      	add	r1, r3
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028b6:	4613      	mov	r3, r2
 80028b8:	00db      	lsls	r3, r3, #3
 80028ba:	4413      	add	r3, r2
 80028bc:	009b      	lsls	r3, r3, #2
 80028be:	4403      	add	r3, r0
 80028c0:	3320      	adds	r3, #32
 80028c2:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80028c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d113      	bne.n	80028f2 <HAL_PCD_IRQHandler+0x3a2>
 80028ca:	6879      	ldr	r1, [r7, #4]
 80028cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028ce:	4613      	mov	r3, r2
 80028d0:	00db      	lsls	r3, r3, #3
 80028d2:	4413      	add	r3, r2
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	440b      	add	r3, r1
 80028d8:	3324      	adds	r3, #36	@ 0x24
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d108      	bne.n	80028f2 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6818      	ldr	r0, [r3, #0]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80028ea:	461a      	mov	r2, r3
 80028ec:	2101      	movs	r1, #1
 80028ee:	f004 fc5b 	bl	80071a8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80028f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	4619      	mov	r1, r3
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f006 fbfa 	bl	80090f2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	f003 0308 	and.w	r3, r3, #8
 8002904:	2b00      	cmp	r3, #0
 8002906:	d008      	beq.n	800291a <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800290a:	015a      	lsls	r2, r3, #5
 800290c:	69fb      	ldr	r3, [r7, #28]
 800290e:	4413      	add	r3, r2
 8002910:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002914:	461a      	mov	r2, r3
 8002916:	2308      	movs	r3, #8
 8002918:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	f003 0310 	and.w	r3, r3, #16
 8002920:	2b00      	cmp	r3, #0
 8002922:	d008      	beq.n	8002936 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002926:	015a      	lsls	r2, r3, #5
 8002928:	69fb      	ldr	r3, [r7, #28]
 800292a:	4413      	add	r3, r2
 800292c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002930:	461a      	mov	r2, r3
 8002932:	2310      	movs	r3, #16
 8002934:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800293c:	2b00      	cmp	r3, #0
 800293e:	d008      	beq.n	8002952 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002942:	015a      	lsls	r2, r3, #5
 8002944:	69fb      	ldr	r3, [r7, #28]
 8002946:	4413      	add	r3, r2
 8002948:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800294c:	461a      	mov	r2, r3
 800294e:	2340      	movs	r3, #64	@ 0x40
 8002950:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	f003 0302 	and.w	r3, r3, #2
 8002958:	2b00      	cmp	r3, #0
 800295a:	d023      	beq.n	80029a4 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800295c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800295e:	6a38      	ldr	r0, [r7, #32]
 8002960:	f003 fc42 	bl	80061e8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002964:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002966:	4613      	mov	r3, r2
 8002968:	00db      	lsls	r3, r3, #3
 800296a:	4413      	add	r3, r2
 800296c:	009b      	lsls	r3, r3, #2
 800296e:	3310      	adds	r3, #16
 8002970:	687a      	ldr	r2, [r7, #4]
 8002972:	4413      	add	r3, r2
 8002974:	3304      	adds	r3, #4
 8002976:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	78db      	ldrb	r3, [r3, #3]
 800297c:	2b01      	cmp	r3, #1
 800297e:	d108      	bne.n	8002992 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	2200      	movs	r2, #0
 8002984:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002988:	b2db      	uxtb	r3, r3
 800298a:	4619      	mov	r1, r3
 800298c:	6878      	ldr	r0, [r7, #4]
 800298e:	f006 fc47 	bl	8009220 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002994:	015a      	lsls	r2, r3, #5
 8002996:	69fb      	ldr	r3, [r7, #28]
 8002998:	4413      	add	r3, r2
 800299a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800299e:	461a      	mov	r2, r3
 80029a0:	2302      	movs	r3, #2
 80029a2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d003      	beq.n	80029b6 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80029ae:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80029b0:	6878      	ldr	r0, [r7, #4]
 80029b2:	f000 fca5 	bl	8003300 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80029b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b8:	3301      	adds	r3, #1
 80029ba:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80029bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029be:	085b      	lsrs	r3, r3, #1
 80029c0:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80029c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	f47f af2e 	bne.w	8002826 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4618      	mov	r0, r3
 80029d0:	f004 fb26 	bl	8007020 <USB_ReadInterrupts>
 80029d4:	4603      	mov	r3, r0
 80029d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80029da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80029de:	d122      	bne.n	8002a26 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80029e0:	69fb      	ldr	r3, [r7, #28]
 80029e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	69fa      	ldr	r2, [r7, #28]
 80029ea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80029ee:	f023 0301 	bic.w	r3, r3, #1
 80029f2:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d108      	bne.n	8002a10 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2200      	movs	r2, #0
 8002a02:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002a06:	2100      	movs	r1, #0
 8002a08:	6878      	ldr	r0, [r7, #4]
 8002a0a:	f000 fe8b 	bl	8003724 <HAL_PCDEx_LPM_Callback>
 8002a0e:	e002      	b.n	8002a16 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002a10:	6878      	ldr	r0, [r7, #4]
 8002a12:	f006 fbe5 	bl	80091e0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	695a      	ldr	r2, [r3, #20]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002a24:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f004 faf8 	bl	8007020 <USB_ReadInterrupts>
 8002a30:	4603      	mov	r3, r0
 8002a32:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a36:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002a3a:	d112      	bne.n	8002a62 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002a3c:	69fb      	ldr	r3, [r7, #28]
 8002a3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	f003 0301 	and.w	r3, r3, #1
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d102      	bne.n	8002a52 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002a4c:	6878      	ldr	r0, [r7, #4]
 8002a4e:	f006 fba1 	bl	8009194 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	695a      	ldr	r2, [r3, #20]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002a60:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4618      	mov	r0, r3
 8002a68:	f004 fada 	bl	8007020 <USB_ReadInterrupts>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a76:	f040 80b7 	bne.w	8002be8 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002a7a:	69fb      	ldr	r3, [r7, #28]
 8002a7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	69fa      	ldr	r2, [r7, #28]
 8002a84:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a88:	f023 0301 	bic.w	r3, r3, #1
 8002a8c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	2110      	movs	r1, #16
 8002a94:	4618      	mov	r0, r3
 8002a96:	f003 fba7 	bl	80061e8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a9e:	e046      	b.n	8002b2e <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002aa2:	015a      	lsls	r2, r3, #5
 8002aa4:	69fb      	ldr	r3, [r7, #28]
 8002aa6:	4413      	add	r3, r2
 8002aa8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002aac:	461a      	mov	r2, r3
 8002aae:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002ab2:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002ab4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ab6:	015a      	lsls	r2, r3, #5
 8002ab8:	69fb      	ldr	r3, [r7, #28]
 8002aba:	4413      	add	r3, r2
 8002abc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ac4:	0151      	lsls	r1, r2, #5
 8002ac6:	69fa      	ldr	r2, [r7, #28]
 8002ac8:	440a      	add	r2, r1
 8002aca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002ace:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002ad2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002ad4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ad6:	015a      	lsls	r2, r3, #5
 8002ad8:	69fb      	ldr	r3, [r7, #28]
 8002ada:	4413      	add	r3, r2
 8002adc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002ae6:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002ae8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002aea:	015a      	lsls	r2, r3, #5
 8002aec:	69fb      	ldr	r3, [r7, #28]
 8002aee:	4413      	add	r3, r2
 8002af0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002af8:	0151      	lsls	r1, r2, #5
 8002afa:	69fa      	ldr	r2, [r7, #28]
 8002afc:	440a      	add	r2, r1
 8002afe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002b02:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002b06:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002b08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b0a:	015a      	lsls	r2, r3, #5
 8002b0c:	69fb      	ldr	r3, [r7, #28]
 8002b0e:	4413      	add	r3, r2
 8002b10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b18:	0151      	lsls	r1, r2, #5
 8002b1a:	69fa      	ldr	r2, [r7, #28]
 8002b1c:	440a      	add	r2, r1
 8002b1e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002b22:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002b26:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b2a:	3301      	adds	r3, #1
 8002b2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	791b      	ldrb	r3, [r3, #4]
 8002b32:	461a      	mov	r2, r3
 8002b34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d3b2      	bcc.n	8002aa0 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b40:	69db      	ldr	r3, [r3, #28]
 8002b42:	69fa      	ldr	r2, [r7, #28]
 8002b44:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b48:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002b4c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	7bdb      	ldrb	r3, [r3, #15]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d016      	beq.n	8002b84 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002b56:	69fb      	ldr	r3, [r7, #28]
 8002b58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b60:	69fa      	ldr	r2, [r7, #28]
 8002b62:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b66:	f043 030b 	orr.w	r3, r3, #11
 8002b6a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002b6e:	69fb      	ldr	r3, [r7, #28]
 8002b70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b76:	69fa      	ldr	r2, [r7, #28]
 8002b78:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b7c:	f043 030b 	orr.w	r3, r3, #11
 8002b80:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b82:	e015      	b.n	8002bb0 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002b84:	69fb      	ldr	r3, [r7, #28]
 8002b86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b8a:	695b      	ldr	r3, [r3, #20]
 8002b8c:	69fa      	ldr	r2, [r7, #28]
 8002b8e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b92:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002b96:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8002b9a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ba2:	691b      	ldr	r3, [r3, #16]
 8002ba4:	69fa      	ldr	r2, [r7, #28]
 8002ba6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002baa:	f043 030b 	orr.w	r3, r3, #11
 8002bae:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002bb0:	69fb      	ldr	r3, [r7, #28]
 8002bb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	69fa      	ldr	r2, [r7, #28]
 8002bba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002bbe:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002bc2:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6818      	ldr	r0, [r3, #0]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002bd2:	461a      	mov	r2, r3
 8002bd4:	f004 fae8 	bl	80071a8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	695a      	ldr	r2, [r3, #20]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002be6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4618      	mov	r0, r3
 8002bee:	f004 fa17 	bl	8007020 <USB_ReadInterrupts>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002bf8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002bfc:	d123      	bne.n	8002c46 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4618      	mov	r0, r3
 8002c04:	f004 faad 	bl	8007162 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f003 fb64 	bl	80062da <USB_GetDevSpeed>
 8002c12:	4603      	mov	r3, r0
 8002c14:	461a      	mov	r2, r3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681c      	ldr	r4, [r3, #0]
 8002c1e:	f001 fa05 	bl	800402c <HAL_RCC_GetHCLKFreq>
 8002c22:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002c28:	461a      	mov	r2, r3
 8002c2a:	4620      	mov	r0, r4
 8002c2c:	f003 f868 	bl	8005d00 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002c30:	6878      	ldr	r0, [r7, #4]
 8002c32:	f006 fa86 	bl	8009142 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	695a      	ldr	r2, [r3, #20]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002c44:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f004 f9e8 	bl	8007020 <USB_ReadInterrupts>
 8002c50:	4603      	mov	r3, r0
 8002c52:	f003 0308 	and.w	r3, r3, #8
 8002c56:	2b08      	cmp	r3, #8
 8002c58:	d10a      	bne.n	8002c70 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f006 fa63 	bl	8009126 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	695a      	ldr	r2, [r3, #20]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f002 0208 	and.w	r2, r2, #8
 8002c6e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4618      	mov	r0, r3
 8002c76:	f004 f9d3 	bl	8007020 <USB_ReadInterrupts>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c80:	2b80      	cmp	r3, #128	@ 0x80
 8002c82:	d123      	bne.n	8002ccc <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002c84:	6a3b      	ldr	r3, [r7, #32]
 8002c86:	699b      	ldr	r3, [r3, #24]
 8002c88:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002c8c:	6a3b      	ldr	r3, [r7, #32]
 8002c8e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c90:	2301      	movs	r3, #1
 8002c92:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c94:	e014      	b.n	8002cc0 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002c96:	6879      	ldr	r1, [r7, #4]
 8002c98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c9a:	4613      	mov	r3, r2
 8002c9c:	00db      	lsls	r3, r3, #3
 8002c9e:	4413      	add	r3, r2
 8002ca0:	009b      	lsls	r3, r3, #2
 8002ca2:	440b      	add	r3, r1
 8002ca4:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002ca8:	781b      	ldrb	r3, [r3, #0]
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d105      	bne.n	8002cba <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	4619      	mov	r1, r3
 8002cb4:	6878      	ldr	r0, [r7, #4]
 8002cb6:	f000 faf2 	bl	800329e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cbc:	3301      	adds	r3, #1
 8002cbe:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	791b      	ldrb	r3, [r3, #4]
 8002cc4:	461a      	mov	r2, r3
 8002cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d3e4      	bcc.n	8002c96 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f004 f9a5 	bl	8007020 <USB_ReadInterrupts>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002cdc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002ce0:	d13c      	bne.n	8002d5c <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ce6:	e02b      	b.n	8002d40 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cea:	015a      	lsls	r2, r3, #5
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	4413      	add	r3, r2
 8002cf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002cf8:	6879      	ldr	r1, [r7, #4]
 8002cfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cfc:	4613      	mov	r3, r2
 8002cfe:	00db      	lsls	r3, r3, #3
 8002d00:	4413      	add	r3, r2
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	440b      	add	r3, r1
 8002d06:	3318      	adds	r3, #24
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d115      	bne.n	8002d3a <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002d0e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	da12      	bge.n	8002d3a <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002d14:	6879      	ldr	r1, [r7, #4]
 8002d16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d18:	4613      	mov	r3, r2
 8002d1a:	00db      	lsls	r3, r3, #3
 8002d1c:	4413      	add	r3, r2
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	440b      	add	r3, r1
 8002d22:	3317      	adds	r3, #23
 8002d24:	2201      	movs	r2, #1
 8002d26:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	4619      	mov	r1, r3
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f000 fab2 	bl	800329e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d3c:	3301      	adds	r3, #1
 8002d3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	791b      	ldrb	r3, [r3, #4]
 8002d44:	461a      	mov	r2, r3
 8002d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d3cd      	bcc.n	8002ce8 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	695a      	ldr	r2, [r3, #20]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002d5a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4618      	mov	r0, r3
 8002d62:	f004 f95d 	bl	8007020 <USB_ReadInterrupts>
 8002d66:	4603      	mov	r3, r0
 8002d68:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d6c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002d70:	d156      	bne.n	8002e20 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d72:	2301      	movs	r3, #1
 8002d74:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d76:	e045      	b.n	8002e04 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d7a:	015a      	lsls	r2, r3, #5
 8002d7c:	69fb      	ldr	r3, [r7, #28]
 8002d7e:	4413      	add	r3, r2
 8002d80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002d88:	6879      	ldr	r1, [r7, #4]
 8002d8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	00db      	lsls	r3, r3, #3
 8002d90:	4413      	add	r3, r2
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	440b      	add	r3, r1
 8002d96:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002d9a:	781b      	ldrb	r3, [r3, #0]
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d12e      	bne.n	8002dfe <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002da0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	da2b      	bge.n	8002dfe <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002da6:	69bb      	ldr	r3, [r7, #24]
 8002da8:	0c1a      	lsrs	r2, r3, #16
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002db0:	4053      	eors	r3, r2
 8002db2:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d121      	bne.n	8002dfe <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002dba:	6879      	ldr	r1, [r7, #4]
 8002dbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002dbe:	4613      	mov	r3, r2
 8002dc0:	00db      	lsls	r3, r3, #3
 8002dc2:	4413      	add	r3, r2
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	440b      	add	r3, r1
 8002dc8:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002dcc:	2201      	movs	r2, #1
 8002dce:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002dd0:	6a3b      	ldr	r3, [r7, #32]
 8002dd2:	699b      	ldr	r3, [r3, #24]
 8002dd4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002dd8:	6a3b      	ldr	r3, [r7, #32]
 8002dda:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002ddc:	6a3b      	ldr	r3, [r7, #32]
 8002dde:	695b      	ldr	r3, [r3, #20]
 8002de0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d10a      	bne.n	8002dfe <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002de8:	69fb      	ldr	r3, [r7, #28]
 8002dea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	69fa      	ldr	r2, [r7, #28]
 8002df2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002df6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002dfa:	6053      	str	r3, [r2, #4]
            break;
 8002dfc:	e008      	b.n	8002e10 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e00:	3301      	adds	r3, #1
 8002e02:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	791b      	ldrb	r3, [r3, #4]
 8002e08:	461a      	mov	r2, r3
 8002e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d3b3      	bcc.n	8002d78 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	695a      	ldr	r2, [r3, #20]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002e1e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4618      	mov	r0, r3
 8002e26:	f004 f8fb 	bl	8007020 <USB_ReadInterrupts>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002e30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e34:	d10a      	bne.n	8002e4c <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f006 fa04 	bl	8009244 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	695a      	ldr	r2, [r3, #20]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002e4a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4618      	mov	r0, r3
 8002e52:	f004 f8e5 	bl	8007020 <USB_ReadInterrupts>
 8002e56:	4603      	mov	r3, r0
 8002e58:	f003 0304 	and.w	r3, r3, #4
 8002e5c:	2b04      	cmp	r3, #4
 8002e5e:	d115      	bne.n	8002e8c <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002e68:	69bb      	ldr	r3, [r7, #24]
 8002e6a:	f003 0304 	and.w	r3, r3, #4
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d002      	beq.n	8002e78 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f006 f9f4 	bl	8009260 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	6859      	ldr	r1, [r3, #4]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	69ba      	ldr	r2, [r7, #24]
 8002e84:	430a      	orrs	r2, r1
 8002e86:	605a      	str	r2, [r3, #4]
 8002e88:	e000      	b.n	8002e8c <HAL_PCD_IRQHandler+0x93c>
      return;
 8002e8a:	bf00      	nop
    }
  }
}
 8002e8c:	3734      	adds	r7, #52	@ 0x34
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd90      	pop	{r4, r7, pc}

08002e92 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002e92:	b580      	push	{r7, lr}
 8002e94:	b082      	sub	sp, #8
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	6078      	str	r0, [r7, #4]
 8002e9a:	460b      	mov	r3, r1
 8002e9c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002ea4:	2b01      	cmp	r3, #1
 8002ea6:	d101      	bne.n	8002eac <HAL_PCD_SetAddress+0x1a>
 8002ea8:	2302      	movs	r3, #2
 8002eaa:	e012      	b.n	8002ed2 <HAL_PCD_SetAddress+0x40>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2201      	movs	r2, #1
 8002eb0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	78fa      	ldrb	r2, [r7, #3]
 8002eb8:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	78fa      	ldrb	r2, [r7, #3]
 8002ec0:	4611      	mov	r1, r2
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f004 f844 	bl	8006f50 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002ed0:	2300      	movs	r3, #0
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3708      	adds	r7, #8
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}

08002eda <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002eda:	b580      	push	{r7, lr}
 8002edc:	b084      	sub	sp, #16
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	6078      	str	r0, [r7, #4]
 8002ee2:	4608      	mov	r0, r1
 8002ee4:	4611      	mov	r1, r2
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	4603      	mov	r3, r0
 8002eea:	70fb      	strb	r3, [r7, #3]
 8002eec:	460b      	mov	r3, r1
 8002eee:	803b      	strh	r3, [r7, #0]
 8002ef0:	4613      	mov	r3, r2
 8002ef2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002ef8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	da0f      	bge.n	8002f20 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f00:	78fb      	ldrb	r3, [r7, #3]
 8002f02:	f003 020f 	and.w	r2, r3, #15
 8002f06:	4613      	mov	r3, r2
 8002f08:	00db      	lsls	r3, r3, #3
 8002f0a:	4413      	add	r3, r2
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	3310      	adds	r3, #16
 8002f10:	687a      	ldr	r2, [r7, #4]
 8002f12:	4413      	add	r3, r2
 8002f14:	3304      	adds	r3, #4
 8002f16:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	2201      	movs	r2, #1
 8002f1c:	705a      	strb	r2, [r3, #1]
 8002f1e:	e00f      	b.n	8002f40 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f20:	78fb      	ldrb	r3, [r7, #3]
 8002f22:	f003 020f 	and.w	r2, r3, #15
 8002f26:	4613      	mov	r3, r2
 8002f28:	00db      	lsls	r3, r3, #3
 8002f2a:	4413      	add	r3, r2
 8002f2c:	009b      	lsls	r3, r3, #2
 8002f2e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	4413      	add	r3, r2
 8002f36:	3304      	adds	r3, #4
 8002f38:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002f40:	78fb      	ldrb	r3, [r7, #3]
 8002f42:	f003 030f 	and.w	r3, r3, #15
 8002f46:	b2da      	uxtb	r2, r3
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002f4c:	883b      	ldrh	r3, [r7, #0]
 8002f4e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	78ba      	ldrb	r2, [r7, #2]
 8002f5a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	785b      	ldrb	r3, [r3, #1]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d004      	beq.n	8002f6e <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	781b      	ldrb	r3, [r3, #0]
 8002f68:	461a      	mov	r2, r3
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002f6e:	78bb      	ldrb	r3, [r7, #2]
 8002f70:	2b02      	cmp	r3, #2
 8002f72:	d102      	bne.n	8002f7a <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2200      	movs	r2, #0
 8002f78:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d101      	bne.n	8002f88 <HAL_PCD_EP_Open+0xae>
 8002f84:	2302      	movs	r3, #2
 8002f86:	e00e      	b.n	8002fa6 <HAL_PCD_EP_Open+0xcc>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	68f9      	ldr	r1, [r7, #12]
 8002f96:	4618      	mov	r0, r3
 8002f98:	f003 f9c4 	bl	8006324 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002fa4:	7afb      	ldrb	r3, [r7, #11]
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3710      	adds	r7, #16
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}

08002fae <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002fae:	b580      	push	{r7, lr}
 8002fb0:	b084      	sub	sp, #16
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	6078      	str	r0, [r7, #4]
 8002fb6:	460b      	mov	r3, r1
 8002fb8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002fba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	da0f      	bge.n	8002fe2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002fc2:	78fb      	ldrb	r3, [r7, #3]
 8002fc4:	f003 020f 	and.w	r2, r3, #15
 8002fc8:	4613      	mov	r3, r2
 8002fca:	00db      	lsls	r3, r3, #3
 8002fcc:	4413      	add	r3, r2
 8002fce:	009b      	lsls	r3, r3, #2
 8002fd0:	3310      	adds	r3, #16
 8002fd2:	687a      	ldr	r2, [r7, #4]
 8002fd4:	4413      	add	r3, r2
 8002fd6:	3304      	adds	r3, #4
 8002fd8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	2201      	movs	r2, #1
 8002fde:	705a      	strb	r2, [r3, #1]
 8002fe0:	e00f      	b.n	8003002 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002fe2:	78fb      	ldrb	r3, [r7, #3]
 8002fe4:	f003 020f 	and.w	r2, r3, #15
 8002fe8:	4613      	mov	r3, r2
 8002fea:	00db      	lsls	r3, r3, #3
 8002fec:	4413      	add	r3, r2
 8002fee:	009b      	lsls	r3, r3, #2
 8002ff0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002ff4:	687a      	ldr	r2, [r7, #4]
 8002ff6:	4413      	add	r3, r2
 8002ff8:	3304      	adds	r3, #4
 8002ffa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2200      	movs	r2, #0
 8003000:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003002:	78fb      	ldrb	r3, [r7, #3]
 8003004:	f003 030f 	and.w	r3, r3, #15
 8003008:	b2da      	uxtb	r2, r3
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003014:	2b01      	cmp	r3, #1
 8003016:	d101      	bne.n	800301c <HAL_PCD_EP_Close+0x6e>
 8003018:	2302      	movs	r3, #2
 800301a:	e00e      	b.n	800303a <HAL_PCD_EP_Close+0x8c>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2201      	movs	r2, #1
 8003020:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	68f9      	ldr	r1, [r7, #12]
 800302a:	4618      	mov	r0, r3
 800302c:	f003 fa02 	bl	8006434 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2200      	movs	r2, #0
 8003034:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8003038:	2300      	movs	r3, #0
}
 800303a:	4618      	mov	r0, r3
 800303c:	3710      	adds	r7, #16
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}

08003042 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003042:	b580      	push	{r7, lr}
 8003044:	b086      	sub	sp, #24
 8003046:	af00      	add	r7, sp, #0
 8003048:	60f8      	str	r0, [r7, #12]
 800304a:	607a      	str	r2, [r7, #4]
 800304c:	603b      	str	r3, [r7, #0]
 800304e:	460b      	mov	r3, r1
 8003050:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003052:	7afb      	ldrb	r3, [r7, #11]
 8003054:	f003 020f 	and.w	r2, r3, #15
 8003058:	4613      	mov	r3, r2
 800305a:	00db      	lsls	r3, r3, #3
 800305c:	4413      	add	r3, r2
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003064:	68fa      	ldr	r2, [r7, #12]
 8003066:	4413      	add	r3, r2
 8003068:	3304      	adds	r3, #4
 800306a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	687a      	ldr	r2, [r7, #4]
 8003070:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	683a      	ldr	r2, [r7, #0]
 8003076:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	2200      	movs	r2, #0
 800307c:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	2200      	movs	r2, #0
 8003082:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003084:	7afb      	ldrb	r3, [r7, #11]
 8003086:	f003 030f 	and.w	r3, r3, #15
 800308a:	b2da      	uxtb	r2, r3
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	799b      	ldrb	r3, [r3, #6]
 8003094:	2b01      	cmp	r3, #1
 8003096:	d102      	bne.n	800309e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003098:	687a      	ldr	r2, [r7, #4]
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	6818      	ldr	r0, [r3, #0]
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	799b      	ldrb	r3, [r3, #6]
 80030a6:	461a      	mov	r2, r3
 80030a8:	6979      	ldr	r1, [r7, #20]
 80030aa:	f003 fa9f 	bl	80065ec <USB_EPStartXfer>

  return HAL_OK;
 80030ae:	2300      	movs	r3, #0
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	3718      	adds	r7, #24
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}

080030b8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b086      	sub	sp, #24
 80030bc:	af00      	add	r7, sp, #0
 80030be:	60f8      	str	r0, [r7, #12]
 80030c0:	607a      	str	r2, [r7, #4]
 80030c2:	603b      	str	r3, [r7, #0]
 80030c4:	460b      	mov	r3, r1
 80030c6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80030c8:	7afb      	ldrb	r3, [r7, #11]
 80030ca:	f003 020f 	and.w	r2, r3, #15
 80030ce:	4613      	mov	r3, r2
 80030d0:	00db      	lsls	r3, r3, #3
 80030d2:	4413      	add	r3, r2
 80030d4:	009b      	lsls	r3, r3, #2
 80030d6:	3310      	adds	r3, #16
 80030d8:	68fa      	ldr	r2, [r7, #12]
 80030da:	4413      	add	r3, r2
 80030dc:	3304      	adds	r3, #4
 80030de:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	687a      	ldr	r2, [r7, #4]
 80030e4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	683a      	ldr	r2, [r7, #0]
 80030ea:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	2200      	movs	r2, #0
 80030f0:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	2201      	movs	r2, #1
 80030f6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80030f8:	7afb      	ldrb	r3, [r7, #11]
 80030fa:	f003 030f 	and.w	r3, r3, #15
 80030fe:	b2da      	uxtb	r2, r3
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	799b      	ldrb	r3, [r3, #6]
 8003108:	2b01      	cmp	r3, #1
 800310a:	d102      	bne.n	8003112 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800310c:	687a      	ldr	r2, [r7, #4]
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6818      	ldr	r0, [r3, #0]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	799b      	ldrb	r3, [r3, #6]
 800311a:	461a      	mov	r2, r3
 800311c:	6979      	ldr	r1, [r7, #20]
 800311e:	f003 fa65 	bl	80065ec <USB_EPStartXfer>

  return HAL_OK;
 8003122:	2300      	movs	r3, #0
}
 8003124:	4618      	mov	r0, r3
 8003126:	3718      	adds	r7, #24
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}

0800312c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	460b      	mov	r3, r1
 8003136:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003138:	78fb      	ldrb	r3, [r7, #3]
 800313a:	f003 030f 	and.w	r3, r3, #15
 800313e:	687a      	ldr	r2, [r7, #4]
 8003140:	7912      	ldrb	r2, [r2, #4]
 8003142:	4293      	cmp	r3, r2
 8003144:	d901      	bls.n	800314a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e04f      	b.n	80031ea <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800314a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800314e:	2b00      	cmp	r3, #0
 8003150:	da0f      	bge.n	8003172 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003152:	78fb      	ldrb	r3, [r7, #3]
 8003154:	f003 020f 	and.w	r2, r3, #15
 8003158:	4613      	mov	r3, r2
 800315a:	00db      	lsls	r3, r3, #3
 800315c:	4413      	add	r3, r2
 800315e:	009b      	lsls	r3, r3, #2
 8003160:	3310      	adds	r3, #16
 8003162:	687a      	ldr	r2, [r7, #4]
 8003164:	4413      	add	r3, r2
 8003166:	3304      	adds	r3, #4
 8003168:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2201      	movs	r2, #1
 800316e:	705a      	strb	r2, [r3, #1]
 8003170:	e00d      	b.n	800318e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003172:	78fa      	ldrb	r2, [r7, #3]
 8003174:	4613      	mov	r3, r2
 8003176:	00db      	lsls	r3, r3, #3
 8003178:	4413      	add	r3, r2
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003180:	687a      	ldr	r2, [r7, #4]
 8003182:	4413      	add	r3, r2
 8003184:	3304      	adds	r3, #4
 8003186:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2200      	movs	r2, #0
 800318c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2201      	movs	r2, #1
 8003192:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003194:	78fb      	ldrb	r3, [r7, #3]
 8003196:	f003 030f 	and.w	r3, r3, #15
 800319a:	b2da      	uxtb	r2, r3
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80031a6:	2b01      	cmp	r3, #1
 80031a8:	d101      	bne.n	80031ae <HAL_PCD_EP_SetStall+0x82>
 80031aa:	2302      	movs	r3, #2
 80031ac:	e01d      	b.n	80031ea <HAL_PCD_EP_SetStall+0xbe>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2201      	movs	r2, #1
 80031b2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	68f9      	ldr	r1, [r7, #12]
 80031bc:	4618      	mov	r0, r3
 80031be:	f003 fdf3 	bl	8006da8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80031c2:	78fb      	ldrb	r3, [r7, #3]
 80031c4:	f003 030f 	and.w	r3, r3, #15
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d109      	bne.n	80031e0 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6818      	ldr	r0, [r3, #0]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	7999      	ldrb	r1, [r3, #6]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80031da:	461a      	mov	r2, r3
 80031dc:	f003 ffe4 	bl	80071a8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2200      	movs	r2, #0
 80031e4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80031e8:	2300      	movs	r3, #0
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	3710      	adds	r7, #16
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}

080031f2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80031f2:	b580      	push	{r7, lr}
 80031f4:	b084      	sub	sp, #16
 80031f6:	af00      	add	r7, sp, #0
 80031f8:	6078      	str	r0, [r7, #4]
 80031fa:	460b      	mov	r3, r1
 80031fc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80031fe:	78fb      	ldrb	r3, [r7, #3]
 8003200:	f003 030f 	and.w	r3, r3, #15
 8003204:	687a      	ldr	r2, [r7, #4]
 8003206:	7912      	ldrb	r2, [r2, #4]
 8003208:	4293      	cmp	r3, r2
 800320a:	d901      	bls.n	8003210 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	e042      	b.n	8003296 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003210:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003214:	2b00      	cmp	r3, #0
 8003216:	da0f      	bge.n	8003238 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003218:	78fb      	ldrb	r3, [r7, #3]
 800321a:	f003 020f 	and.w	r2, r3, #15
 800321e:	4613      	mov	r3, r2
 8003220:	00db      	lsls	r3, r3, #3
 8003222:	4413      	add	r3, r2
 8003224:	009b      	lsls	r3, r3, #2
 8003226:	3310      	adds	r3, #16
 8003228:	687a      	ldr	r2, [r7, #4]
 800322a:	4413      	add	r3, r2
 800322c:	3304      	adds	r3, #4
 800322e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2201      	movs	r2, #1
 8003234:	705a      	strb	r2, [r3, #1]
 8003236:	e00f      	b.n	8003258 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003238:	78fb      	ldrb	r3, [r7, #3]
 800323a:	f003 020f 	and.w	r2, r3, #15
 800323e:	4613      	mov	r3, r2
 8003240:	00db      	lsls	r3, r3, #3
 8003242:	4413      	add	r3, r2
 8003244:	009b      	lsls	r3, r3, #2
 8003246:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800324a:	687a      	ldr	r2, [r7, #4]
 800324c:	4413      	add	r3, r2
 800324e:	3304      	adds	r3, #4
 8003250:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2200      	movs	r2, #0
 8003256:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2200      	movs	r2, #0
 800325c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800325e:	78fb      	ldrb	r3, [r7, #3]
 8003260:	f003 030f 	and.w	r3, r3, #15
 8003264:	b2da      	uxtb	r2, r3
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003270:	2b01      	cmp	r3, #1
 8003272:	d101      	bne.n	8003278 <HAL_PCD_EP_ClrStall+0x86>
 8003274:	2302      	movs	r3, #2
 8003276:	e00e      	b.n	8003296 <HAL_PCD_EP_ClrStall+0xa4>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2201      	movs	r2, #1
 800327c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	68f9      	ldr	r1, [r7, #12]
 8003286:	4618      	mov	r0, r3
 8003288:	f003 fdfc 	bl	8006e84 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2200      	movs	r2, #0
 8003290:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003294:	2300      	movs	r3, #0
}
 8003296:	4618      	mov	r0, r3
 8003298:	3710      	adds	r7, #16
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}

0800329e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800329e:	b580      	push	{r7, lr}
 80032a0:	b084      	sub	sp, #16
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	6078      	str	r0, [r7, #4]
 80032a6:	460b      	mov	r3, r1
 80032a8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80032aa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	da0c      	bge.n	80032cc <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80032b2:	78fb      	ldrb	r3, [r7, #3]
 80032b4:	f003 020f 	and.w	r2, r3, #15
 80032b8:	4613      	mov	r3, r2
 80032ba:	00db      	lsls	r3, r3, #3
 80032bc:	4413      	add	r3, r2
 80032be:	009b      	lsls	r3, r3, #2
 80032c0:	3310      	adds	r3, #16
 80032c2:	687a      	ldr	r2, [r7, #4]
 80032c4:	4413      	add	r3, r2
 80032c6:	3304      	adds	r3, #4
 80032c8:	60fb      	str	r3, [r7, #12]
 80032ca:	e00c      	b.n	80032e6 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80032cc:	78fb      	ldrb	r3, [r7, #3]
 80032ce:	f003 020f 	and.w	r2, r3, #15
 80032d2:	4613      	mov	r3, r2
 80032d4:	00db      	lsls	r3, r3, #3
 80032d6:	4413      	add	r3, r2
 80032d8:	009b      	lsls	r3, r3, #2
 80032da:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80032de:	687a      	ldr	r2, [r7, #4]
 80032e0:	4413      	add	r3, r2
 80032e2:	3304      	adds	r3, #4
 80032e4:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	68f9      	ldr	r1, [r7, #12]
 80032ec:	4618      	mov	r0, r3
 80032ee:	f003 fc1b 	bl	8006b28 <USB_EPStopXfer>
 80032f2:	4603      	mov	r3, r0
 80032f4:	72fb      	strb	r3, [r7, #11]

  return ret;
 80032f6:	7afb      	ldrb	r3, [r7, #11]
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	3710      	adds	r7, #16
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}

08003300 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b08a      	sub	sp, #40	@ 0x28
 8003304:	af02      	add	r7, sp, #8
 8003306:	6078      	str	r0, [r7, #4]
 8003308:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003314:	683a      	ldr	r2, [r7, #0]
 8003316:	4613      	mov	r3, r2
 8003318:	00db      	lsls	r3, r3, #3
 800331a:	4413      	add	r3, r2
 800331c:	009b      	lsls	r3, r3, #2
 800331e:	3310      	adds	r3, #16
 8003320:	687a      	ldr	r2, [r7, #4]
 8003322:	4413      	add	r3, r2
 8003324:	3304      	adds	r3, #4
 8003326:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	695a      	ldr	r2, [r3, #20]
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	691b      	ldr	r3, [r3, #16]
 8003330:	429a      	cmp	r2, r3
 8003332:	d901      	bls.n	8003338 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e06b      	b.n	8003410 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	691a      	ldr	r2, [r3, #16]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	695b      	ldr	r3, [r3, #20]
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	69fa      	ldr	r2, [r7, #28]
 800334a:	429a      	cmp	r2, r3
 800334c:	d902      	bls.n	8003354 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003354:	69fb      	ldr	r3, [r7, #28]
 8003356:	3303      	adds	r3, #3
 8003358:	089b      	lsrs	r3, r3, #2
 800335a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800335c:	e02a      	b.n	80033b4 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	691a      	ldr	r2, [r3, #16]
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	695b      	ldr	r3, [r3, #20]
 8003366:	1ad3      	subs	r3, r2, r3
 8003368:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	69fa      	ldr	r2, [r7, #28]
 8003370:	429a      	cmp	r2, r3
 8003372:	d902      	bls.n	800337a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	3303      	adds	r3, #3
 800337e:	089b      	lsrs	r3, r3, #2
 8003380:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	68d9      	ldr	r1, [r3, #12]
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	b2da      	uxtb	r2, r3
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003392:	9300      	str	r3, [sp, #0]
 8003394:	4603      	mov	r3, r0
 8003396:	6978      	ldr	r0, [r7, #20]
 8003398:	f003 fc70 	bl	8006c7c <USB_WritePacket>

    ep->xfer_buff  += len;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	68da      	ldr	r2, [r3, #12]
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	441a      	add	r2, r3
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	695a      	ldr	r2, [r3, #20]
 80033ac:	69fb      	ldr	r3, [r7, #28]
 80033ae:	441a      	add	r2, r3
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	015a      	lsls	r2, r3, #5
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	4413      	add	r3, r2
 80033bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80033c0:	699b      	ldr	r3, [r3, #24]
 80033c2:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80033c4:	69ba      	ldr	r2, [r7, #24]
 80033c6:	429a      	cmp	r2, r3
 80033c8:	d809      	bhi.n	80033de <PCD_WriteEmptyTxFifo+0xde>
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	695a      	ldr	r2, [r3, #20]
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80033d2:	429a      	cmp	r2, r3
 80033d4:	d203      	bcs.n	80033de <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	691b      	ldr	r3, [r3, #16]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d1bf      	bne.n	800335e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	691a      	ldr	r2, [r3, #16]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	695b      	ldr	r3, [r3, #20]
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d811      	bhi.n	800340e <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	f003 030f 	and.w	r3, r3, #15
 80033f0:	2201      	movs	r2, #1
 80033f2:	fa02 f303 	lsl.w	r3, r2, r3
 80033f6:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80033fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	43db      	mvns	r3, r3
 8003404:	6939      	ldr	r1, [r7, #16]
 8003406:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800340a:	4013      	ands	r3, r2
 800340c:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800340e:	2300      	movs	r3, #0
}
 8003410:	4618      	mov	r0, r3
 8003412:	3720      	adds	r7, #32
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}

08003418 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b088      	sub	sp, #32
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	333c      	adds	r3, #60	@ 0x3c
 8003430:	3304      	adds	r3, #4
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	015a      	lsls	r2, r3, #5
 800343a:	69bb      	ldr	r3, [r7, #24]
 800343c:	4413      	add	r3, r2
 800343e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	799b      	ldrb	r3, [r3, #6]
 800344a:	2b01      	cmp	r3, #1
 800344c:	d17b      	bne.n	8003546 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	f003 0308 	and.w	r3, r3, #8
 8003454:	2b00      	cmp	r3, #0
 8003456:	d015      	beq.n	8003484 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	4a61      	ldr	r2, [pc, #388]	@ (80035e0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800345c:	4293      	cmp	r3, r2
 800345e:	f240 80b9 	bls.w	80035d4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003468:	2b00      	cmp	r3, #0
 800346a:	f000 80b3 	beq.w	80035d4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	015a      	lsls	r2, r3, #5
 8003472:	69bb      	ldr	r3, [r7, #24]
 8003474:	4413      	add	r3, r2
 8003476:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800347a:	461a      	mov	r2, r3
 800347c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003480:	6093      	str	r3, [r2, #8]
 8003482:	e0a7      	b.n	80035d4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	f003 0320 	and.w	r3, r3, #32
 800348a:	2b00      	cmp	r3, #0
 800348c:	d009      	beq.n	80034a2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	015a      	lsls	r2, r3, #5
 8003492:	69bb      	ldr	r3, [r7, #24]
 8003494:	4413      	add	r3, r2
 8003496:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800349a:	461a      	mov	r2, r3
 800349c:	2320      	movs	r3, #32
 800349e:	6093      	str	r3, [r2, #8]
 80034a0:	e098      	b.n	80035d4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	f040 8093 	bne.w	80035d4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	4a4b      	ldr	r2, [pc, #300]	@ (80035e0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d90f      	bls.n	80034d6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d00a      	beq.n	80034d6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	015a      	lsls	r2, r3, #5
 80034c4:	69bb      	ldr	r3, [r7, #24]
 80034c6:	4413      	add	r3, r2
 80034c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80034cc:	461a      	mov	r2, r3
 80034ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034d2:	6093      	str	r3, [r2, #8]
 80034d4:	e07e      	b.n	80035d4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80034d6:	683a      	ldr	r2, [r7, #0]
 80034d8:	4613      	mov	r3, r2
 80034da:	00db      	lsls	r3, r3, #3
 80034dc:	4413      	add	r3, r2
 80034de:	009b      	lsls	r3, r3, #2
 80034e0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80034e4:	687a      	ldr	r2, [r7, #4]
 80034e6:	4413      	add	r3, r2
 80034e8:	3304      	adds	r3, #4
 80034ea:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	6a1a      	ldr	r2, [r3, #32]
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	0159      	lsls	r1, r3, #5
 80034f4:	69bb      	ldr	r3, [r7, #24]
 80034f6:	440b      	add	r3, r1
 80034f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80034fc:	691b      	ldr	r3, [r3, #16]
 80034fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003502:	1ad2      	subs	r2, r2, r3
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d114      	bne.n	8003538 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	691b      	ldr	r3, [r3, #16]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d109      	bne.n	800352a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6818      	ldr	r0, [r3, #0]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003520:	461a      	mov	r2, r3
 8003522:	2101      	movs	r1, #1
 8003524:	f003 fe40 	bl	80071a8 <USB_EP0_OutStart>
 8003528:	e006      	b.n	8003538 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	68da      	ldr	r2, [r3, #12]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	695b      	ldr	r3, [r3, #20]
 8003532:	441a      	add	r2, r3
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	b2db      	uxtb	r3, r3
 800353c:	4619      	mov	r1, r3
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f005 fdbc 	bl	80090bc <HAL_PCD_DataOutStageCallback>
 8003544:	e046      	b.n	80035d4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	4a26      	ldr	r2, [pc, #152]	@ (80035e4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d124      	bne.n	8003598 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003554:	2b00      	cmp	r3, #0
 8003556:	d00a      	beq.n	800356e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	015a      	lsls	r2, r3, #5
 800355c:	69bb      	ldr	r3, [r7, #24]
 800355e:	4413      	add	r3, r2
 8003560:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003564:	461a      	mov	r2, r3
 8003566:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800356a:	6093      	str	r3, [r2, #8]
 800356c:	e032      	b.n	80035d4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	f003 0320 	and.w	r3, r3, #32
 8003574:	2b00      	cmp	r3, #0
 8003576:	d008      	beq.n	800358a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	015a      	lsls	r2, r3, #5
 800357c:	69bb      	ldr	r3, [r7, #24]
 800357e:	4413      	add	r3, r2
 8003580:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003584:	461a      	mov	r2, r3
 8003586:	2320      	movs	r3, #32
 8003588:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	b2db      	uxtb	r3, r3
 800358e:	4619      	mov	r1, r3
 8003590:	6878      	ldr	r0, [r7, #4]
 8003592:	f005 fd93 	bl	80090bc <HAL_PCD_DataOutStageCallback>
 8003596:	e01d      	b.n	80035d4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d114      	bne.n	80035c8 <PCD_EP_OutXfrComplete_int+0x1b0>
 800359e:	6879      	ldr	r1, [r7, #4]
 80035a0:	683a      	ldr	r2, [r7, #0]
 80035a2:	4613      	mov	r3, r2
 80035a4:	00db      	lsls	r3, r3, #3
 80035a6:	4413      	add	r3, r2
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	440b      	add	r3, r1
 80035ac:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d108      	bne.n	80035c8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6818      	ldr	r0, [r3, #0]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80035c0:	461a      	mov	r2, r3
 80035c2:	2100      	movs	r1, #0
 80035c4:	f003 fdf0 	bl	80071a8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	b2db      	uxtb	r3, r3
 80035cc:	4619      	mov	r1, r3
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f005 fd74 	bl	80090bc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80035d4:	2300      	movs	r3, #0
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	3720      	adds	r7, #32
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}
 80035de:	bf00      	nop
 80035e0:	4f54300a 	.word	0x4f54300a
 80035e4:	4f54310a 	.word	0x4f54310a

080035e8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b086      	sub	sp, #24
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
 80035f0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	333c      	adds	r3, #60	@ 0x3c
 8003600:	3304      	adds	r3, #4
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	015a      	lsls	r2, r3, #5
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	4413      	add	r3, r2
 800360e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	4a15      	ldr	r2, [pc, #84]	@ (8003670 <PCD_EP_OutSetupPacket_int+0x88>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d90e      	bls.n	800363c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003624:	2b00      	cmp	r3, #0
 8003626:	d009      	beq.n	800363c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	015a      	lsls	r2, r3, #5
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	4413      	add	r3, r2
 8003630:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003634:	461a      	mov	r2, r3
 8003636:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800363a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	f005 fd2b 	bl	8009098 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	4a0a      	ldr	r2, [pc, #40]	@ (8003670 <PCD_EP_OutSetupPacket_int+0x88>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d90c      	bls.n	8003664 <PCD_EP_OutSetupPacket_int+0x7c>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	799b      	ldrb	r3, [r3, #6]
 800364e:	2b01      	cmp	r3, #1
 8003650:	d108      	bne.n	8003664 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6818      	ldr	r0, [r3, #0]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800365c:	461a      	mov	r2, r3
 800365e:	2101      	movs	r1, #1
 8003660:	f003 fda2 	bl	80071a8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003664:	2300      	movs	r3, #0
}
 8003666:	4618      	mov	r0, r3
 8003668:	3718      	adds	r7, #24
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	4f54300a 	.word	0x4f54300a

08003674 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003674:	b480      	push	{r7}
 8003676:	b085      	sub	sp, #20
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
 800367c:	460b      	mov	r3, r1
 800367e:	70fb      	strb	r3, [r7, #3]
 8003680:	4613      	mov	r3, r2
 8003682:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800368a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800368c:	78fb      	ldrb	r3, [r7, #3]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d107      	bne.n	80036a2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003692:	883b      	ldrh	r3, [r7, #0]
 8003694:	0419      	lsls	r1, r3, #16
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	68ba      	ldr	r2, [r7, #8]
 800369c:	430a      	orrs	r2, r1
 800369e:	629a      	str	r2, [r3, #40]	@ 0x28
 80036a0:	e028      	b.n	80036f4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036a8:	0c1b      	lsrs	r3, r3, #16
 80036aa:	68ba      	ldr	r2, [r7, #8]
 80036ac:	4413      	add	r3, r2
 80036ae:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80036b0:	2300      	movs	r3, #0
 80036b2:	73fb      	strb	r3, [r7, #15]
 80036b4:	e00d      	b.n	80036d2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	7bfb      	ldrb	r3, [r7, #15]
 80036bc:	3340      	adds	r3, #64	@ 0x40
 80036be:	009b      	lsls	r3, r3, #2
 80036c0:	4413      	add	r3, r2
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	0c1b      	lsrs	r3, r3, #16
 80036c6:	68ba      	ldr	r2, [r7, #8]
 80036c8:	4413      	add	r3, r2
 80036ca:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80036cc:	7bfb      	ldrb	r3, [r7, #15]
 80036ce:	3301      	adds	r3, #1
 80036d0:	73fb      	strb	r3, [r7, #15]
 80036d2:	7bfa      	ldrb	r2, [r7, #15]
 80036d4:	78fb      	ldrb	r3, [r7, #3]
 80036d6:	3b01      	subs	r3, #1
 80036d8:	429a      	cmp	r2, r3
 80036da:	d3ec      	bcc.n	80036b6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80036dc:	883b      	ldrh	r3, [r7, #0]
 80036de:	0418      	lsls	r0, r3, #16
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6819      	ldr	r1, [r3, #0]
 80036e4:	78fb      	ldrb	r3, [r7, #3]
 80036e6:	3b01      	subs	r3, #1
 80036e8:	68ba      	ldr	r2, [r7, #8]
 80036ea:	4302      	orrs	r2, r0
 80036ec:	3340      	adds	r3, #64	@ 0x40
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	440b      	add	r3, r1
 80036f2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80036f4:	2300      	movs	r3, #0
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3714      	adds	r7, #20
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr

08003702 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003702:	b480      	push	{r7}
 8003704:	b083      	sub	sp, #12
 8003706:	af00      	add	r7, sp, #0
 8003708:	6078      	str	r0, [r7, #4]
 800370a:	460b      	mov	r3, r1
 800370c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	887a      	ldrh	r2, [r7, #2]
 8003714:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003716:	2300      	movs	r3, #0
}
 8003718:	4618      	mov	r0, r3
 800371a:	370c      	adds	r7, #12
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr

08003724 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003724:	b480      	push	{r7}
 8003726:	b083      	sub	sp, #12
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
 800372c:	460b      	mov	r3, r1
 800372e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003730:	bf00      	nop
 8003732:	370c      	adds	r7, #12
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr

0800373c <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8003742:	4b06      	ldr	r3, [pc, #24]	@ (800375c <HAL_PWR_EnableBkUpAccess+0x20>)
 8003744:	2201      	movs	r2, #1
 8003746:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8003748:	4b05      	ldr	r3, [pc, #20]	@ (8003760 <HAL_PWR_EnableBkUpAccess+0x24>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 800374e:	687b      	ldr	r3, [r7, #4]
}
 8003750:	bf00      	nop
 8003752:	370c      	adds	r7, #12
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr
 800375c:	420e0020 	.word	0x420e0020
 8003760:	40007000 	.word	0x40007000

08003764 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b086      	sub	sp, #24
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d101      	bne.n	8003776 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003772:	2301      	movs	r3, #1
 8003774:	e267      	b.n	8003c46 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 0301 	and.w	r3, r3, #1
 800377e:	2b00      	cmp	r3, #0
 8003780:	d075      	beq.n	800386e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003782:	4b88      	ldr	r3, [pc, #544]	@ (80039a4 <HAL_RCC_OscConfig+0x240>)
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	f003 030c 	and.w	r3, r3, #12
 800378a:	2b04      	cmp	r3, #4
 800378c:	d00c      	beq.n	80037a8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800378e:	4b85      	ldr	r3, [pc, #532]	@ (80039a4 <HAL_RCC_OscConfig+0x240>)
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003796:	2b08      	cmp	r3, #8
 8003798:	d112      	bne.n	80037c0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800379a:	4b82      	ldr	r3, [pc, #520]	@ (80039a4 <HAL_RCC_OscConfig+0x240>)
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037a6:	d10b      	bne.n	80037c0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037a8:	4b7e      	ldr	r3, [pc, #504]	@ (80039a4 <HAL_RCC_OscConfig+0x240>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d05b      	beq.n	800386c <HAL_RCC_OscConfig+0x108>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d157      	bne.n	800386c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	e242      	b.n	8003c46 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037c8:	d106      	bne.n	80037d8 <HAL_RCC_OscConfig+0x74>
 80037ca:	4b76      	ldr	r3, [pc, #472]	@ (80039a4 <HAL_RCC_OscConfig+0x240>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4a75      	ldr	r2, [pc, #468]	@ (80039a4 <HAL_RCC_OscConfig+0x240>)
 80037d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037d4:	6013      	str	r3, [r2, #0]
 80037d6:	e01d      	b.n	8003814 <HAL_RCC_OscConfig+0xb0>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80037e0:	d10c      	bne.n	80037fc <HAL_RCC_OscConfig+0x98>
 80037e2:	4b70      	ldr	r3, [pc, #448]	@ (80039a4 <HAL_RCC_OscConfig+0x240>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a6f      	ldr	r2, [pc, #444]	@ (80039a4 <HAL_RCC_OscConfig+0x240>)
 80037e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80037ec:	6013      	str	r3, [r2, #0]
 80037ee:	4b6d      	ldr	r3, [pc, #436]	@ (80039a4 <HAL_RCC_OscConfig+0x240>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a6c      	ldr	r2, [pc, #432]	@ (80039a4 <HAL_RCC_OscConfig+0x240>)
 80037f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037f8:	6013      	str	r3, [r2, #0]
 80037fa:	e00b      	b.n	8003814 <HAL_RCC_OscConfig+0xb0>
 80037fc:	4b69      	ldr	r3, [pc, #420]	@ (80039a4 <HAL_RCC_OscConfig+0x240>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a68      	ldr	r2, [pc, #416]	@ (80039a4 <HAL_RCC_OscConfig+0x240>)
 8003802:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003806:	6013      	str	r3, [r2, #0]
 8003808:	4b66      	ldr	r3, [pc, #408]	@ (80039a4 <HAL_RCC_OscConfig+0x240>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a65      	ldr	r2, [pc, #404]	@ (80039a4 <HAL_RCC_OscConfig+0x240>)
 800380e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003812:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d013      	beq.n	8003844 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800381c:	f7fe fa44 	bl	8001ca8 <HAL_GetTick>
 8003820:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003822:	e008      	b.n	8003836 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003824:	f7fe fa40 	bl	8001ca8 <HAL_GetTick>
 8003828:	4602      	mov	r2, r0
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	2b64      	cmp	r3, #100	@ 0x64
 8003830:	d901      	bls.n	8003836 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003832:	2303      	movs	r3, #3
 8003834:	e207      	b.n	8003c46 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003836:	4b5b      	ldr	r3, [pc, #364]	@ (80039a4 <HAL_RCC_OscConfig+0x240>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d0f0      	beq.n	8003824 <HAL_RCC_OscConfig+0xc0>
 8003842:	e014      	b.n	800386e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003844:	f7fe fa30 	bl	8001ca8 <HAL_GetTick>
 8003848:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800384a:	e008      	b.n	800385e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800384c:	f7fe fa2c 	bl	8001ca8 <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	2b64      	cmp	r3, #100	@ 0x64
 8003858:	d901      	bls.n	800385e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800385a:	2303      	movs	r3, #3
 800385c:	e1f3      	b.n	8003c46 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800385e:	4b51      	ldr	r3, [pc, #324]	@ (80039a4 <HAL_RCC_OscConfig+0x240>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003866:	2b00      	cmp	r3, #0
 8003868:	d1f0      	bne.n	800384c <HAL_RCC_OscConfig+0xe8>
 800386a:	e000      	b.n	800386e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800386c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 0302 	and.w	r3, r3, #2
 8003876:	2b00      	cmp	r3, #0
 8003878:	d063      	beq.n	8003942 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800387a:	4b4a      	ldr	r3, [pc, #296]	@ (80039a4 <HAL_RCC_OscConfig+0x240>)
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	f003 030c 	and.w	r3, r3, #12
 8003882:	2b00      	cmp	r3, #0
 8003884:	d00b      	beq.n	800389e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003886:	4b47      	ldr	r3, [pc, #284]	@ (80039a4 <HAL_RCC_OscConfig+0x240>)
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800388e:	2b08      	cmp	r3, #8
 8003890:	d11c      	bne.n	80038cc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003892:	4b44      	ldr	r3, [pc, #272]	@ (80039a4 <HAL_RCC_OscConfig+0x240>)
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800389a:	2b00      	cmp	r3, #0
 800389c:	d116      	bne.n	80038cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800389e:	4b41      	ldr	r3, [pc, #260]	@ (80039a4 <HAL_RCC_OscConfig+0x240>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f003 0302 	and.w	r3, r3, #2
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d005      	beq.n	80038b6 <HAL_RCC_OscConfig+0x152>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	68db      	ldr	r3, [r3, #12]
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d001      	beq.n	80038b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e1c7      	b.n	8003c46 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038b6:	4b3b      	ldr	r3, [pc, #236]	@ (80039a4 <HAL_RCC_OscConfig+0x240>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	691b      	ldr	r3, [r3, #16]
 80038c2:	00db      	lsls	r3, r3, #3
 80038c4:	4937      	ldr	r1, [pc, #220]	@ (80039a4 <HAL_RCC_OscConfig+0x240>)
 80038c6:	4313      	orrs	r3, r2
 80038c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038ca:	e03a      	b.n	8003942 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d020      	beq.n	8003916 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038d4:	4b34      	ldr	r3, [pc, #208]	@ (80039a8 <HAL_RCC_OscConfig+0x244>)
 80038d6:	2201      	movs	r2, #1
 80038d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038da:	f7fe f9e5 	bl	8001ca8 <HAL_GetTick>
 80038de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038e0:	e008      	b.n	80038f4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038e2:	f7fe f9e1 	bl	8001ca8 <HAL_GetTick>
 80038e6:	4602      	mov	r2, r0
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	2b02      	cmp	r3, #2
 80038ee:	d901      	bls.n	80038f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80038f0:	2303      	movs	r3, #3
 80038f2:	e1a8      	b.n	8003c46 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038f4:	4b2b      	ldr	r3, [pc, #172]	@ (80039a4 <HAL_RCC_OscConfig+0x240>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 0302 	and.w	r3, r3, #2
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d0f0      	beq.n	80038e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003900:	4b28      	ldr	r3, [pc, #160]	@ (80039a4 <HAL_RCC_OscConfig+0x240>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	691b      	ldr	r3, [r3, #16]
 800390c:	00db      	lsls	r3, r3, #3
 800390e:	4925      	ldr	r1, [pc, #148]	@ (80039a4 <HAL_RCC_OscConfig+0x240>)
 8003910:	4313      	orrs	r3, r2
 8003912:	600b      	str	r3, [r1, #0]
 8003914:	e015      	b.n	8003942 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003916:	4b24      	ldr	r3, [pc, #144]	@ (80039a8 <HAL_RCC_OscConfig+0x244>)
 8003918:	2200      	movs	r2, #0
 800391a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800391c:	f7fe f9c4 	bl	8001ca8 <HAL_GetTick>
 8003920:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003922:	e008      	b.n	8003936 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003924:	f7fe f9c0 	bl	8001ca8 <HAL_GetTick>
 8003928:	4602      	mov	r2, r0
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	2b02      	cmp	r3, #2
 8003930:	d901      	bls.n	8003936 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003932:	2303      	movs	r3, #3
 8003934:	e187      	b.n	8003c46 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003936:	4b1b      	ldr	r3, [pc, #108]	@ (80039a4 <HAL_RCC_OscConfig+0x240>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f003 0302 	and.w	r3, r3, #2
 800393e:	2b00      	cmp	r3, #0
 8003940:	d1f0      	bne.n	8003924 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 0308 	and.w	r3, r3, #8
 800394a:	2b00      	cmp	r3, #0
 800394c:	d036      	beq.n	80039bc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	695b      	ldr	r3, [r3, #20]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d016      	beq.n	8003984 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003956:	4b15      	ldr	r3, [pc, #84]	@ (80039ac <HAL_RCC_OscConfig+0x248>)
 8003958:	2201      	movs	r2, #1
 800395a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800395c:	f7fe f9a4 	bl	8001ca8 <HAL_GetTick>
 8003960:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003962:	e008      	b.n	8003976 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003964:	f7fe f9a0 	bl	8001ca8 <HAL_GetTick>
 8003968:	4602      	mov	r2, r0
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	1ad3      	subs	r3, r2, r3
 800396e:	2b02      	cmp	r3, #2
 8003970:	d901      	bls.n	8003976 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003972:	2303      	movs	r3, #3
 8003974:	e167      	b.n	8003c46 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003976:	4b0b      	ldr	r3, [pc, #44]	@ (80039a4 <HAL_RCC_OscConfig+0x240>)
 8003978:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800397a:	f003 0302 	and.w	r3, r3, #2
 800397e:	2b00      	cmp	r3, #0
 8003980:	d0f0      	beq.n	8003964 <HAL_RCC_OscConfig+0x200>
 8003982:	e01b      	b.n	80039bc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003984:	4b09      	ldr	r3, [pc, #36]	@ (80039ac <HAL_RCC_OscConfig+0x248>)
 8003986:	2200      	movs	r2, #0
 8003988:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800398a:	f7fe f98d 	bl	8001ca8 <HAL_GetTick>
 800398e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003990:	e00e      	b.n	80039b0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003992:	f7fe f989 	bl	8001ca8 <HAL_GetTick>
 8003996:	4602      	mov	r2, r0
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	2b02      	cmp	r3, #2
 800399e:	d907      	bls.n	80039b0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80039a0:	2303      	movs	r3, #3
 80039a2:	e150      	b.n	8003c46 <HAL_RCC_OscConfig+0x4e2>
 80039a4:	40023800 	.word	0x40023800
 80039a8:	42470000 	.word	0x42470000
 80039ac:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039b0:	4b88      	ldr	r3, [pc, #544]	@ (8003bd4 <HAL_RCC_OscConfig+0x470>)
 80039b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80039b4:	f003 0302 	and.w	r3, r3, #2
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d1ea      	bne.n	8003992 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 0304 	and.w	r3, r3, #4
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	f000 8097 	beq.w	8003af8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039ca:	2300      	movs	r3, #0
 80039cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039ce:	4b81      	ldr	r3, [pc, #516]	@ (8003bd4 <HAL_RCC_OscConfig+0x470>)
 80039d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d10f      	bne.n	80039fa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039da:	2300      	movs	r3, #0
 80039dc:	60bb      	str	r3, [r7, #8]
 80039de:	4b7d      	ldr	r3, [pc, #500]	@ (8003bd4 <HAL_RCC_OscConfig+0x470>)
 80039e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039e2:	4a7c      	ldr	r2, [pc, #496]	@ (8003bd4 <HAL_RCC_OscConfig+0x470>)
 80039e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80039ea:	4b7a      	ldr	r3, [pc, #488]	@ (8003bd4 <HAL_RCC_OscConfig+0x470>)
 80039ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039f2:	60bb      	str	r3, [r7, #8]
 80039f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039f6:	2301      	movs	r3, #1
 80039f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039fa:	4b77      	ldr	r3, [pc, #476]	@ (8003bd8 <HAL_RCC_OscConfig+0x474>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d118      	bne.n	8003a38 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a06:	4b74      	ldr	r3, [pc, #464]	@ (8003bd8 <HAL_RCC_OscConfig+0x474>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a73      	ldr	r2, [pc, #460]	@ (8003bd8 <HAL_RCC_OscConfig+0x474>)
 8003a0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a12:	f7fe f949 	bl	8001ca8 <HAL_GetTick>
 8003a16:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a18:	e008      	b.n	8003a2c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a1a:	f7fe f945 	bl	8001ca8 <HAL_GetTick>
 8003a1e:	4602      	mov	r2, r0
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	1ad3      	subs	r3, r2, r3
 8003a24:	2b02      	cmp	r3, #2
 8003a26:	d901      	bls.n	8003a2c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003a28:	2303      	movs	r3, #3
 8003a2a:	e10c      	b.n	8003c46 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a2c:	4b6a      	ldr	r3, [pc, #424]	@ (8003bd8 <HAL_RCC_OscConfig+0x474>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d0f0      	beq.n	8003a1a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	d106      	bne.n	8003a4e <HAL_RCC_OscConfig+0x2ea>
 8003a40:	4b64      	ldr	r3, [pc, #400]	@ (8003bd4 <HAL_RCC_OscConfig+0x470>)
 8003a42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a44:	4a63      	ldr	r2, [pc, #396]	@ (8003bd4 <HAL_RCC_OscConfig+0x470>)
 8003a46:	f043 0301 	orr.w	r3, r3, #1
 8003a4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a4c:	e01c      	b.n	8003a88 <HAL_RCC_OscConfig+0x324>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	2b05      	cmp	r3, #5
 8003a54:	d10c      	bne.n	8003a70 <HAL_RCC_OscConfig+0x30c>
 8003a56:	4b5f      	ldr	r3, [pc, #380]	@ (8003bd4 <HAL_RCC_OscConfig+0x470>)
 8003a58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a5a:	4a5e      	ldr	r2, [pc, #376]	@ (8003bd4 <HAL_RCC_OscConfig+0x470>)
 8003a5c:	f043 0304 	orr.w	r3, r3, #4
 8003a60:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a62:	4b5c      	ldr	r3, [pc, #368]	@ (8003bd4 <HAL_RCC_OscConfig+0x470>)
 8003a64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a66:	4a5b      	ldr	r2, [pc, #364]	@ (8003bd4 <HAL_RCC_OscConfig+0x470>)
 8003a68:	f043 0301 	orr.w	r3, r3, #1
 8003a6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a6e:	e00b      	b.n	8003a88 <HAL_RCC_OscConfig+0x324>
 8003a70:	4b58      	ldr	r3, [pc, #352]	@ (8003bd4 <HAL_RCC_OscConfig+0x470>)
 8003a72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a74:	4a57      	ldr	r2, [pc, #348]	@ (8003bd4 <HAL_RCC_OscConfig+0x470>)
 8003a76:	f023 0301 	bic.w	r3, r3, #1
 8003a7a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a7c:	4b55      	ldr	r3, [pc, #340]	@ (8003bd4 <HAL_RCC_OscConfig+0x470>)
 8003a7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a80:	4a54      	ldr	r2, [pc, #336]	@ (8003bd4 <HAL_RCC_OscConfig+0x470>)
 8003a82:	f023 0304 	bic.w	r3, r3, #4
 8003a86:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d015      	beq.n	8003abc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a90:	f7fe f90a 	bl	8001ca8 <HAL_GetTick>
 8003a94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a96:	e00a      	b.n	8003aae <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a98:	f7fe f906 	bl	8001ca8 <HAL_GetTick>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d901      	bls.n	8003aae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003aaa:	2303      	movs	r3, #3
 8003aac:	e0cb      	b.n	8003c46 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003aae:	4b49      	ldr	r3, [pc, #292]	@ (8003bd4 <HAL_RCC_OscConfig+0x470>)
 8003ab0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d0ee      	beq.n	8003a98 <HAL_RCC_OscConfig+0x334>
 8003aba:	e014      	b.n	8003ae6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003abc:	f7fe f8f4 	bl	8001ca8 <HAL_GetTick>
 8003ac0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ac2:	e00a      	b.n	8003ada <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ac4:	f7fe f8f0 	bl	8001ca8 <HAL_GetTick>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d901      	bls.n	8003ada <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003ad6:	2303      	movs	r3, #3
 8003ad8:	e0b5      	b.n	8003c46 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ada:	4b3e      	ldr	r3, [pc, #248]	@ (8003bd4 <HAL_RCC_OscConfig+0x470>)
 8003adc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ade:	f003 0302 	and.w	r3, r3, #2
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d1ee      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003ae6:	7dfb      	ldrb	r3, [r7, #23]
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d105      	bne.n	8003af8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003aec:	4b39      	ldr	r3, [pc, #228]	@ (8003bd4 <HAL_RCC_OscConfig+0x470>)
 8003aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af0:	4a38      	ldr	r2, [pc, #224]	@ (8003bd4 <HAL_RCC_OscConfig+0x470>)
 8003af2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003af6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	699b      	ldr	r3, [r3, #24]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	f000 80a1 	beq.w	8003c44 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b02:	4b34      	ldr	r3, [pc, #208]	@ (8003bd4 <HAL_RCC_OscConfig+0x470>)
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	f003 030c 	and.w	r3, r3, #12
 8003b0a:	2b08      	cmp	r3, #8
 8003b0c:	d05c      	beq.n	8003bc8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	699b      	ldr	r3, [r3, #24]
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d141      	bne.n	8003b9a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b16:	4b31      	ldr	r3, [pc, #196]	@ (8003bdc <HAL_RCC_OscConfig+0x478>)
 8003b18:	2200      	movs	r2, #0
 8003b1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b1c:	f7fe f8c4 	bl	8001ca8 <HAL_GetTick>
 8003b20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b22:	e008      	b.n	8003b36 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b24:	f7fe f8c0 	bl	8001ca8 <HAL_GetTick>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	1ad3      	subs	r3, r2, r3
 8003b2e:	2b02      	cmp	r3, #2
 8003b30:	d901      	bls.n	8003b36 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003b32:	2303      	movs	r3, #3
 8003b34:	e087      	b.n	8003c46 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b36:	4b27      	ldr	r3, [pc, #156]	@ (8003bd4 <HAL_RCC_OscConfig+0x470>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d1f0      	bne.n	8003b24 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	69da      	ldr	r2, [r3, #28]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6a1b      	ldr	r3, [r3, #32]
 8003b4a:	431a      	orrs	r2, r3
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b50:	019b      	lsls	r3, r3, #6
 8003b52:	431a      	orrs	r2, r3
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b58:	085b      	lsrs	r3, r3, #1
 8003b5a:	3b01      	subs	r3, #1
 8003b5c:	041b      	lsls	r3, r3, #16
 8003b5e:	431a      	orrs	r2, r3
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b64:	061b      	lsls	r3, r3, #24
 8003b66:	491b      	ldr	r1, [pc, #108]	@ (8003bd4 <HAL_RCC_OscConfig+0x470>)
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b6c:	4b1b      	ldr	r3, [pc, #108]	@ (8003bdc <HAL_RCC_OscConfig+0x478>)
 8003b6e:	2201      	movs	r2, #1
 8003b70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b72:	f7fe f899 	bl	8001ca8 <HAL_GetTick>
 8003b76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b78:	e008      	b.n	8003b8c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b7a:	f7fe f895 	bl	8001ca8 <HAL_GetTick>
 8003b7e:	4602      	mov	r2, r0
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	1ad3      	subs	r3, r2, r3
 8003b84:	2b02      	cmp	r3, #2
 8003b86:	d901      	bls.n	8003b8c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003b88:	2303      	movs	r3, #3
 8003b8a:	e05c      	b.n	8003c46 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b8c:	4b11      	ldr	r3, [pc, #68]	@ (8003bd4 <HAL_RCC_OscConfig+0x470>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d0f0      	beq.n	8003b7a <HAL_RCC_OscConfig+0x416>
 8003b98:	e054      	b.n	8003c44 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b9a:	4b10      	ldr	r3, [pc, #64]	@ (8003bdc <HAL_RCC_OscConfig+0x478>)
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ba0:	f7fe f882 	bl	8001ca8 <HAL_GetTick>
 8003ba4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ba6:	e008      	b.n	8003bba <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ba8:	f7fe f87e 	bl	8001ca8 <HAL_GetTick>
 8003bac:	4602      	mov	r2, r0
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	1ad3      	subs	r3, r2, r3
 8003bb2:	2b02      	cmp	r3, #2
 8003bb4:	d901      	bls.n	8003bba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	e045      	b.n	8003c46 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bba:	4b06      	ldr	r3, [pc, #24]	@ (8003bd4 <HAL_RCC_OscConfig+0x470>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d1f0      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x444>
 8003bc6:	e03d      	b.n	8003c44 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	699b      	ldr	r3, [r3, #24]
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d107      	bne.n	8003be0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	e038      	b.n	8003c46 <HAL_RCC_OscConfig+0x4e2>
 8003bd4:	40023800 	.word	0x40023800
 8003bd8:	40007000 	.word	0x40007000
 8003bdc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003be0:	4b1b      	ldr	r3, [pc, #108]	@ (8003c50 <HAL_RCC_OscConfig+0x4ec>)
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	699b      	ldr	r3, [r3, #24]
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d028      	beq.n	8003c40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d121      	bne.n	8003c40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c06:	429a      	cmp	r2, r3
 8003c08:	d11a      	bne.n	8003c40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c0a:	68fa      	ldr	r2, [r7, #12]
 8003c0c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003c10:	4013      	ands	r3, r2
 8003c12:	687a      	ldr	r2, [r7, #4]
 8003c14:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003c16:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d111      	bne.n	8003c40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c26:	085b      	lsrs	r3, r3, #1
 8003c28:	3b01      	subs	r3, #1
 8003c2a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d107      	bne.n	8003c40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c3a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d001      	beq.n	8003c44 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e000      	b.n	8003c46 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003c44:	2300      	movs	r3, #0
}
 8003c46:	4618      	mov	r0, r3
 8003c48:	3718      	adds	r7, #24
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	bf00      	nop
 8003c50:	40023800 	.word	0x40023800

08003c54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b084      	sub	sp, #16
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
 8003c5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d101      	bne.n	8003c68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	e0cc      	b.n	8003e02 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c68:	4b68      	ldr	r3, [pc, #416]	@ (8003e0c <HAL_RCC_ClockConfig+0x1b8>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0307 	and.w	r3, r3, #7
 8003c70:	683a      	ldr	r2, [r7, #0]
 8003c72:	429a      	cmp	r2, r3
 8003c74:	d90c      	bls.n	8003c90 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c76:	4b65      	ldr	r3, [pc, #404]	@ (8003e0c <HAL_RCC_ClockConfig+0x1b8>)
 8003c78:	683a      	ldr	r2, [r7, #0]
 8003c7a:	b2d2      	uxtb	r2, r2
 8003c7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c7e:	4b63      	ldr	r3, [pc, #396]	@ (8003e0c <HAL_RCC_ClockConfig+0x1b8>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 0307 	and.w	r3, r3, #7
 8003c86:	683a      	ldr	r2, [r7, #0]
 8003c88:	429a      	cmp	r2, r3
 8003c8a:	d001      	beq.n	8003c90 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e0b8      	b.n	8003e02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f003 0302 	and.w	r3, r3, #2
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d020      	beq.n	8003cde <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 0304 	and.w	r3, r3, #4
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d005      	beq.n	8003cb4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ca8:	4b59      	ldr	r3, [pc, #356]	@ (8003e10 <HAL_RCC_ClockConfig+0x1bc>)
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	4a58      	ldr	r2, [pc, #352]	@ (8003e10 <HAL_RCC_ClockConfig+0x1bc>)
 8003cae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003cb2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f003 0308 	and.w	r3, r3, #8
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d005      	beq.n	8003ccc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003cc0:	4b53      	ldr	r3, [pc, #332]	@ (8003e10 <HAL_RCC_ClockConfig+0x1bc>)
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	4a52      	ldr	r2, [pc, #328]	@ (8003e10 <HAL_RCC_ClockConfig+0x1bc>)
 8003cc6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003cca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ccc:	4b50      	ldr	r3, [pc, #320]	@ (8003e10 <HAL_RCC_ClockConfig+0x1bc>)
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	494d      	ldr	r1, [pc, #308]	@ (8003e10 <HAL_RCC_ClockConfig+0x1bc>)
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 0301 	and.w	r3, r3, #1
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d044      	beq.n	8003d74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d107      	bne.n	8003d02 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cf2:	4b47      	ldr	r3, [pc, #284]	@ (8003e10 <HAL_RCC_ClockConfig+0x1bc>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d119      	bne.n	8003d32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e07f      	b.n	8003e02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	2b02      	cmp	r3, #2
 8003d08:	d003      	beq.n	8003d12 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d0e:	2b03      	cmp	r3, #3
 8003d10:	d107      	bne.n	8003d22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d12:	4b3f      	ldr	r3, [pc, #252]	@ (8003e10 <HAL_RCC_ClockConfig+0x1bc>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d109      	bne.n	8003d32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e06f      	b.n	8003e02 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d22:	4b3b      	ldr	r3, [pc, #236]	@ (8003e10 <HAL_RCC_ClockConfig+0x1bc>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 0302 	and.w	r3, r3, #2
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d101      	bne.n	8003d32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e067      	b.n	8003e02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d32:	4b37      	ldr	r3, [pc, #220]	@ (8003e10 <HAL_RCC_ClockConfig+0x1bc>)
 8003d34:	689b      	ldr	r3, [r3, #8]
 8003d36:	f023 0203 	bic.w	r2, r3, #3
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	4934      	ldr	r1, [pc, #208]	@ (8003e10 <HAL_RCC_ClockConfig+0x1bc>)
 8003d40:	4313      	orrs	r3, r2
 8003d42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d44:	f7fd ffb0 	bl	8001ca8 <HAL_GetTick>
 8003d48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d4a:	e00a      	b.n	8003d62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d4c:	f7fd ffac 	bl	8001ca8 <HAL_GetTick>
 8003d50:	4602      	mov	r2, r0
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d901      	bls.n	8003d62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e04f      	b.n	8003e02 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d62:	4b2b      	ldr	r3, [pc, #172]	@ (8003e10 <HAL_RCC_ClockConfig+0x1bc>)
 8003d64:	689b      	ldr	r3, [r3, #8]
 8003d66:	f003 020c 	and.w	r2, r3, #12
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	429a      	cmp	r2, r3
 8003d72:	d1eb      	bne.n	8003d4c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d74:	4b25      	ldr	r3, [pc, #148]	@ (8003e0c <HAL_RCC_ClockConfig+0x1b8>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f003 0307 	and.w	r3, r3, #7
 8003d7c:	683a      	ldr	r2, [r7, #0]
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d20c      	bcs.n	8003d9c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d82:	4b22      	ldr	r3, [pc, #136]	@ (8003e0c <HAL_RCC_ClockConfig+0x1b8>)
 8003d84:	683a      	ldr	r2, [r7, #0]
 8003d86:	b2d2      	uxtb	r2, r2
 8003d88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d8a:	4b20      	ldr	r3, [pc, #128]	@ (8003e0c <HAL_RCC_ClockConfig+0x1b8>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 0307 	and.w	r3, r3, #7
 8003d92:	683a      	ldr	r2, [r7, #0]
 8003d94:	429a      	cmp	r2, r3
 8003d96:	d001      	beq.n	8003d9c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e032      	b.n	8003e02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 0304 	and.w	r3, r3, #4
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d008      	beq.n	8003dba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003da8:	4b19      	ldr	r3, [pc, #100]	@ (8003e10 <HAL_RCC_ClockConfig+0x1bc>)
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	4916      	ldr	r1, [pc, #88]	@ (8003e10 <HAL_RCC_ClockConfig+0x1bc>)
 8003db6:	4313      	orrs	r3, r2
 8003db8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0308 	and.w	r3, r3, #8
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d009      	beq.n	8003dda <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003dc6:	4b12      	ldr	r3, [pc, #72]	@ (8003e10 <HAL_RCC_ClockConfig+0x1bc>)
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	691b      	ldr	r3, [r3, #16]
 8003dd2:	00db      	lsls	r3, r3, #3
 8003dd4:	490e      	ldr	r1, [pc, #56]	@ (8003e10 <HAL_RCC_ClockConfig+0x1bc>)
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003dda:	f000 f821 	bl	8003e20 <HAL_RCC_GetSysClockFreq>
 8003dde:	4602      	mov	r2, r0
 8003de0:	4b0b      	ldr	r3, [pc, #44]	@ (8003e10 <HAL_RCC_ClockConfig+0x1bc>)
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	091b      	lsrs	r3, r3, #4
 8003de6:	f003 030f 	and.w	r3, r3, #15
 8003dea:	490a      	ldr	r1, [pc, #40]	@ (8003e14 <HAL_RCC_ClockConfig+0x1c0>)
 8003dec:	5ccb      	ldrb	r3, [r1, r3]
 8003dee:	fa22 f303 	lsr.w	r3, r2, r3
 8003df2:	4a09      	ldr	r2, [pc, #36]	@ (8003e18 <HAL_RCC_ClockConfig+0x1c4>)
 8003df4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003df6:	4b09      	ldr	r3, [pc, #36]	@ (8003e1c <HAL_RCC_ClockConfig+0x1c8>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f7fd ff10 	bl	8001c20 <HAL_InitTick>

  return HAL_OK;
 8003e00:	2300      	movs	r3, #0
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	3710      	adds	r7, #16
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}
 8003e0a:	bf00      	nop
 8003e0c:	40023c00 	.word	0x40023c00
 8003e10:	40023800 	.word	0x40023800
 8003e14:	080096bc 	.word	0x080096bc
 8003e18:	20000004 	.word	0x20000004
 8003e1c:	20000008 	.word	0x20000008

08003e20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e24:	b094      	sub	sp, #80	@ 0x50
 8003e26:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003e30:	2300      	movs	r3, #0
 8003e32:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003e34:	2300      	movs	r3, #0
 8003e36:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e38:	4b79      	ldr	r3, [pc, #484]	@ (8004020 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	f003 030c 	and.w	r3, r3, #12
 8003e40:	2b08      	cmp	r3, #8
 8003e42:	d00d      	beq.n	8003e60 <HAL_RCC_GetSysClockFreq+0x40>
 8003e44:	2b08      	cmp	r3, #8
 8003e46:	f200 80e1 	bhi.w	800400c <HAL_RCC_GetSysClockFreq+0x1ec>
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d002      	beq.n	8003e54 <HAL_RCC_GetSysClockFreq+0x34>
 8003e4e:	2b04      	cmp	r3, #4
 8003e50:	d003      	beq.n	8003e5a <HAL_RCC_GetSysClockFreq+0x3a>
 8003e52:	e0db      	b.n	800400c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e54:	4b73      	ldr	r3, [pc, #460]	@ (8004024 <HAL_RCC_GetSysClockFreq+0x204>)
 8003e56:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e58:	e0db      	b.n	8004012 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e5a:	4b73      	ldr	r3, [pc, #460]	@ (8004028 <HAL_RCC_GetSysClockFreq+0x208>)
 8003e5c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e5e:	e0d8      	b.n	8004012 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e60:	4b6f      	ldr	r3, [pc, #444]	@ (8004020 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e68:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e6a:	4b6d      	ldr	r3, [pc, #436]	@ (8004020 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d063      	beq.n	8003f3e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e76:	4b6a      	ldr	r3, [pc, #424]	@ (8004020 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	099b      	lsrs	r3, r3, #6
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003e80:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003e82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e88:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e8e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003e92:	4622      	mov	r2, r4
 8003e94:	462b      	mov	r3, r5
 8003e96:	f04f 0000 	mov.w	r0, #0
 8003e9a:	f04f 0100 	mov.w	r1, #0
 8003e9e:	0159      	lsls	r1, r3, #5
 8003ea0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ea4:	0150      	lsls	r0, r2, #5
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	460b      	mov	r3, r1
 8003eaa:	4621      	mov	r1, r4
 8003eac:	1a51      	subs	r1, r2, r1
 8003eae:	6139      	str	r1, [r7, #16]
 8003eb0:	4629      	mov	r1, r5
 8003eb2:	eb63 0301 	sbc.w	r3, r3, r1
 8003eb6:	617b      	str	r3, [r7, #20]
 8003eb8:	f04f 0200 	mov.w	r2, #0
 8003ebc:	f04f 0300 	mov.w	r3, #0
 8003ec0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ec4:	4659      	mov	r1, fp
 8003ec6:	018b      	lsls	r3, r1, #6
 8003ec8:	4651      	mov	r1, sl
 8003eca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003ece:	4651      	mov	r1, sl
 8003ed0:	018a      	lsls	r2, r1, #6
 8003ed2:	4651      	mov	r1, sl
 8003ed4:	ebb2 0801 	subs.w	r8, r2, r1
 8003ed8:	4659      	mov	r1, fp
 8003eda:	eb63 0901 	sbc.w	r9, r3, r1
 8003ede:	f04f 0200 	mov.w	r2, #0
 8003ee2:	f04f 0300 	mov.w	r3, #0
 8003ee6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003eea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003eee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ef2:	4690      	mov	r8, r2
 8003ef4:	4699      	mov	r9, r3
 8003ef6:	4623      	mov	r3, r4
 8003ef8:	eb18 0303 	adds.w	r3, r8, r3
 8003efc:	60bb      	str	r3, [r7, #8]
 8003efe:	462b      	mov	r3, r5
 8003f00:	eb49 0303 	adc.w	r3, r9, r3
 8003f04:	60fb      	str	r3, [r7, #12]
 8003f06:	f04f 0200 	mov.w	r2, #0
 8003f0a:	f04f 0300 	mov.w	r3, #0
 8003f0e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003f12:	4629      	mov	r1, r5
 8003f14:	024b      	lsls	r3, r1, #9
 8003f16:	4621      	mov	r1, r4
 8003f18:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003f1c:	4621      	mov	r1, r4
 8003f1e:	024a      	lsls	r2, r1, #9
 8003f20:	4610      	mov	r0, r2
 8003f22:	4619      	mov	r1, r3
 8003f24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f26:	2200      	movs	r2, #0
 8003f28:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f2a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f2c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003f30:	f7fc fd40 	bl	80009b4 <__aeabi_uldivmod>
 8003f34:	4602      	mov	r2, r0
 8003f36:	460b      	mov	r3, r1
 8003f38:	4613      	mov	r3, r2
 8003f3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f3c:	e058      	b.n	8003ff0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f3e:	4b38      	ldr	r3, [pc, #224]	@ (8004020 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	099b      	lsrs	r3, r3, #6
 8003f44:	2200      	movs	r2, #0
 8003f46:	4618      	mov	r0, r3
 8003f48:	4611      	mov	r1, r2
 8003f4a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003f4e:	623b      	str	r3, [r7, #32]
 8003f50:	2300      	movs	r3, #0
 8003f52:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f54:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003f58:	4642      	mov	r2, r8
 8003f5a:	464b      	mov	r3, r9
 8003f5c:	f04f 0000 	mov.w	r0, #0
 8003f60:	f04f 0100 	mov.w	r1, #0
 8003f64:	0159      	lsls	r1, r3, #5
 8003f66:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f6a:	0150      	lsls	r0, r2, #5
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	460b      	mov	r3, r1
 8003f70:	4641      	mov	r1, r8
 8003f72:	ebb2 0a01 	subs.w	sl, r2, r1
 8003f76:	4649      	mov	r1, r9
 8003f78:	eb63 0b01 	sbc.w	fp, r3, r1
 8003f7c:	f04f 0200 	mov.w	r2, #0
 8003f80:	f04f 0300 	mov.w	r3, #0
 8003f84:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003f88:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003f8c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003f90:	ebb2 040a 	subs.w	r4, r2, sl
 8003f94:	eb63 050b 	sbc.w	r5, r3, fp
 8003f98:	f04f 0200 	mov.w	r2, #0
 8003f9c:	f04f 0300 	mov.w	r3, #0
 8003fa0:	00eb      	lsls	r3, r5, #3
 8003fa2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003fa6:	00e2      	lsls	r2, r4, #3
 8003fa8:	4614      	mov	r4, r2
 8003faa:	461d      	mov	r5, r3
 8003fac:	4643      	mov	r3, r8
 8003fae:	18e3      	adds	r3, r4, r3
 8003fb0:	603b      	str	r3, [r7, #0]
 8003fb2:	464b      	mov	r3, r9
 8003fb4:	eb45 0303 	adc.w	r3, r5, r3
 8003fb8:	607b      	str	r3, [r7, #4]
 8003fba:	f04f 0200 	mov.w	r2, #0
 8003fbe:	f04f 0300 	mov.w	r3, #0
 8003fc2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003fc6:	4629      	mov	r1, r5
 8003fc8:	028b      	lsls	r3, r1, #10
 8003fca:	4621      	mov	r1, r4
 8003fcc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003fd0:	4621      	mov	r1, r4
 8003fd2:	028a      	lsls	r2, r1, #10
 8003fd4:	4610      	mov	r0, r2
 8003fd6:	4619      	mov	r1, r3
 8003fd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003fda:	2200      	movs	r2, #0
 8003fdc:	61bb      	str	r3, [r7, #24]
 8003fde:	61fa      	str	r2, [r7, #28]
 8003fe0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003fe4:	f7fc fce6 	bl	80009b4 <__aeabi_uldivmod>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	460b      	mov	r3, r1
 8003fec:	4613      	mov	r3, r2
 8003fee:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003ff0:	4b0b      	ldr	r3, [pc, #44]	@ (8004020 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	0c1b      	lsrs	r3, r3, #16
 8003ff6:	f003 0303 	and.w	r3, r3, #3
 8003ffa:	3301      	adds	r3, #1
 8003ffc:	005b      	lsls	r3, r3, #1
 8003ffe:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004000:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004002:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004004:	fbb2 f3f3 	udiv	r3, r2, r3
 8004008:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800400a:	e002      	b.n	8004012 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800400c:	4b05      	ldr	r3, [pc, #20]	@ (8004024 <HAL_RCC_GetSysClockFreq+0x204>)
 800400e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004010:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004012:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004014:	4618      	mov	r0, r3
 8004016:	3750      	adds	r7, #80	@ 0x50
 8004018:	46bd      	mov	sp, r7
 800401a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800401e:	bf00      	nop
 8004020:	40023800 	.word	0x40023800
 8004024:	00f42400 	.word	0x00f42400
 8004028:	007a1200 	.word	0x007a1200

0800402c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800402c:	b480      	push	{r7}
 800402e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004030:	4b03      	ldr	r3, [pc, #12]	@ (8004040 <HAL_RCC_GetHCLKFreq+0x14>)
 8004032:	681b      	ldr	r3, [r3, #0]
}
 8004034:	4618      	mov	r0, r3
 8004036:	46bd      	mov	sp, r7
 8004038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403c:	4770      	bx	lr
 800403e:	bf00      	nop
 8004040:	20000004 	.word	0x20000004

08004044 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004048:	f7ff fff0 	bl	800402c <HAL_RCC_GetHCLKFreq>
 800404c:	4602      	mov	r2, r0
 800404e:	4b05      	ldr	r3, [pc, #20]	@ (8004064 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	0a9b      	lsrs	r3, r3, #10
 8004054:	f003 0307 	and.w	r3, r3, #7
 8004058:	4903      	ldr	r1, [pc, #12]	@ (8004068 <HAL_RCC_GetPCLK1Freq+0x24>)
 800405a:	5ccb      	ldrb	r3, [r1, r3]
 800405c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004060:	4618      	mov	r0, r3
 8004062:	bd80      	pop	{r7, pc}
 8004064:	40023800 	.word	0x40023800
 8004068:	080096cc 	.word	0x080096cc

0800406c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004070:	f7ff ffdc 	bl	800402c <HAL_RCC_GetHCLKFreq>
 8004074:	4602      	mov	r2, r0
 8004076:	4b05      	ldr	r3, [pc, #20]	@ (800408c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	0b5b      	lsrs	r3, r3, #13
 800407c:	f003 0307 	and.w	r3, r3, #7
 8004080:	4903      	ldr	r1, [pc, #12]	@ (8004090 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004082:	5ccb      	ldrb	r3, [r1, r3]
 8004084:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004088:	4618      	mov	r0, r3
 800408a:	bd80      	pop	{r7, pc}
 800408c:	40023800 	.word	0x40023800
 8004090:	080096cc 	.word	0x080096cc

08004094 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b086      	sub	sp, #24
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800409c:	2300      	movs	r3, #0
 800409e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80040a0:	2300      	movs	r3, #0
 80040a2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 0301 	and.w	r3, r3, #1
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d105      	bne.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d035      	beq.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80040bc:	4b62      	ldr	r3, [pc, #392]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80040be:	2200      	movs	r2, #0
 80040c0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80040c2:	f7fd fdf1 	bl	8001ca8 <HAL_GetTick>
 80040c6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80040c8:	e008      	b.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80040ca:	f7fd fded 	bl	8001ca8 <HAL_GetTick>
 80040ce:	4602      	mov	r2, r0
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	1ad3      	subs	r3, r2, r3
 80040d4:	2b02      	cmp	r3, #2
 80040d6:	d901      	bls.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80040d8:	2303      	movs	r3, #3
 80040da:	e0b0      	b.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80040dc:	4b5b      	ldr	r3, [pc, #364]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d1f0      	bne.n	80040ca <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	019a      	lsls	r2, r3, #6
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	071b      	lsls	r3, r3, #28
 80040f4:	4955      	ldr	r1, [pc, #340]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80040f6:	4313      	orrs	r3, r2
 80040f8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80040fc:	4b52      	ldr	r3, [pc, #328]	@ (8004248 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80040fe:	2201      	movs	r2, #1
 8004100:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004102:	f7fd fdd1 	bl	8001ca8 <HAL_GetTick>
 8004106:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004108:	e008      	b.n	800411c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800410a:	f7fd fdcd 	bl	8001ca8 <HAL_GetTick>
 800410e:	4602      	mov	r2, r0
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	2b02      	cmp	r3, #2
 8004116:	d901      	bls.n	800411c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004118:	2303      	movs	r3, #3
 800411a:	e090      	b.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800411c:	4b4b      	ldr	r3, [pc, #300]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004124:	2b00      	cmp	r3, #0
 8004126:	d0f0      	beq.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f003 0302 	and.w	r3, r3, #2
 8004130:	2b00      	cmp	r3, #0
 8004132:	f000 8083 	beq.w	800423c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004136:	2300      	movs	r3, #0
 8004138:	60fb      	str	r3, [r7, #12]
 800413a:	4b44      	ldr	r3, [pc, #272]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800413c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800413e:	4a43      	ldr	r2, [pc, #268]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004140:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004144:	6413      	str	r3, [r2, #64]	@ 0x40
 8004146:	4b41      	ldr	r3, [pc, #260]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800414a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800414e:	60fb      	str	r3, [r7, #12]
 8004150:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004152:	4b3f      	ldr	r3, [pc, #252]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a3e      	ldr	r2, [pc, #248]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004158:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800415c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800415e:	f7fd fda3 	bl	8001ca8 <HAL_GetTick>
 8004162:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004164:	e008      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004166:	f7fd fd9f 	bl	8001ca8 <HAL_GetTick>
 800416a:	4602      	mov	r2, r0
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	1ad3      	subs	r3, r2, r3
 8004170:	2b02      	cmp	r3, #2
 8004172:	d901      	bls.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004174:	2303      	movs	r3, #3
 8004176:	e062      	b.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004178:	4b35      	ldr	r3, [pc, #212]	@ (8004250 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004180:	2b00      	cmp	r3, #0
 8004182:	d0f0      	beq.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004184:	4b31      	ldr	r3, [pc, #196]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004186:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004188:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800418c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d02f      	beq.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	68db      	ldr	r3, [r3, #12]
 8004198:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800419c:	693a      	ldr	r2, [r7, #16]
 800419e:	429a      	cmp	r2, r3
 80041a0:	d028      	beq.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80041a2:	4b2a      	ldr	r3, [pc, #168]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80041a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041aa:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80041ac:	4b29      	ldr	r3, [pc, #164]	@ (8004254 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80041ae:	2201      	movs	r2, #1
 80041b0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80041b2:	4b28      	ldr	r3, [pc, #160]	@ (8004254 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80041b4:	2200      	movs	r2, #0
 80041b6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80041b8:	4a24      	ldr	r2, [pc, #144]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80041be:	4b23      	ldr	r3, [pc, #140]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80041c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041c2:	f003 0301 	and.w	r3, r3, #1
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	d114      	bne.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80041ca:	f7fd fd6d 	bl	8001ca8 <HAL_GetTick>
 80041ce:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041d0:	e00a      	b.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041d2:	f7fd fd69 	bl	8001ca8 <HAL_GetTick>
 80041d6:	4602      	mov	r2, r0
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d901      	bls.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80041e4:	2303      	movs	r3, #3
 80041e6:	e02a      	b.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041e8:	4b18      	ldr	r3, [pc, #96]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80041ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041ec:	f003 0302 	and.w	r3, r3, #2
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d0ee      	beq.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	68db      	ldr	r3, [r3, #12]
 80041f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004200:	d10d      	bne.n	800421e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004202:	4b12      	ldr	r3, [pc, #72]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	68db      	ldr	r3, [r3, #12]
 800420e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004212:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004216:	490d      	ldr	r1, [pc, #52]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004218:	4313      	orrs	r3, r2
 800421a:	608b      	str	r3, [r1, #8]
 800421c:	e005      	b.n	800422a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800421e:	4b0b      	ldr	r3, [pc, #44]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	4a0a      	ldr	r2, [pc, #40]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004224:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004228:	6093      	str	r3, [r2, #8]
 800422a:	4b08      	ldr	r3, [pc, #32]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800422c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	68db      	ldr	r3, [r3, #12]
 8004232:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004236:	4905      	ldr	r1, [pc, #20]	@ (800424c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004238:	4313      	orrs	r3, r2
 800423a:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800423c:	2300      	movs	r3, #0
}
 800423e:	4618      	mov	r0, r3
 8004240:	3718      	adds	r7, #24
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop
 8004248:	42470068 	.word	0x42470068
 800424c:	40023800 	.word	0x40023800
 8004250:	40007000 	.word	0x40007000
 8004254:	42470e40 	.word	0x42470e40

08004258 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b084      	sub	sp, #16
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d101      	bne.n	800426a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	e073      	b.n	8004352 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	7f5b      	ldrb	r3, [r3, #29]
 800426e:	b2db      	uxtb	r3, r3
 8004270:	2b00      	cmp	r3, #0
 8004272:	d105      	bne.n	8004280 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2200      	movs	r2, #0
 8004278:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800427a:	6878      	ldr	r0, [r7, #4]
 800427c:	f7fd fb66 	bl	800194c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2202      	movs	r2, #2
 8004284:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	68db      	ldr	r3, [r3, #12]
 800428c:	f003 0310 	and.w	r3, r3, #16
 8004290:	2b10      	cmp	r3, #16
 8004292:	d055      	beq.n	8004340 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	22ca      	movs	r2, #202	@ 0xca
 800429a:	625a      	str	r2, [r3, #36]	@ 0x24
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	2253      	movs	r2, #83	@ 0x53
 80042a2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f000 fb75 	bl	8004994 <RTC_EnterInitMode>
 80042aa:	4603      	mov	r3, r0
 80042ac:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80042ae:	7bfb      	ldrb	r3, [r7, #15]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d12c      	bne.n	800430e <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	687a      	ldr	r2, [r7, #4]
 80042bc:	6812      	ldr	r2, [r2, #0]
 80042be:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80042c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80042c6:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	6899      	ldr	r1, [r3, #8]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	685a      	ldr	r2, [r3, #4]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	691b      	ldr	r3, [r3, #16]
 80042d6:	431a      	orrs	r2, r3
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	695b      	ldr	r3, [r3, #20]
 80042dc:	431a      	orrs	r2, r3
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	430a      	orrs	r2, r1
 80042e4:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	68d2      	ldr	r2, [r2, #12]
 80042ee:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	6919      	ldr	r1, [r3, #16]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	689b      	ldr	r3, [r3, #8]
 80042fa:	041a      	lsls	r2, r3, #16
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	430a      	orrs	r2, r1
 8004302:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004304:	6878      	ldr	r0, [r7, #4]
 8004306:	f000 fb7c 	bl	8004a02 <RTC_ExitInitMode>
 800430a:	4603      	mov	r3, r0
 800430c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800430e:	7bfb      	ldrb	r3, [r7, #15]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d110      	bne.n	8004336 <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004322:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	699a      	ldr	r2, [r3, #24]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	430a      	orrs	r2, r1
 8004334:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	22ff      	movs	r2, #255	@ 0xff
 800433c:	625a      	str	r2, [r3, #36]	@ 0x24
 800433e:	e001      	b.n	8004344 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8004340:	2300      	movs	r3, #0
 8004342:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8004344:	7bfb      	ldrb	r3, [r7, #15]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d102      	bne.n	8004350 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2201      	movs	r2, #1
 800434e:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8004350:	7bfb      	ldrb	r3, [r7, #15]
}
 8004352:	4618      	mov	r0, r3
 8004354:	3710      	adds	r7, #16
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}

0800435a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800435a:	b590      	push	{r4, r7, lr}
 800435c:	b087      	sub	sp, #28
 800435e:	af00      	add	r7, sp, #0
 8004360:	60f8      	str	r0, [r7, #12]
 8004362:	60b9      	str	r1, [r7, #8]
 8004364:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004366:	2300      	movs	r3, #0
 8004368:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	7f1b      	ldrb	r3, [r3, #28]
 800436e:	2b01      	cmp	r3, #1
 8004370:	d101      	bne.n	8004376 <HAL_RTC_SetTime+0x1c>
 8004372:	2302      	movs	r3, #2
 8004374:	e087      	b.n	8004486 <HAL_RTC_SetTime+0x12c>
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2201      	movs	r2, #1
 800437a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	2202      	movs	r2, #2
 8004380:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d126      	bne.n	80043d6 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004392:	2b00      	cmp	r3, #0
 8004394:	d102      	bne.n	800439c <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	2200      	movs	r2, #0
 800439a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	781b      	ldrb	r3, [r3, #0]
 80043a0:	4618      	mov	r0, r3
 80043a2:	f000 fb53 	bl	8004a4c <RTC_ByteToBcd2>
 80043a6:	4603      	mov	r3, r0
 80043a8:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	785b      	ldrb	r3, [r3, #1]
 80043ae:	4618      	mov	r0, r3
 80043b0:	f000 fb4c 	bl	8004a4c <RTC_ByteToBcd2>
 80043b4:	4603      	mov	r3, r0
 80043b6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80043b8:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	789b      	ldrb	r3, [r3, #2]
 80043be:	4618      	mov	r0, r3
 80043c0:	f000 fb44 	bl	8004a4c <RTC_ByteToBcd2>
 80043c4:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80043c6:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	78db      	ldrb	r3, [r3, #3]
 80043ce:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80043d0:	4313      	orrs	r3, r2
 80043d2:	617b      	str	r3, [r7, #20]
 80043d4:	e018      	b.n	8004408 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d102      	bne.n	80043ea <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	2200      	movs	r2, #0
 80043e8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	781b      	ldrb	r3, [r3, #0]
 80043ee:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	785b      	ldrb	r3, [r3, #1]
 80043f4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80043f6:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80043f8:	68ba      	ldr	r2, [r7, #8]
 80043fa:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80043fc:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	78db      	ldrb	r3, [r3, #3]
 8004402:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004404:	4313      	orrs	r3, r2
 8004406:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	22ca      	movs	r2, #202	@ 0xca
 800440e:	625a      	str	r2, [r3, #36]	@ 0x24
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	2253      	movs	r2, #83	@ 0x53
 8004416:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004418:	68f8      	ldr	r0, [r7, #12]
 800441a:	f000 fabb 	bl	8004994 <RTC_EnterInitMode>
 800441e:	4603      	mov	r3, r0
 8004420:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004422:	7cfb      	ldrb	r3, [r7, #19]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d120      	bne.n	800446a <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8004432:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004436:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	689a      	ldr	r2, [r3, #8]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004446:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	6899      	ldr	r1, [r3, #8]
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	68da      	ldr	r2, [r3, #12]
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	691b      	ldr	r3, [r3, #16]
 8004456:	431a      	orrs	r2, r3
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	430a      	orrs	r2, r1
 800445e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004460:	68f8      	ldr	r0, [r7, #12]
 8004462:	f000 face 	bl	8004a02 <RTC_ExitInitMode>
 8004466:	4603      	mov	r3, r0
 8004468:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800446a:	7cfb      	ldrb	r3, [r7, #19]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d102      	bne.n	8004476 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2201      	movs	r2, #1
 8004474:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	22ff      	movs	r2, #255	@ 0xff
 800447c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2200      	movs	r2, #0
 8004482:	771a      	strb	r2, [r3, #28]

  return status;
 8004484:	7cfb      	ldrb	r3, [r7, #19]
}
 8004486:	4618      	mov	r0, r3
 8004488:	371c      	adds	r7, #28
 800448a:	46bd      	mov	sp, r7
 800448c:	bd90      	pop	{r4, r7, pc}

0800448e <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800448e:	b590      	push	{r4, r7, lr}
 8004490:	b087      	sub	sp, #28
 8004492:	af00      	add	r7, sp, #0
 8004494:	60f8      	str	r0, [r7, #12]
 8004496:	60b9      	str	r1, [r7, #8]
 8004498:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800449a:	2300      	movs	r3, #0
 800449c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	7f1b      	ldrb	r3, [r3, #28]
 80044a2:	2b01      	cmp	r3, #1
 80044a4:	d101      	bne.n	80044aa <HAL_RTC_SetDate+0x1c>
 80044a6:	2302      	movs	r3, #2
 80044a8:	e071      	b.n	800458e <HAL_RTC_SetDate+0x100>
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2201      	movs	r2, #1
 80044ae:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2202      	movs	r2, #2
 80044b4:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d10e      	bne.n	80044da <HAL_RTC_SetDate+0x4c>
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	785b      	ldrb	r3, [r3, #1]
 80044c0:	f003 0310 	and.w	r3, r3, #16
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d008      	beq.n	80044da <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	785b      	ldrb	r3, [r3, #1]
 80044cc:	f023 0310 	bic.w	r3, r3, #16
 80044d0:	b2db      	uxtb	r3, r3
 80044d2:	330a      	adds	r3, #10
 80044d4:	b2da      	uxtb	r2, r3
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d11c      	bne.n	800451a <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	78db      	ldrb	r3, [r3, #3]
 80044e4:	4618      	mov	r0, r3
 80044e6:	f000 fab1 	bl	8004a4c <RTC_ByteToBcd2>
 80044ea:	4603      	mov	r3, r0
 80044ec:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	785b      	ldrb	r3, [r3, #1]
 80044f2:	4618      	mov	r0, r3
 80044f4:	f000 faaa 	bl	8004a4c <RTC_ByteToBcd2>
 80044f8:	4603      	mov	r3, r0
 80044fa:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80044fc:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	789b      	ldrb	r3, [r3, #2]
 8004502:	4618      	mov	r0, r3
 8004504:	f000 faa2 	bl	8004a4c <RTC_ByteToBcd2>
 8004508:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800450a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	781b      	ldrb	r3, [r3, #0]
 8004512:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004514:	4313      	orrs	r3, r2
 8004516:	617b      	str	r3, [r7, #20]
 8004518:	e00e      	b.n	8004538 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	78db      	ldrb	r3, [r3, #3]
 800451e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	785b      	ldrb	r3, [r3, #1]
 8004524:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004526:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8004528:	68ba      	ldr	r2, [r7, #8]
 800452a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800452c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	781b      	ldrb	r3, [r3, #0]
 8004532:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004534:	4313      	orrs	r3, r2
 8004536:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	22ca      	movs	r2, #202	@ 0xca
 800453e:	625a      	str	r2, [r3, #36]	@ 0x24
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	2253      	movs	r2, #83	@ 0x53
 8004546:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004548:	68f8      	ldr	r0, [r7, #12]
 800454a:	f000 fa23 	bl	8004994 <RTC_EnterInitMode>
 800454e:	4603      	mov	r3, r0
 8004550:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004552:	7cfb      	ldrb	r3, [r7, #19]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d10c      	bne.n	8004572 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004562:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004566:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004568:	68f8      	ldr	r0, [r7, #12]
 800456a:	f000 fa4a 	bl	8004a02 <RTC_ExitInitMode>
 800456e:	4603      	mov	r3, r0
 8004570:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8004572:	7cfb      	ldrb	r3, [r7, #19]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d102      	bne.n	800457e <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2201      	movs	r2, #1
 800457c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	22ff      	movs	r2, #255	@ 0xff
 8004584:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2200      	movs	r2, #0
 800458a:	771a      	strb	r2, [r3, #28]

  return status;
 800458c:	7cfb      	ldrb	r3, [r7, #19]
}
 800458e:	4618      	mov	r0, r3
 8004590:	371c      	adds	r7, #28
 8004592:	46bd      	mov	sp, r7
 8004594:	bd90      	pop	{r4, r7, pc}

08004596 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004596:	b580      	push	{r7, lr}
 8004598:	b086      	sub	sp, #24
 800459a:	af00      	add	r7, sp, #0
 800459c:	60f8      	str	r0, [r7, #12]
 800459e:	60b9      	str	r1, [r7, #8]
 80045a0:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80045a2:	2300      	movs	r3, #0
 80045a4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80045b0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80045b4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	0c1b      	lsrs	r3, r3, #16
 80045ba:	b2da      	uxtb	r2, r3
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	0a1b      	lsrs	r3, r3, #8
 80045c4:	b2db      	uxtb	r3, r3
 80045c6:	f003 031f 	and.w	r3, r3, #31
 80045ca:	b2da      	uxtb	r2, r3
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	b2db      	uxtb	r3, r3
 80045d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80045d8:	b2da      	uxtb	r2, r3
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	0b5b      	lsrs	r3, r3, #13
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	f003 0307 	and.w	r3, r3, #7
 80045e8:	b2da      	uxtb	r2, r3
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d11a      	bne.n	800462a <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	78db      	ldrb	r3, [r3, #3]
 80045f8:	4618      	mov	r0, r3
 80045fa:	f000 fa45 	bl	8004a88 <RTC_Bcd2ToByte>
 80045fe:	4603      	mov	r3, r0
 8004600:	461a      	mov	r2, r3
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	785b      	ldrb	r3, [r3, #1]
 800460a:	4618      	mov	r0, r3
 800460c:	f000 fa3c 	bl	8004a88 <RTC_Bcd2ToByte>
 8004610:	4603      	mov	r3, r0
 8004612:	461a      	mov	r2, r3
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	789b      	ldrb	r3, [r3, #2]
 800461c:	4618      	mov	r0, r3
 800461e:	f000 fa33 	bl	8004a88 <RTC_Bcd2ToByte>
 8004622:	4603      	mov	r3, r0
 8004624:	461a      	mov	r2, r3
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800462a:	2300      	movs	r3, #0
}
 800462c:	4618      	mov	r0, r3
 800462e:	3718      	adds	r7, #24
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}

08004634 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8004634:	b590      	push	{r4, r7, lr}
 8004636:	b089      	sub	sp, #36	@ 0x24
 8004638:	af00      	add	r7, sp, #0
 800463a:	60f8      	str	r0, [r7, #12]
 800463c:	60b9      	str	r1, [r7, #8]
 800463e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8004640:	4b9b      	ldr	r3, [pc, #620]	@ (80048b0 <HAL_RTC_SetAlarm_IT+0x27c>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a9b      	ldr	r2, [pc, #620]	@ (80048b4 <HAL_RTC_SetAlarm_IT+0x280>)
 8004646:	fba2 2303 	umull	r2, r3, r2, r3
 800464a:	0adb      	lsrs	r3, r3, #11
 800464c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004650:	fb02 f303 	mul.w	r3, r2, r3
 8004654:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 8004656:	2300      	movs	r3, #0
 8004658:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 800465a:	2300      	movs	r3, #0
 800465c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	7f1b      	ldrb	r3, [r3, #28]
 8004662:	2b01      	cmp	r3, #1
 8004664:	d101      	bne.n	800466a <HAL_RTC_SetAlarm_IT+0x36>
 8004666:	2302      	movs	r3, #2
 8004668:	e11e      	b.n	80048a8 <HAL_RTC_SetAlarm_IT+0x274>
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2201      	movs	r2, #1
 800466e:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	2202      	movs	r2, #2
 8004674:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d137      	bne.n	80046ec <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004686:	2b00      	cmp	r3, #0
 8004688:	d102      	bne.n	8004690 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	2200      	movs	r2, #0
 800468e:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	781b      	ldrb	r3, [r3, #0]
 8004694:	4618      	mov	r0, r3
 8004696:	f000 f9d9 	bl	8004a4c <RTC_ByteToBcd2>
 800469a:	4603      	mov	r3, r0
 800469c:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	785b      	ldrb	r3, [r3, #1]
 80046a2:	4618      	mov	r0, r3
 80046a4:	f000 f9d2 	bl	8004a4c <RTC_ByteToBcd2>
 80046a8:	4603      	mov	r3, r0
 80046aa:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80046ac:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	789b      	ldrb	r3, [r3, #2]
 80046b2:	4618      	mov	r0, r3
 80046b4:	f000 f9ca 	bl	8004a4c <RTC_ByteToBcd2>
 80046b8:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80046ba:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	78db      	ldrb	r3, [r3, #3]
 80046c2:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80046c4:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80046ce:	4618      	mov	r0, r3
 80046d0:	f000 f9bc 	bl	8004a4c <RTC_ByteToBcd2>
 80046d4:	4603      	mov	r3, r0
 80046d6:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 80046d8:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80046e0:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80046e6:	4313      	orrs	r3, r2
 80046e8:	61fb      	str	r3, [r7, #28]
 80046ea:	e023      	b.n	8004734 <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d102      	bne.n	8004700 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	2200      	movs	r2, #0
 80046fe:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	781b      	ldrb	r3, [r3, #0]
 8004704:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	785b      	ldrb	r3, [r3, #1]
 800470a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800470c:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800470e:	68ba      	ldr	r2, [r7, #8]
 8004710:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8004712:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	78db      	ldrb	r3, [r3, #3]
 8004718:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800471a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004722:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8004724:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800472a:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8004730:	4313      	orrs	r3, r2
 8004732:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800473c:	4313      	orrs	r3, r2
 800473e:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	22ca      	movs	r2, #202	@ 0xca
 8004746:	625a      	str	r2, [r3, #36]	@ 0x24
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	2253      	movs	r2, #83	@ 0x53
 800474e:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004754:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004758:	d142      	bne.n	80047e0 <HAL_RTC_SetAlarm_IT+0x1ac>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	689a      	ldr	r2, [r3, #8]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004768:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	68db      	ldr	r3, [r3, #12]
 8004770:	b2da      	uxtb	r2, r3
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 800477a:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	3b01      	subs	r3, #1
 8004780:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8004782:	697b      	ldr	r3, [r7, #20]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d10b      	bne.n	80047a0 <HAL_RTC_SetAlarm_IT+0x16c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	22ff      	movs	r2, #255	@ 0xff
 800478e:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2203      	movs	r2, #3
 8004794:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2200      	movs	r2, #0
 800479a:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800479c:	2303      	movs	r3, #3
 800479e:	e083      	b.n	80048a8 <HAL_RTC_SetAlarm_IT+0x274>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	68db      	ldr	r3, [r3, #12]
 80047a6:	f003 0301 	and.w	r3, r3, #1
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d0e6      	beq.n	800477c <HAL_RTC_SetAlarm_IT+0x148>

  /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	69fa      	ldr	r2, [r7, #28]
 80047b4:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	69ba      	ldr	r2, [r7, #24]
 80047bc:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	689a      	ldr	r2, [r3, #8]
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047cc:	609a      	str	r2, [r3, #8]
    /* Enable Alarm A interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	689a      	ldr	r2, [r3, #8]
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80047dc:	609a      	str	r2, [r3, #8]
 80047de:	e04c      	b.n	800487a <HAL_RTC_SetAlarm_IT+0x246>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	689a      	ldr	r2, [r3, #8]
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80047ee:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	68db      	ldr	r3, [r3, #12]
 80047f6:	b2da      	uxtb	r2, r3
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8004800:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8004802:	4b2b      	ldr	r3, [pc, #172]	@ (80048b0 <HAL_RTC_SetAlarm_IT+0x27c>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a2b      	ldr	r2, [pc, #172]	@ (80048b4 <HAL_RTC_SetAlarm_IT+0x280>)
 8004808:	fba2 2303 	umull	r2, r3, r2, r3
 800480c:	0adb      	lsrs	r3, r3, #11
 800480e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004812:	fb02 f303 	mul.w	r3, r2, r3
 8004816:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8004818:	697b      	ldr	r3, [r7, #20]
 800481a:	3b01      	subs	r3, #1
 800481c:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d10b      	bne.n	800483c <HAL_RTC_SetAlarm_IT+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	22ff      	movs	r2, #255	@ 0xff
 800482a:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2203      	movs	r2, #3
 8004830:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2200      	movs	r2, #0
 8004836:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8004838:	2303      	movs	r3, #3
 800483a:	e035      	b.n	80048a8 <HAL_RTC_SetAlarm_IT+0x274>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	68db      	ldr	r3, [r3, #12]
 8004842:	f003 0302 	and.w	r3, r3, #2
 8004846:	2b00      	cmp	r3, #0
 8004848:	d0e6      	beq.n	8004818 <HAL_RTC_SetAlarm_IT+0x1e4>

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	69fa      	ldr	r2, [r7, #28]
 8004850:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	69ba      	ldr	r2, [r7, #24]
 8004858:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	689a      	ldr	r2, [r3, #8]
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004868:	609a      	str	r2, [r3, #8]
    /* Enable Alarm B interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	689a      	ldr	r2, [r3, #8]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004878:	609a      	str	r2, [r3, #8]
  }

  /* Enable and configure the EXTI line associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800487a:	4b0f      	ldr	r3, [pc, #60]	@ (80048b8 <HAL_RTC_SetAlarm_IT+0x284>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a0e      	ldr	r2, [pc, #56]	@ (80048b8 <HAL_RTC_SetAlarm_IT+0x284>)
 8004880:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004884:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8004886:	4b0c      	ldr	r3, [pc, #48]	@ (80048b8 <HAL_RTC_SetAlarm_IT+0x284>)
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	4a0b      	ldr	r2, [pc, #44]	@ (80048b8 <HAL_RTC_SetAlarm_IT+0x284>)
 800488c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004890:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	22ff      	movs	r2, #255	@ 0xff
 8004898:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2201      	movs	r2, #1
 800489e:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2200      	movs	r2, #0
 80048a4:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80048a6:	2300      	movs	r3, #0
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	3724      	adds	r7, #36	@ 0x24
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bd90      	pop	{r4, r7, pc}
 80048b0:	20000004 	.word	0x20000004
 80048b4:	10624dd3 	.word	0x10624dd3
 80048b8:	40013c00 	.word	0x40013c00

080048bc <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b082      	sub	sp, #8
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80048c4:	4b1f      	ldr	r3, [pc, #124]	@ (8004944 <HAL_RTC_AlarmIRQHandler+0x88>)
 80048c6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80048ca:	615a      	str	r2, [r3, #20]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d012      	beq.n	8004900 <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	68db      	ldr	r3, [r3, #12]
 80048e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d00b      	beq.n	8004900 <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	68db      	ldr	r3, [r3, #12]
 80048ee:	b2da      	uxtb	r2, r3
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 80048f8:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f7fc ffee 	bl	80018dc <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800490a:	2b00      	cmp	r3, #0
 800490c:	d012      	beq.n	8004934 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	68db      	ldr	r3, [r3, #12]
 8004914:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004918:	2b00      	cmp	r3, #0
 800491a:	d00b      	beq.n	8004934 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	68db      	ldr	r3, [r3, #12]
 8004922:	b2da      	uxtb	r2, r3
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f462 7220 	orn	r2, r2, #640	@ 0x280
 800492c:	60da      	str	r2, [r3, #12]

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	f000 f8e2 	bl	8004af8 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2201      	movs	r2, #1
 8004938:	775a      	strb	r2, [r3, #29]
}
 800493a:	bf00      	nop
 800493c:	3708      	adds	r7, #8
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}
 8004942:	bf00      	nop
 8004944:	40013c00 	.word	0x40013c00

08004948 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b084      	sub	sp, #16
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004950:	2300      	movs	r3, #0
 8004952:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a0d      	ldr	r2, [pc, #52]	@ (8004990 <HAL_RTC_WaitForSynchro+0x48>)
 800495a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800495c:	f7fd f9a4 	bl	8001ca8 <HAL_GetTick>
 8004960:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004962:	e009      	b.n	8004978 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004964:	f7fd f9a0 	bl	8001ca8 <HAL_GetTick>
 8004968:	4602      	mov	r2, r0
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	1ad3      	subs	r3, r2, r3
 800496e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004972:	d901      	bls.n	8004978 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8004974:	2303      	movs	r3, #3
 8004976:	e007      	b.n	8004988 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	68db      	ldr	r3, [r3, #12]
 800497e:	f003 0320 	and.w	r3, r3, #32
 8004982:	2b00      	cmp	r3, #0
 8004984:	d0ee      	beq.n	8004964 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8004986:	2300      	movs	r3, #0
}
 8004988:	4618      	mov	r0, r3
 800498a:	3710      	adds	r7, #16
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}
 8004990:	00017f5f 	.word	0x00017f5f

08004994 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b084      	sub	sp, #16
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800499c:	2300      	movs	r3, #0
 800499e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80049a0:	2300      	movs	r3, #0
 80049a2:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	68db      	ldr	r3, [r3, #12]
 80049aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d122      	bne.n	80049f8 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	68da      	ldr	r2, [r3, #12]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80049c0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80049c2:	f7fd f971 	bl	8001ca8 <HAL_GetTick>
 80049c6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80049c8:	e00c      	b.n	80049e4 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80049ca:	f7fd f96d 	bl	8001ca8 <HAL_GetTick>
 80049ce:	4602      	mov	r2, r0
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	1ad3      	subs	r3, r2, r3
 80049d4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80049d8:	d904      	bls.n	80049e4 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2204      	movs	r2, #4
 80049de:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80049e0:	2301      	movs	r3, #1
 80049e2:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d102      	bne.n	80049f8 <RTC_EnterInitMode+0x64>
 80049f2:	7bfb      	ldrb	r3, [r7, #15]
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	d1e8      	bne.n	80049ca <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80049f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	3710      	adds	r7, #16
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}

08004a02 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004a02:	b580      	push	{r7, lr}
 8004a04:	b084      	sub	sp, #16
 8004a06:	af00      	add	r7, sp, #0
 8004a08:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	68da      	ldr	r2, [r3, #12]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004a1c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	f003 0320 	and.w	r3, r3, #32
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d10a      	bne.n	8004a42 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004a2c:	6878      	ldr	r0, [r7, #4]
 8004a2e:	f7ff ff8b 	bl	8004948 <HAL_RTC_WaitForSynchro>
 8004a32:	4603      	mov	r3, r0
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d004      	beq.n	8004a42 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2204      	movs	r2, #4
 8004a3c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8004a42:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3710      	adds	r7, #16
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}

08004a4c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b085      	sub	sp, #20
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	4603      	mov	r3, r0
 8004a54:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8004a56:	2300      	movs	r3, #0
 8004a58:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8004a5a:	e005      	b.n	8004a68 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	3301      	adds	r3, #1
 8004a60:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8004a62:	79fb      	ldrb	r3, [r7, #7]
 8004a64:	3b0a      	subs	r3, #10
 8004a66:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8004a68:	79fb      	ldrb	r3, [r7, #7]
 8004a6a:	2b09      	cmp	r3, #9
 8004a6c:	d8f6      	bhi.n	8004a5c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	011b      	lsls	r3, r3, #4
 8004a74:	b2da      	uxtb	r2, r3
 8004a76:	79fb      	ldrb	r3, [r7, #7]
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	b2db      	uxtb	r3, r3
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	3714      	adds	r7, #20
 8004a80:	46bd      	mov	sp, r7
 8004a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a86:	4770      	bx	lr

08004a88 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b085      	sub	sp, #20
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	4603      	mov	r3, r0
 8004a90:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8004a92:	2300      	movs	r3, #0
 8004a94:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8004a96:	79fb      	ldrb	r3, [r7, #7]
 8004a98:	091b      	lsrs	r3, r3, #4
 8004a9a:	b2db      	uxtb	r3, r3
 8004a9c:	461a      	mov	r2, r3
 8004a9e:	4613      	mov	r3, r2
 8004aa0:	009b      	lsls	r3, r3, #2
 8004aa2:	4413      	add	r3, r2
 8004aa4:	005b      	lsls	r3, r3, #1
 8004aa6:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	b2da      	uxtb	r2, r3
 8004aac:	79fb      	ldrb	r3, [r7, #7]
 8004aae:	f003 030f 	and.w	r3, r3, #15
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	4413      	add	r3, r2
 8004ab6:	b2db      	uxtb	r3, r3
}
 8004ab8:	4618      	mov	r0, r3
 8004aba:	3714      	adds	r7, #20
 8004abc:	46bd      	mov	sp, r7
 8004abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac2:	4770      	bx	lr

08004ac4 <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b087      	sub	sp, #28
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	60f8      	str	r0, [r7, #12]
 8004acc:	60b9      	str	r1, [r7, #8]
 8004ace:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	3350      	adds	r3, #80	@ 0x50
 8004ada:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	009b      	lsls	r3, r3, #2
 8004ae0:	697a      	ldr	r2, [r7, #20]
 8004ae2:	4413      	add	r3, r2
 8004ae4:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	687a      	ldr	r2, [r7, #4]
 8004aea:	601a      	str	r2, [r3, #0]
}
 8004aec:	bf00      	nop
 8004aee:	371c      	adds	r7, #28
 8004af0:	46bd      	mov	sp, r7
 8004af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af6:	4770      	bx	lr

08004af8 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b083      	sub	sp, #12
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8004b00:	bf00      	nop
 8004b02:	370c      	adds	r7, #12
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr

08004b0c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b082      	sub	sp, #8
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d101      	bne.n	8004b1e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e07b      	b.n	8004c16 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d108      	bne.n	8004b38 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b2e:	d009      	beq.n	8004b44 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2200      	movs	r2, #0
 8004b34:	61da      	str	r2, [r3, #28]
 8004b36:	e005      	b.n	8004b44 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2200      	movs	r2, #0
 8004b48:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004b50:	b2db      	uxtb	r3, r3
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d106      	bne.n	8004b64 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f7fc ff26 	bl	80019b0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2202      	movs	r2, #2
 8004b68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	681a      	ldr	r2, [r3, #0]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b7a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004b8c:	431a      	orrs	r2, r3
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	68db      	ldr	r3, [r3, #12]
 8004b92:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b96:	431a      	orrs	r2, r3
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	691b      	ldr	r3, [r3, #16]
 8004b9c:	f003 0302 	and.w	r3, r3, #2
 8004ba0:	431a      	orrs	r2, r3
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	695b      	ldr	r3, [r3, #20]
 8004ba6:	f003 0301 	and.w	r3, r3, #1
 8004baa:	431a      	orrs	r2, r3
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	699b      	ldr	r3, [r3, #24]
 8004bb0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004bb4:	431a      	orrs	r2, r3
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	69db      	ldr	r3, [r3, #28]
 8004bba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004bbe:	431a      	orrs	r2, r3
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6a1b      	ldr	r3, [r3, #32]
 8004bc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bc8:	ea42 0103 	orr.w	r1, r2, r3
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bd0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	430a      	orrs	r2, r1
 8004bda:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	699b      	ldr	r3, [r3, #24]
 8004be0:	0c1b      	lsrs	r3, r3, #16
 8004be2:	f003 0104 	and.w	r1, r3, #4
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bea:	f003 0210 	and.w	r2, r3, #16
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	430a      	orrs	r2, r1
 8004bf4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	69da      	ldr	r2, [r3, #28]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c04:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004c14:	2300      	movs	r3, #0
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	3708      	adds	r7, #8
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}

08004c1e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c1e:	b580      	push	{r7, lr}
 8004c20:	b088      	sub	sp, #32
 8004c22:	af00      	add	r7, sp, #0
 8004c24:	60f8      	str	r0, [r7, #12]
 8004c26:	60b9      	str	r1, [r7, #8]
 8004c28:	603b      	str	r3, [r7, #0]
 8004c2a:	4613      	mov	r3, r2
 8004c2c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c2e:	f7fd f83b 	bl	8001ca8 <HAL_GetTick>
 8004c32:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004c34:	88fb      	ldrh	r3, [r7, #6]
 8004c36:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	d001      	beq.n	8004c48 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004c44:	2302      	movs	r3, #2
 8004c46:	e12a      	b.n	8004e9e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d002      	beq.n	8004c54 <HAL_SPI_Transmit+0x36>
 8004c4e:	88fb      	ldrh	r3, [r7, #6]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d101      	bne.n	8004c58 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004c54:	2301      	movs	r3, #1
 8004c56:	e122      	b.n	8004e9e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004c5e:	2b01      	cmp	r3, #1
 8004c60:	d101      	bne.n	8004c66 <HAL_SPI_Transmit+0x48>
 8004c62:	2302      	movs	r3, #2
 8004c64:	e11b      	b.n	8004e9e <HAL_SPI_Transmit+0x280>
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2201      	movs	r2, #1
 8004c6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2203      	movs	r2, #3
 8004c72:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	68ba      	ldr	r2, [r7, #8]
 8004c80:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	88fa      	ldrh	r2, [r7, #6]
 8004c86:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	88fa      	ldrh	r2, [r7, #6]
 8004c8c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2200      	movs	r2, #0
 8004c92:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2200      	movs	r2, #0
 8004c98:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004cb4:	d10f      	bne.n	8004cd6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	681a      	ldr	r2, [r3, #0]
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004cc4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	681a      	ldr	r2, [r3, #0]
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004cd4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ce0:	2b40      	cmp	r3, #64	@ 0x40
 8004ce2:	d007      	beq.n	8004cf4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	681a      	ldr	r2, [r3, #0]
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004cf2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	68db      	ldr	r3, [r3, #12]
 8004cf8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004cfc:	d152      	bne.n	8004da4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d002      	beq.n	8004d0c <HAL_SPI_Transmit+0xee>
 8004d06:	8b7b      	ldrh	r3, [r7, #26]
 8004d08:	2b01      	cmp	r3, #1
 8004d0a:	d145      	bne.n	8004d98 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d10:	881a      	ldrh	r2, [r3, #0]
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d1c:	1c9a      	adds	r2, r3, #2
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d26:	b29b      	uxth	r3, r3
 8004d28:	3b01      	subs	r3, #1
 8004d2a:	b29a      	uxth	r2, r3
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004d30:	e032      	b.n	8004d98 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	f003 0302 	and.w	r3, r3, #2
 8004d3c:	2b02      	cmp	r3, #2
 8004d3e:	d112      	bne.n	8004d66 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d44:	881a      	ldrh	r2, [r3, #0]
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d50:	1c9a      	adds	r2, r3, #2
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d5a:	b29b      	uxth	r3, r3
 8004d5c:	3b01      	subs	r3, #1
 8004d5e:	b29a      	uxth	r2, r3
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004d64:	e018      	b.n	8004d98 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d66:	f7fc ff9f 	bl	8001ca8 <HAL_GetTick>
 8004d6a:	4602      	mov	r2, r0
 8004d6c:	69fb      	ldr	r3, [r7, #28]
 8004d6e:	1ad3      	subs	r3, r2, r3
 8004d70:	683a      	ldr	r2, [r7, #0]
 8004d72:	429a      	cmp	r2, r3
 8004d74:	d803      	bhi.n	8004d7e <HAL_SPI_Transmit+0x160>
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d7c:	d102      	bne.n	8004d84 <HAL_SPI_Transmit+0x166>
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d109      	bne.n	8004d98 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	2201      	movs	r2, #1
 8004d88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004d94:	2303      	movs	r3, #3
 8004d96:	e082      	b.n	8004e9e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d9c:	b29b      	uxth	r3, r3
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d1c7      	bne.n	8004d32 <HAL_SPI_Transmit+0x114>
 8004da2:	e053      	b.n	8004e4c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d002      	beq.n	8004db2 <HAL_SPI_Transmit+0x194>
 8004dac:	8b7b      	ldrh	r3, [r7, #26]
 8004dae:	2b01      	cmp	r3, #1
 8004db0:	d147      	bne.n	8004e42 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	330c      	adds	r3, #12
 8004dbc:	7812      	ldrb	r2, [r2, #0]
 8004dbe:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dc4:	1c5a      	adds	r2, r3, #1
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004dce:	b29b      	uxth	r3, r3
 8004dd0:	3b01      	subs	r3, #1
 8004dd2:	b29a      	uxth	r2, r3
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004dd8:	e033      	b.n	8004e42 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	f003 0302 	and.w	r3, r3, #2
 8004de4:	2b02      	cmp	r3, #2
 8004de6:	d113      	bne.n	8004e10 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	330c      	adds	r3, #12
 8004df2:	7812      	ldrb	r2, [r2, #0]
 8004df4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dfa:	1c5a      	adds	r2, r3, #1
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e04:	b29b      	uxth	r3, r3
 8004e06:	3b01      	subs	r3, #1
 8004e08:	b29a      	uxth	r2, r3
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004e0e:	e018      	b.n	8004e42 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e10:	f7fc ff4a 	bl	8001ca8 <HAL_GetTick>
 8004e14:	4602      	mov	r2, r0
 8004e16:	69fb      	ldr	r3, [r7, #28]
 8004e18:	1ad3      	subs	r3, r2, r3
 8004e1a:	683a      	ldr	r2, [r7, #0]
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d803      	bhi.n	8004e28 <HAL_SPI_Transmit+0x20a>
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e26:	d102      	bne.n	8004e2e <HAL_SPI_Transmit+0x210>
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d109      	bne.n	8004e42 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2201      	movs	r2, #1
 8004e32:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004e3e:	2303      	movs	r3, #3
 8004e40:	e02d      	b.n	8004e9e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e46:	b29b      	uxth	r3, r3
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d1c6      	bne.n	8004dda <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004e4c:	69fa      	ldr	r2, [r7, #28]
 8004e4e:	6839      	ldr	r1, [r7, #0]
 8004e50:	68f8      	ldr	r0, [r7, #12]
 8004e52:	f000 fbd9 	bl	8005608 <SPI_EndRxTxTransaction>
 8004e56:	4603      	mov	r3, r0
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d002      	beq.n	8004e62 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	2220      	movs	r2, #32
 8004e60:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d10a      	bne.n	8004e80 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	617b      	str	r3, [r7, #20]
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	617b      	str	r3, [r7, #20]
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	617b      	str	r3, [r7, #20]
 8004e7e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2201      	movs	r2, #1
 8004e84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d001      	beq.n	8004e9c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004e98:	2301      	movs	r3, #1
 8004e9a:	e000      	b.n	8004e9e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004e9c:	2300      	movs	r3, #0
  }
}
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	3720      	adds	r7, #32
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}

08004ea6 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ea6:	b580      	push	{r7, lr}
 8004ea8:	b088      	sub	sp, #32
 8004eaa:	af02      	add	r7, sp, #8
 8004eac:	60f8      	str	r0, [r7, #12]
 8004eae:	60b9      	str	r1, [r7, #8]
 8004eb0:	603b      	str	r3, [r7, #0]
 8004eb2:	4613      	mov	r3, r2
 8004eb4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004ebc:	b2db      	uxtb	r3, r3
 8004ebe:	2b01      	cmp	r3, #1
 8004ec0:	d001      	beq.n	8004ec6 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004ec2:	2302      	movs	r3, #2
 8004ec4:	e104      	b.n	80050d0 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d002      	beq.n	8004ed2 <HAL_SPI_Receive+0x2c>
 8004ecc:	88fb      	ldrh	r3, [r7, #6]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d101      	bne.n	8004ed6 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e0fc      	b.n	80050d0 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ede:	d112      	bne.n	8004f06 <HAL_SPI_Receive+0x60>
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	689b      	ldr	r3, [r3, #8]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d10e      	bne.n	8004f06 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2204      	movs	r2, #4
 8004eec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004ef0:	88fa      	ldrh	r2, [r7, #6]
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	9300      	str	r3, [sp, #0]
 8004ef6:	4613      	mov	r3, r2
 8004ef8:	68ba      	ldr	r2, [r7, #8]
 8004efa:	68b9      	ldr	r1, [r7, #8]
 8004efc:	68f8      	ldr	r0, [r7, #12]
 8004efe:	f000 f8eb 	bl	80050d8 <HAL_SPI_TransmitReceive>
 8004f02:	4603      	mov	r3, r0
 8004f04:	e0e4      	b.n	80050d0 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f06:	f7fc fecf 	bl	8001ca8 <HAL_GetTick>
 8004f0a:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d101      	bne.n	8004f1a <HAL_SPI_Receive+0x74>
 8004f16:	2302      	movs	r3, #2
 8004f18:	e0da      	b.n	80050d0 <HAL_SPI_Receive+0x22a>
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2204      	movs	r2, #4
 8004f26:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	68ba      	ldr	r2, [r7, #8]
 8004f34:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	88fa      	ldrh	r2, [r7, #6]
 8004f3a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	88fa      	ldrh	r2, [r7, #6]
 8004f40:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2200      	movs	r2, #0
 8004f46:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2200      	movs	r2, #0
 8004f52:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2200      	movs	r2, #0
 8004f58:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f68:	d10f      	bne.n	8004f8a <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f78:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004f88:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f94:	2b40      	cmp	r3, #64	@ 0x40
 8004f96:	d007      	beq.n	8004fa8 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004fa6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d170      	bne.n	8005092 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004fb0:	e035      	b.n	800501e <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	f003 0301 	and.w	r3, r3, #1
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d115      	bne.n	8004fec <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f103 020c 	add.w	r2, r3, #12
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fcc:	7812      	ldrb	r2, [r2, #0]
 8004fce:	b2d2      	uxtb	r2, r2
 8004fd0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fd6:	1c5a      	adds	r2, r3, #1
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fe0:	b29b      	uxth	r3, r3
 8004fe2:	3b01      	subs	r3, #1
 8004fe4:	b29a      	uxth	r2, r3
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004fea:	e018      	b.n	800501e <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004fec:	f7fc fe5c 	bl	8001ca8 <HAL_GetTick>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	1ad3      	subs	r3, r2, r3
 8004ff6:	683a      	ldr	r2, [r7, #0]
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d803      	bhi.n	8005004 <HAL_SPI_Receive+0x15e>
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005002:	d102      	bne.n	800500a <HAL_SPI_Receive+0x164>
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d109      	bne.n	800501e <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2201      	movs	r2, #1
 800500e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2200      	movs	r2, #0
 8005016:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800501a:	2303      	movs	r3, #3
 800501c:	e058      	b.n	80050d0 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005022:	b29b      	uxth	r3, r3
 8005024:	2b00      	cmp	r3, #0
 8005026:	d1c4      	bne.n	8004fb2 <HAL_SPI_Receive+0x10c>
 8005028:	e038      	b.n	800509c <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	f003 0301 	and.w	r3, r3, #1
 8005034:	2b01      	cmp	r3, #1
 8005036:	d113      	bne.n	8005060 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	68da      	ldr	r2, [r3, #12]
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005042:	b292      	uxth	r2, r2
 8005044:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800504a:	1c9a      	adds	r2, r3, #2
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005054:	b29b      	uxth	r3, r3
 8005056:	3b01      	subs	r3, #1
 8005058:	b29a      	uxth	r2, r3
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800505e:	e018      	b.n	8005092 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005060:	f7fc fe22 	bl	8001ca8 <HAL_GetTick>
 8005064:	4602      	mov	r2, r0
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	683a      	ldr	r2, [r7, #0]
 800506c:	429a      	cmp	r2, r3
 800506e:	d803      	bhi.n	8005078 <HAL_SPI_Receive+0x1d2>
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005076:	d102      	bne.n	800507e <HAL_SPI_Receive+0x1d8>
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d109      	bne.n	8005092 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2201      	movs	r2, #1
 8005082:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2200      	movs	r2, #0
 800508a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800508e:	2303      	movs	r3, #3
 8005090:	e01e      	b.n	80050d0 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005096:	b29b      	uxth	r3, r3
 8005098:	2b00      	cmp	r3, #0
 800509a:	d1c6      	bne.n	800502a <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800509c:	697a      	ldr	r2, [r7, #20]
 800509e:	6839      	ldr	r1, [r7, #0]
 80050a0:	68f8      	ldr	r0, [r7, #12]
 80050a2:	f000 fa4b 	bl	800553c <SPI_EndRxTransaction>
 80050a6:	4603      	mov	r3, r0
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d002      	beq.n	80050b2 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	2220      	movs	r2, #32
 80050b0:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2201      	movs	r2, #1
 80050b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	2200      	movs	r2, #0
 80050be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d001      	beq.n	80050ce <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80050ca:	2301      	movs	r3, #1
 80050cc:	e000      	b.n	80050d0 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80050ce:	2300      	movs	r3, #0
  }
}
 80050d0:	4618      	mov	r0, r3
 80050d2:	3718      	adds	r7, #24
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bd80      	pop	{r7, pc}

080050d8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b08a      	sub	sp, #40	@ 0x28
 80050dc:	af00      	add	r7, sp, #0
 80050de:	60f8      	str	r0, [r7, #12]
 80050e0:	60b9      	str	r1, [r7, #8]
 80050e2:	607a      	str	r2, [r7, #4]
 80050e4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80050e6:	2301      	movs	r3, #1
 80050e8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80050ea:	f7fc fddd 	bl	8001ca8 <HAL_GetTick>
 80050ee:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80050f6:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80050fe:	887b      	ldrh	r3, [r7, #2]
 8005100:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005102:	7ffb      	ldrb	r3, [r7, #31]
 8005104:	2b01      	cmp	r3, #1
 8005106:	d00c      	beq.n	8005122 <HAL_SPI_TransmitReceive+0x4a>
 8005108:	69bb      	ldr	r3, [r7, #24]
 800510a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800510e:	d106      	bne.n	800511e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d102      	bne.n	800511e <HAL_SPI_TransmitReceive+0x46>
 8005118:	7ffb      	ldrb	r3, [r7, #31]
 800511a:	2b04      	cmp	r3, #4
 800511c:	d001      	beq.n	8005122 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800511e:	2302      	movs	r3, #2
 8005120:	e17f      	b.n	8005422 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d005      	beq.n	8005134 <HAL_SPI_TransmitReceive+0x5c>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d002      	beq.n	8005134 <HAL_SPI_TransmitReceive+0x5c>
 800512e:	887b      	ldrh	r3, [r7, #2]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d101      	bne.n	8005138 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005134:	2301      	movs	r3, #1
 8005136:	e174      	b.n	8005422 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800513e:	2b01      	cmp	r3, #1
 8005140:	d101      	bne.n	8005146 <HAL_SPI_TransmitReceive+0x6e>
 8005142:	2302      	movs	r3, #2
 8005144:	e16d      	b.n	8005422 <HAL_SPI_TransmitReceive+0x34a>
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2201      	movs	r2, #1
 800514a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005154:	b2db      	uxtb	r3, r3
 8005156:	2b04      	cmp	r3, #4
 8005158:	d003      	beq.n	8005162 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2205      	movs	r2, #5
 800515e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2200      	movs	r2, #0
 8005166:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	687a      	ldr	r2, [r7, #4]
 800516c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	887a      	ldrh	r2, [r7, #2]
 8005172:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	887a      	ldrh	r2, [r7, #2]
 8005178:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	68ba      	ldr	r2, [r7, #8]
 800517e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	887a      	ldrh	r2, [r7, #2]
 8005184:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	887a      	ldrh	r2, [r7, #2]
 800518a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2200      	movs	r2, #0
 8005190:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2200      	movs	r2, #0
 8005196:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051a2:	2b40      	cmp	r3, #64	@ 0x40
 80051a4:	d007      	beq.n	80051b6 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80051b4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	68db      	ldr	r3, [r3, #12]
 80051ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051be:	d17e      	bne.n	80052be <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d002      	beq.n	80051ce <HAL_SPI_TransmitReceive+0xf6>
 80051c8:	8afb      	ldrh	r3, [r7, #22]
 80051ca:	2b01      	cmp	r3, #1
 80051cc:	d16c      	bne.n	80052a8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051d2:	881a      	ldrh	r2, [r3, #0]
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051de:	1c9a      	adds	r2, r3, #2
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051e8:	b29b      	uxth	r3, r3
 80051ea:	3b01      	subs	r3, #1
 80051ec:	b29a      	uxth	r2, r3
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051f2:	e059      	b.n	80052a8 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	f003 0302 	and.w	r3, r3, #2
 80051fe:	2b02      	cmp	r3, #2
 8005200:	d11b      	bne.n	800523a <HAL_SPI_TransmitReceive+0x162>
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005206:	b29b      	uxth	r3, r3
 8005208:	2b00      	cmp	r3, #0
 800520a:	d016      	beq.n	800523a <HAL_SPI_TransmitReceive+0x162>
 800520c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800520e:	2b01      	cmp	r3, #1
 8005210:	d113      	bne.n	800523a <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005216:	881a      	ldrh	r2, [r3, #0]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005222:	1c9a      	adds	r2, r3, #2
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800522c:	b29b      	uxth	r3, r3
 800522e:	3b01      	subs	r3, #1
 8005230:	b29a      	uxth	r2, r3
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005236:	2300      	movs	r3, #0
 8005238:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	689b      	ldr	r3, [r3, #8]
 8005240:	f003 0301 	and.w	r3, r3, #1
 8005244:	2b01      	cmp	r3, #1
 8005246:	d119      	bne.n	800527c <HAL_SPI_TransmitReceive+0x1a4>
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800524c:	b29b      	uxth	r3, r3
 800524e:	2b00      	cmp	r3, #0
 8005250:	d014      	beq.n	800527c <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	68da      	ldr	r2, [r3, #12]
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800525c:	b292      	uxth	r2, r2
 800525e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005264:	1c9a      	adds	r2, r3, #2
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800526e:	b29b      	uxth	r3, r3
 8005270:	3b01      	subs	r3, #1
 8005272:	b29a      	uxth	r2, r3
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005278:	2301      	movs	r3, #1
 800527a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800527c:	f7fc fd14 	bl	8001ca8 <HAL_GetTick>
 8005280:	4602      	mov	r2, r0
 8005282:	6a3b      	ldr	r3, [r7, #32]
 8005284:	1ad3      	subs	r3, r2, r3
 8005286:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005288:	429a      	cmp	r2, r3
 800528a:	d80d      	bhi.n	80052a8 <HAL_SPI_TransmitReceive+0x1d0>
 800528c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800528e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005292:	d009      	beq.n	80052a8 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2200      	movs	r2, #0
 80052a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80052a4:	2303      	movs	r3, #3
 80052a6:	e0bc      	b.n	8005422 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80052ac:	b29b      	uxth	r3, r3
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d1a0      	bne.n	80051f4 <HAL_SPI_TransmitReceive+0x11c>
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80052b6:	b29b      	uxth	r3, r3
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d19b      	bne.n	80051f4 <HAL_SPI_TransmitReceive+0x11c>
 80052bc:	e082      	b.n	80053c4 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d002      	beq.n	80052cc <HAL_SPI_TransmitReceive+0x1f4>
 80052c6:	8afb      	ldrh	r3, [r7, #22]
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d171      	bne.n	80053b0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	330c      	adds	r3, #12
 80052d6:	7812      	ldrb	r2, [r2, #0]
 80052d8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052de:	1c5a      	adds	r2, r3, #1
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80052e8:	b29b      	uxth	r3, r3
 80052ea:	3b01      	subs	r3, #1
 80052ec:	b29a      	uxth	r2, r3
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052f2:	e05d      	b.n	80053b0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	689b      	ldr	r3, [r3, #8]
 80052fa:	f003 0302 	and.w	r3, r3, #2
 80052fe:	2b02      	cmp	r3, #2
 8005300:	d11c      	bne.n	800533c <HAL_SPI_TransmitReceive+0x264>
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005306:	b29b      	uxth	r3, r3
 8005308:	2b00      	cmp	r3, #0
 800530a:	d017      	beq.n	800533c <HAL_SPI_TransmitReceive+0x264>
 800530c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800530e:	2b01      	cmp	r3, #1
 8005310:	d114      	bne.n	800533c <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	330c      	adds	r3, #12
 800531c:	7812      	ldrb	r2, [r2, #0]
 800531e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005324:	1c5a      	adds	r2, r3, #1
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800532e:	b29b      	uxth	r3, r3
 8005330:	3b01      	subs	r3, #1
 8005332:	b29a      	uxth	r2, r3
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005338:	2300      	movs	r3, #0
 800533a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	f003 0301 	and.w	r3, r3, #1
 8005346:	2b01      	cmp	r3, #1
 8005348:	d119      	bne.n	800537e <HAL_SPI_TransmitReceive+0x2a6>
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800534e:	b29b      	uxth	r3, r3
 8005350:	2b00      	cmp	r3, #0
 8005352:	d014      	beq.n	800537e <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	68da      	ldr	r2, [r3, #12]
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800535e:	b2d2      	uxtb	r2, r2
 8005360:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005366:	1c5a      	adds	r2, r3, #1
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005370:	b29b      	uxth	r3, r3
 8005372:	3b01      	subs	r3, #1
 8005374:	b29a      	uxth	r2, r3
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800537a:	2301      	movs	r3, #1
 800537c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800537e:	f7fc fc93 	bl	8001ca8 <HAL_GetTick>
 8005382:	4602      	mov	r2, r0
 8005384:	6a3b      	ldr	r3, [r7, #32]
 8005386:	1ad3      	subs	r3, r2, r3
 8005388:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800538a:	429a      	cmp	r2, r3
 800538c:	d803      	bhi.n	8005396 <HAL_SPI_TransmitReceive+0x2be>
 800538e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005394:	d102      	bne.n	800539c <HAL_SPI_TransmitReceive+0x2c4>
 8005396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005398:	2b00      	cmp	r3, #0
 800539a:	d109      	bne.n	80053b0 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2201      	movs	r2, #1
 80053a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2200      	movs	r2, #0
 80053a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80053ac:	2303      	movs	r3, #3
 80053ae:	e038      	b.n	8005422 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053b4:	b29b      	uxth	r3, r3
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d19c      	bne.n	80052f4 <HAL_SPI_TransmitReceive+0x21c>
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053be:	b29b      	uxth	r3, r3
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d197      	bne.n	80052f4 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80053c4:	6a3a      	ldr	r2, [r7, #32]
 80053c6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80053c8:	68f8      	ldr	r0, [r7, #12]
 80053ca:	f000 f91d 	bl	8005608 <SPI_EndRxTxTransaction>
 80053ce:	4603      	mov	r3, r0
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d008      	beq.n	80053e6 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2220      	movs	r2, #32
 80053d8:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	2200      	movs	r2, #0
 80053de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	e01d      	b.n	8005422 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d10a      	bne.n	8005404 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80053ee:	2300      	movs	r3, #0
 80053f0:	613b      	str	r3, [r7, #16]
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	68db      	ldr	r3, [r3, #12]
 80053f8:	613b      	str	r3, [r7, #16]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	613b      	str	r3, [r7, #16]
 8005402:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2201      	movs	r2, #1
 8005408:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2200      	movs	r2, #0
 8005410:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005418:	2b00      	cmp	r3, #0
 800541a:	d001      	beq.n	8005420 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800541c:	2301      	movs	r3, #1
 800541e:	e000      	b.n	8005422 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005420:	2300      	movs	r3, #0
  }
}
 8005422:	4618      	mov	r0, r3
 8005424:	3728      	adds	r7, #40	@ 0x28
 8005426:	46bd      	mov	sp, r7
 8005428:	bd80      	pop	{r7, pc}
	...

0800542c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b088      	sub	sp, #32
 8005430:	af00      	add	r7, sp, #0
 8005432:	60f8      	str	r0, [r7, #12]
 8005434:	60b9      	str	r1, [r7, #8]
 8005436:	603b      	str	r3, [r7, #0]
 8005438:	4613      	mov	r3, r2
 800543a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800543c:	f7fc fc34 	bl	8001ca8 <HAL_GetTick>
 8005440:	4602      	mov	r2, r0
 8005442:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005444:	1a9b      	subs	r3, r3, r2
 8005446:	683a      	ldr	r2, [r7, #0]
 8005448:	4413      	add	r3, r2
 800544a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800544c:	f7fc fc2c 	bl	8001ca8 <HAL_GetTick>
 8005450:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005452:	4b39      	ldr	r3, [pc, #228]	@ (8005538 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	015b      	lsls	r3, r3, #5
 8005458:	0d1b      	lsrs	r3, r3, #20
 800545a:	69fa      	ldr	r2, [r7, #28]
 800545c:	fb02 f303 	mul.w	r3, r2, r3
 8005460:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005462:	e055      	b.n	8005510 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	f1b3 3fff 	cmp.w	r3, #4294967295
 800546a:	d051      	beq.n	8005510 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800546c:	f7fc fc1c 	bl	8001ca8 <HAL_GetTick>
 8005470:	4602      	mov	r2, r0
 8005472:	69bb      	ldr	r3, [r7, #24]
 8005474:	1ad3      	subs	r3, r2, r3
 8005476:	69fa      	ldr	r2, [r7, #28]
 8005478:	429a      	cmp	r2, r3
 800547a:	d902      	bls.n	8005482 <SPI_WaitFlagStateUntilTimeout+0x56>
 800547c:	69fb      	ldr	r3, [r7, #28]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d13d      	bne.n	80054fe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	685a      	ldr	r2, [r3, #4]
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005490:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800549a:	d111      	bne.n	80054c0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	689b      	ldr	r3, [r3, #8]
 80054a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054a4:	d004      	beq.n	80054b0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	689b      	ldr	r3, [r3, #8]
 80054aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054ae:	d107      	bne.n	80054c0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80054be:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054c8:	d10f      	bne.n	80054ea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80054d8:	601a      	str	r2, [r3, #0]
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80054e8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2201      	movs	r2, #1
 80054ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2200      	movs	r2, #0
 80054f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80054fa:	2303      	movs	r3, #3
 80054fc:	e018      	b.n	8005530 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d102      	bne.n	800550a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005504:	2300      	movs	r3, #0
 8005506:	61fb      	str	r3, [r7, #28]
 8005508:	e002      	b.n	8005510 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800550a:	697b      	ldr	r3, [r7, #20]
 800550c:	3b01      	subs	r3, #1
 800550e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	689a      	ldr	r2, [r3, #8]
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	4013      	ands	r3, r2
 800551a:	68ba      	ldr	r2, [r7, #8]
 800551c:	429a      	cmp	r2, r3
 800551e:	bf0c      	ite	eq
 8005520:	2301      	moveq	r3, #1
 8005522:	2300      	movne	r3, #0
 8005524:	b2db      	uxtb	r3, r3
 8005526:	461a      	mov	r2, r3
 8005528:	79fb      	ldrb	r3, [r7, #7]
 800552a:	429a      	cmp	r2, r3
 800552c:	d19a      	bne.n	8005464 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800552e:	2300      	movs	r3, #0
}
 8005530:	4618      	mov	r0, r3
 8005532:	3720      	adds	r7, #32
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}
 8005538:	20000004 	.word	0x20000004

0800553c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b086      	sub	sp, #24
 8005540:	af02      	add	r7, sp, #8
 8005542:	60f8      	str	r0, [r7, #12]
 8005544:	60b9      	str	r1, [r7, #8]
 8005546:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005550:	d111      	bne.n	8005576 <SPI_EndRxTransaction+0x3a>
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	689b      	ldr	r3, [r3, #8]
 8005556:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800555a:	d004      	beq.n	8005566 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005564:	d107      	bne.n	8005576 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005574:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800557e:	d12a      	bne.n	80055d6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	689b      	ldr	r3, [r3, #8]
 8005584:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005588:	d012      	beq.n	80055b0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	9300      	str	r3, [sp, #0]
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	2200      	movs	r2, #0
 8005592:	2180      	movs	r1, #128	@ 0x80
 8005594:	68f8      	ldr	r0, [r7, #12]
 8005596:	f7ff ff49 	bl	800542c <SPI_WaitFlagStateUntilTimeout>
 800559a:	4603      	mov	r3, r0
 800559c:	2b00      	cmp	r3, #0
 800559e:	d02d      	beq.n	80055fc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055a4:	f043 0220 	orr.w	r2, r3, #32
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80055ac:	2303      	movs	r3, #3
 80055ae:	e026      	b.n	80055fe <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	9300      	str	r3, [sp, #0]
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	2200      	movs	r2, #0
 80055b8:	2101      	movs	r1, #1
 80055ba:	68f8      	ldr	r0, [r7, #12]
 80055bc:	f7ff ff36 	bl	800542c <SPI_WaitFlagStateUntilTimeout>
 80055c0:	4603      	mov	r3, r0
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d01a      	beq.n	80055fc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055ca:	f043 0220 	orr.w	r2, r3, #32
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80055d2:	2303      	movs	r3, #3
 80055d4:	e013      	b.n	80055fe <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	9300      	str	r3, [sp, #0]
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	2200      	movs	r2, #0
 80055de:	2101      	movs	r1, #1
 80055e0:	68f8      	ldr	r0, [r7, #12]
 80055e2:	f7ff ff23 	bl	800542c <SPI_WaitFlagStateUntilTimeout>
 80055e6:	4603      	mov	r3, r0
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d007      	beq.n	80055fc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055f0:	f043 0220 	orr.w	r2, r3, #32
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80055f8:	2303      	movs	r3, #3
 80055fa:	e000      	b.n	80055fe <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80055fc:	2300      	movs	r3, #0
}
 80055fe:	4618      	mov	r0, r3
 8005600:	3710      	adds	r7, #16
 8005602:	46bd      	mov	sp, r7
 8005604:	bd80      	pop	{r7, pc}
	...

08005608 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b088      	sub	sp, #32
 800560c:	af02      	add	r7, sp, #8
 800560e:	60f8      	str	r0, [r7, #12]
 8005610:	60b9      	str	r1, [r7, #8]
 8005612:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	9300      	str	r3, [sp, #0]
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	2201      	movs	r2, #1
 800561c:	2102      	movs	r1, #2
 800561e:	68f8      	ldr	r0, [r7, #12]
 8005620:	f7ff ff04 	bl	800542c <SPI_WaitFlagStateUntilTimeout>
 8005624:	4603      	mov	r3, r0
 8005626:	2b00      	cmp	r3, #0
 8005628:	d007      	beq.n	800563a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800562e:	f043 0220 	orr.w	r2, r3, #32
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005636:	2303      	movs	r3, #3
 8005638:	e032      	b.n	80056a0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800563a:	4b1b      	ldr	r3, [pc, #108]	@ (80056a8 <SPI_EndRxTxTransaction+0xa0>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a1b      	ldr	r2, [pc, #108]	@ (80056ac <SPI_EndRxTxTransaction+0xa4>)
 8005640:	fba2 2303 	umull	r2, r3, r2, r3
 8005644:	0d5b      	lsrs	r3, r3, #21
 8005646:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800564a:	fb02 f303 	mul.w	r3, r2, r3
 800564e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005658:	d112      	bne.n	8005680 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	9300      	str	r3, [sp, #0]
 800565e:	68bb      	ldr	r3, [r7, #8]
 8005660:	2200      	movs	r2, #0
 8005662:	2180      	movs	r1, #128	@ 0x80
 8005664:	68f8      	ldr	r0, [r7, #12]
 8005666:	f7ff fee1 	bl	800542c <SPI_WaitFlagStateUntilTimeout>
 800566a:	4603      	mov	r3, r0
 800566c:	2b00      	cmp	r3, #0
 800566e:	d016      	beq.n	800569e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005674:	f043 0220 	orr.w	r2, r3, #32
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800567c:	2303      	movs	r3, #3
 800567e:	e00f      	b.n	80056a0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d00a      	beq.n	800569c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	3b01      	subs	r3, #1
 800568a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005696:	2b80      	cmp	r3, #128	@ 0x80
 8005698:	d0f2      	beq.n	8005680 <SPI_EndRxTxTransaction+0x78>
 800569a:	e000      	b.n	800569e <SPI_EndRxTxTransaction+0x96>
        break;
 800569c:	bf00      	nop
  }

  return HAL_OK;
 800569e:	2300      	movs	r3, #0
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	3718      	adds	r7, #24
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bd80      	pop	{r7, pc}
 80056a8:	20000004 	.word	0x20000004
 80056ac:	165e9f81 	.word	0x165e9f81

080056b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b082      	sub	sp, #8
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d101      	bne.n	80056c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	e042      	b.n	8005748 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056c8:	b2db      	uxtb	r3, r3
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d106      	bne.n	80056dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2200      	movs	r2, #0
 80056d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f7fc f9b2 	bl	8001a40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2224      	movs	r2, #36	@ 0x24
 80056e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	68da      	ldr	r2, [r3, #12]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80056f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80056f4:	6878      	ldr	r0, [r7, #4]
 80056f6:	f000 f82b 	bl	8005750 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	691a      	ldr	r2, [r3, #16]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005708:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	695a      	ldr	r2, [r3, #20]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005718:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	68da      	ldr	r2, [r3, #12]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005728:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2200      	movs	r2, #0
 800572e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2220      	movs	r2, #32
 8005734:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2220      	movs	r2, #32
 800573c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2200      	movs	r2, #0
 8005744:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005746:	2300      	movs	r3, #0
}
 8005748:	4618      	mov	r0, r3
 800574a:	3708      	adds	r7, #8
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}

08005750 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005750:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005754:	b0c0      	sub	sp, #256	@ 0x100
 8005756:	af00      	add	r7, sp, #0
 8005758:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800575c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	691b      	ldr	r3, [r3, #16]
 8005764:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800576c:	68d9      	ldr	r1, [r3, #12]
 800576e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005772:	681a      	ldr	r2, [r3, #0]
 8005774:	ea40 0301 	orr.w	r3, r0, r1
 8005778:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800577a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800577e:	689a      	ldr	r2, [r3, #8]
 8005780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005784:	691b      	ldr	r3, [r3, #16]
 8005786:	431a      	orrs	r2, r3
 8005788:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800578c:	695b      	ldr	r3, [r3, #20]
 800578e:	431a      	orrs	r2, r3
 8005790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005794:	69db      	ldr	r3, [r3, #28]
 8005796:	4313      	orrs	r3, r2
 8005798:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800579c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	68db      	ldr	r3, [r3, #12]
 80057a4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80057a8:	f021 010c 	bic.w	r1, r1, #12
 80057ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057b0:	681a      	ldr	r2, [r3, #0]
 80057b2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80057b6:	430b      	orrs	r3, r1
 80057b8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80057ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	695b      	ldr	r3, [r3, #20]
 80057c2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80057c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057ca:	6999      	ldr	r1, [r3, #24]
 80057cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	ea40 0301 	orr.w	r3, r0, r1
 80057d6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80057d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057dc:	681a      	ldr	r2, [r3, #0]
 80057de:	4b8f      	ldr	r3, [pc, #572]	@ (8005a1c <UART_SetConfig+0x2cc>)
 80057e0:	429a      	cmp	r2, r3
 80057e2:	d005      	beq.n	80057f0 <UART_SetConfig+0xa0>
 80057e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057e8:	681a      	ldr	r2, [r3, #0]
 80057ea:	4b8d      	ldr	r3, [pc, #564]	@ (8005a20 <UART_SetConfig+0x2d0>)
 80057ec:	429a      	cmp	r2, r3
 80057ee:	d104      	bne.n	80057fa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80057f0:	f7fe fc3c 	bl	800406c <HAL_RCC_GetPCLK2Freq>
 80057f4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80057f8:	e003      	b.n	8005802 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80057fa:	f7fe fc23 	bl	8004044 <HAL_RCC_GetPCLK1Freq>
 80057fe:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005802:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005806:	69db      	ldr	r3, [r3, #28]
 8005808:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800580c:	f040 810c 	bne.w	8005a28 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005810:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005814:	2200      	movs	r2, #0
 8005816:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800581a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800581e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005822:	4622      	mov	r2, r4
 8005824:	462b      	mov	r3, r5
 8005826:	1891      	adds	r1, r2, r2
 8005828:	65b9      	str	r1, [r7, #88]	@ 0x58
 800582a:	415b      	adcs	r3, r3
 800582c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800582e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005832:	4621      	mov	r1, r4
 8005834:	eb12 0801 	adds.w	r8, r2, r1
 8005838:	4629      	mov	r1, r5
 800583a:	eb43 0901 	adc.w	r9, r3, r1
 800583e:	f04f 0200 	mov.w	r2, #0
 8005842:	f04f 0300 	mov.w	r3, #0
 8005846:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800584a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800584e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005852:	4690      	mov	r8, r2
 8005854:	4699      	mov	r9, r3
 8005856:	4623      	mov	r3, r4
 8005858:	eb18 0303 	adds.w	r3, r8, r3
 800585c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005860:	462b      	mov	r3, r5
 8005862:	eb49 0303 	adc.w	r3, r9, r3
 8005866:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800586a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	2200      	movs	r2, #0
 8005872:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005876:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800587a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800587e:	460b      	mov	r3, r1
 8005880:	18db      	adds	r3, r3, r3
 8005882:	653b      	str	r3, [r7, #80]	@ 0x50
 8005884:	4613      	mov	r3, r2
 8005886:	eb42 0303 	adc.w	r3, r2, r3
 800588a:	657b      	str	r3, [r7, #84]	@ 0x54
 800588c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005890:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005894:	f7fb f88e 	bl	80009b4 <__aeabi_uldivmod>
 8005898:	4602      	mov	r2, r0
 800589a:	460b      	mov	r3, r1
 800589c:	4b61      	ldr	r3, [pc, #388]	@ (8005a24 <UART_SetConfig+0x2d4>)
 800589e:	fba3 2302 	umull	r2, r3, r3, r2
 80058a2:	095b      	lsrs	r3, r3, #5
 80058a4:	011c      	lsls	r4, r3, #4
 80058a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058aa:	2200      	movs	r2, #0
 80058ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80058b0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80058b4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80058b8:	4642      	mov	r2, r8
 80058ba:	464b      	mov	r3, r9
 80058bc:	1891      	adds	r1, r2, r2
 80058be:	64b9      	str	r1, [r7, #72]	@ 0x48
 80058c0:	415b      	adcs	r3, r3
 80058c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058c4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80058c8:	4641      	mov	r1, r8
 80058ca:	eb12 0a01 	adds.w	sl, r2, r1
 80058ce:	4649      	mov	r1, r9
 80058d0:	eb43 0b01 	adc.w	fp, r3, r1
 80058d4:	f04f 0200 	mov.w	r2, #0
 80058d8:	f04f 0300 	mov.w	r3, #0
 80058dc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80058e0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80058e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80058e8:	4692      	mov	sl, r2
 80058ea:	469b      	mov	fp, r3
 80058ec:	4643      	mov	r3, r8
 80058ee:	eb1a 0303 	adds.w	r3, sl, r3
 80058f2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80058f6:	464b      	mov	r3, r9
 80058f8:	eb4b 0303 	adc.w	r3, fp, r3
 80058fc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005900:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	2200      	movs	r2, #0
 8005908:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800590c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005910:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005914:	460b      	mov	r3, r1
 8005916:	18db      	adds	r3, r3, r3
 8005918:	643b      	str	r3, [r7, #64]	@ 0x40
 800591a:	4613      	mov	r3, r2
 800591c:	eb42 0303 	adc.w	r3, r2, r3
 8005920:	647b      	str	r3, [r7, #68]	@ 0x44
 8005922:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005926:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800592a:	f7fb f843 	bl	80009b4 <__aeabi_uldivmod>
 800592e:	4602      	mov	r2, r0
 8005930:	460b      	mov	r3, r1
 8005932:	4611      	mov	r1, r2
 8005934:	4b3b      	ldr	r3, [pc, #236]	@ (8005a24 <UART_SetConfig+0x2d4>)
 8005936:	fba3 2301 	umull	r2, r3, r3, r1
 800593a:	095b      	lsrs	r3, r3, #5
 800593c:	2264      	movs	r2, #100	@ 0x64
 800593e:	fb02 f303 	mul.w	r3, r2, r3
 8005942:	1acb      	subs	r3, r1, r3
 8005944:	00db      	lsls	r3, r3, #3
 8005946:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800594a:	4b36      	ldr	r3, [pc, #216]	@ (8005a24 <UART_SetConfig+0x2d4>)
 800594c:	fba3 2302 	umull	r2, r3, r3, r2
 8005950:	095b      	lsrs	r3, r3, #5
 8005952:	005b      	lsls	r3, r3, #1
 8005954:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005958:	441c      	add	r4, r3
 800595a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800595e:	2200      	movs	r2, #0
 8005960:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005964:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005968:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800596c:	4642      	mov	r2, r8
 800596e:	464b      	mov	r3, r9
 8005970:	1891      	adds	r1, r2, r2
 8005972:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005974:	415b      	adcs	r3, r3
 8005976:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005978:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800597c:	4641      	mov	r1, r8
 800597e:	1851      	adds	r1, r2, r1
 8005980:	6339      	str	r1, [r7, #48]	@ 0x30
 8005982:	4649      	mov	r1, r9
 8005984:	414b      	adcs	r3, r1
 8005986:	637b      	str	r3, [r7, #52]	@ 0x34
 8005988:	f04f 0200 	mov.w	r2, #0
 800598c:	f04f 0300 	mov.w	r3, #0
 8005990:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005994:	4659      	mov	r1, fp
 8005996:	00cb      	lsls	r3, r1, #3
 8005998:	4651      	mov	r1, sl
 800599a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800599e:	4651      	mov	r1, sl
 80059a0:	00ca      	lsls	r2, r1, #3
 80059a2:	4610      	mov	r0, r2
 80059a4:	4619      	mov	r1, r3
 80059a6:	4603      	mov	r3, r0
 80059a8:	4642      	mov	r2, r8
 80059aa:	189b      	adds	r3, r3, r2
 80059ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80059b0:	464b      	mov	r3, r9
 80059b2:	460a      	mov	r2, r1
 80059b4:	eb42 0303 	adc.w	r3, r2, r3
 80059b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80059bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	2200      	movs	r2, #0
 80059c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80059c8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80059cc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80059d0:	460b      	mov	r3, r1
 80059d2:	18db      	adds	r3, r3, r3
 80059d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80059d6:	4613      	mov	r3, r2
 80059d8:	eb42 0303 	adc.w	r3, r2, r3
 80059dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80059de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80059e2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80059e6:	f7fa ffe5 	bl	80009b4 <__aeabi_uldivmod>
 80059ea:	4602      	mov	r2, r0
 80059ec:	460b      	mov	r3, r1
 80059ee:	4b0d      	ldr	r3, [pc, #52]	@ (8005a24 <UART_SetConfig+0x2d4>)
 80059f0:	fba3 1302 	umull	r1, r3, r3, r2
 80059f4:	095b      	lsrs	r3, r3, #5
 80059f6:	2164      	movs	r1, #100	@ 0x64
 80059f8:	fb01 f303 	mul.w	r3, r1, r3
 80059fc:	1ad3      	subs	r3, r2, r3
 80059fe:	00db      	lsls	r3, r3, #3
 8005a00:	3332      	adds	r3, #50	@ 0x32
 8005a02:	4a08      	ldr	r2, [pc, #32]	@ (8005a24 <UART_SetConfig+0x2d4>)
 8005a04:	fba2 2303 	umull	r2, r3, r2, r3
 8005a08:	095b      	lsrs	r3, r3, #5
 8005a0a:	f003 0207 	and.w	r2, r3, #7
 8005a0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4422      	add	r2, r4
 8005a16:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005a18:	e106      	b.n	8005c28 <UART_SetConfig+0x4d8>
 8005a1a:	bf00      	nop
 8005a1c:	40011000 	.word	0x40011000
 8005a20:	40011400 	.word	0x40011400
 8005a24:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005a28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005a32:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005a36:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005a3a:	4642      	mov	r2, r8
 8005a3c:	464b      	mov	r3, r9
 8005a3e:	1891      	adds	r1, r2, r2
 8005a40:	6239      	str	r1, [r7, #32]
 8005a42:	415b      	adcs	r3, r3
 8005a44:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a46:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005a4a:	4641      	mov	r1, r8
 8005a4c:	1854      	adds	r4, r2, r1
 8005a4e:	4649      	mov	r1, r9
 8005a50:	eb43 0501 	adc.w	r5, r3, r1
 8005a54:	f04f 0200 	mov.w	r2, #0
 8005a58:	f04f 0300 	mov.w	r3, #0
 8005a5c:	00eb      	lsls	r3, r5, #3
 8005a5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a62:	00e2      	lsls	r2, r4, #3
 8005a64:	4614      	mov	r4, r2
 8005a66:	461d      	mov	r5, r3
 8005a68:	4643      	mov	r3, r8
 8005a6a:	18e3      	adds	r3, r4, r3
 8005a6c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005a70:	464b      	mov	r3, r9
 8005a72:	eb45 0303 	adc.w	r3, r5, r3
 8005a76:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005a7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	2200      	movs	r2, #0
 8005a82:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005a86:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005a8a:	f04f 0200 	mov.w	r2, #0
 8005a8e:	f04f 0300 	mov.w	r3, #0
 8005a92:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005a96:	4629      	mov	r1, r5
 8005a98:	008b      	lsls	r3, r1, #2
 8005a9a:	4621      	mov	r1, r4
 8005a9c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005aa0:	4621      	mov	r1, r4
 8005aa2:	008a      	lsls	r2, r1, #2
 8005aa4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005aa8:	f7fa ff84 	bl	80009b4 <__aeabi_uldivmod>
 8005aac:	4602      	mov	r2, r0
 8005aae:	460b      	mov	r3, r1
 8005ab0:	4b60      	ldr	r3, [pc, #384]	@ (8005c34 <UART_SetConfig+0x4e4>)
 8005ab2:	fba3 2302 	umull	r2, r3, r3, r2
 8005ab6:	095b      	lsrs	r3, r3, #5
 8005ab8:	011c      	lsls	r4, r3, #4
 8005aba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005abe:	2200      	movs	r2, #0
 8005ac0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005ac4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005ac8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005acc:	4642      	mov	r2, r8
 8005ace:	464b      	mov	r3, r9
 8005ad0:	1891      	adds	r1, r2, r2
 8005ad2:	61b9      	str	r1, [r7, #24]
 8005ad4:	415b      	adcs	r3, r3
 8005ad6:	61fb      	str	r3, [r7, #28]
 8005ad8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005adc:	4641      	mov	r1, r8
 8005ade:	1851      	adds	r1, r2, r1
 8005ae0:	6139      	str	r1, [r7, #16]
 8005ae2:	4649      	mov	r1, r9
 8005ae4:	414b      	adcs	r3, r1
 8005ae6:	617b      	str	r3, [r7, #20]
 8005ae8:	f04f 0200 	mov.w	r2, #0
 8005aec:	f04f 0300 	mov.w	r3, #0
 8005af0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005af4:	4659      	mov	r1, fp
 8005af6:	00cb      	lsls	r3, r1, #3
 8005af8:	4651      	mov	r1, sl
 8005afa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005afe:	4651      	mov	r1, sl
 8005b00:	00ca      	lsls	r2, r1, #3
 8005b02:	4610      	mov	r0, r2
 8005b04:	4619      	mov	r1, r3
 8005b06:	4603      	mov	r3, r0
 8005b08:	4642      	mov	r2, r8
 8005b0a:	189b      	adds	r3, r3, r2
 8005b0c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005b10:	464b      	mov	r3, r9
 8005b12:	460a      	mov	r2, r1
 8005b14:	eb42 0303 	adc.w	r3, r2, r3
 8005b18:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005b1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	2200      	movs	r2, #0
 8005b24:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005b26:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005b28:	f04f 0200 	mov.w	r2, #0
 8005b2c:	f04f 0300 	mov.w	r3, #0
 8005b30:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005b34:	4649      	mov	r1, r9
 8005b36:	008b      	lsls	r3, r1, #2
 8005b38:	4641      	mov	r1, r8
 8005b3a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b3e:	4641      	mov	r1, r8
 8005b40:	008a      	lsls	r2, r1, #2
 8005b42:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005b46:	f7fa ff35 	bl	80009b4 <__aeabi_uldivmod>
 8005b4a:	4602      	mov	r2, r0
 8005b4c:	460b      	mov	r3, r1
 8005b4e:	4611      	mov	r1, r2
 8005b50:	4b38      	ldr	r3, [pc, #224]	@ (8005c34 <UART_SetConfig+0x4e4>)
 8005b52:	fba3 2301 	umull	r2, r3, r3, r1
 8005b56:	095b      	lsrs	r3, r3, #5
 8005b58:	2264      	movs	r2, #100	@ 0x64
 8005b5a:	fb02 f303 	mul.w	r3, r2, r3
 8005b5e:	1acb      	subs	r3, r1, r3
 8005b60:	011b      	lsls	r3, r3, #4
 8005b62:	3332      	adds	r3, #50	@ 0x32
 8005b64:	4a33      	ldr	r2, [pc, #204]	@ (8005c34 <UART_SetConfig+0x4e4>)
 8005b66:	fba2 2303 	umull	r2, r3, r2, r3
 8005b6a:	095b      	lsrs	r3, r3, #5
 8005b6c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005b70:	441c      	add	r4, r3
 8005b72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b76:	2200      	movs	r2, #0
 8005b78:	673b      	str	r3, [r7, #112]	@ 0x70
 8005b7a:	677a      	str	r2, [r7, #116]	@ 0x74
 8005b7c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005b80:	4642      	mov	r2, r8
 8005b82:	464b      	mov	r3, r9
 8005b84:	1891      	adds	r1, r2, r2
 8005b86:	60b9      	str	r1, [r7, #8]
 8005b88:	415b      	adcs	r3, r3
 8005b8a:	60fb      	str	r3, [r7, #12]
 8005b8c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b90:	4641      	mov	r1, r8
 8005b92:	1851      	adds	r1, r2, r1
 8005b94:	6039      	str	r1, [r7, #0]
 8005b96:	4649      	mov	r1, r9
 8005b98:	414b      	adcs	r3, r1
 8005b9a:	607b      	str	r3, [r7, #4]
 8005b9c:	f04f 0200 	mov.w	r2, #0
 8005ba0:	f04f 0300 	mov.w	r3, #0
 8005ba4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005ba8:	4659      	mov	r1, fp
 8005baa:	00cb      	lsls	r3, r1, #3
 8005bac:	4651      	mov	r1, sl
 8005bae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005bb2:	4651      	mov	r1, sl
 8005bb4:	00ca      	lsls	r2, r1, #3
 8005bb6:	4610      	mov	r0, r2
 8005bb8:	4619      	mov	r1, r3
 8005bba:	4603      	mov	r3, r0
 8005bbc:	4642      	mov	r2, r8
 8005bbe:	189b      	adds	r3, r3, r2
 8005bc0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005bc2:	464b      	mov	r3, r9
 8005bc4:	460a      	mov	r2, r1
 8005bc6:	eb42 0303 	adc.w	r3, r2, r3
 8005bca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bd0:	685b      	ldr	r3, [r3, #4]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	663b      	str	r3, [r7, #96]	@ 0x60
 8005bd6:	667a      	str	r2, [r7, #100]	@ 0x64
 8005bd8:	f04f 0200 	mov.w	r2, #0
 8005bdc:	f04f 0300 	mov.w	r3, #0
 8005be0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005be4:	4649      	mov	r1, r9
 8005be6:	008b      	lsls	r3, r1, #2
 8005be8:	4641      	mov	r1, r8
 8005bea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005bee:	4641      	mov	r1, r8
 8005bf0:	008a      	lsls	r2, r1, #2
 8005bf2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005bf6:	f7fa fedd 	bl	80009b4 <__aeabi_uldivmod>
 8005bfa:	4602      	mov	r2, r0
 8005bfc:	460b      	mov	r3, r1
 8005bfe:	4b0d      	ldr	r3, [pc, #52]	@ (8005c34 <UART_SetConfig+0x4e4>)
 8005c00:	fba3 1302 	umull	r1, r3, r3, r2
 8005c04:	095b      	lsrs	r3, r3, #5
 8005c06:	2164      	movs	r1, #100	@ 0x64
 8005c08:	fb01 f303 	mul.w	r3, r1, r3
 8005c0c:	1ad3      	subs	r3, r2, r3
 8005c0e:	011b      	lsls	r3, r3, #4
 8005c10:	3332      	adds	r3, #50	@ 0x32
 8005c12:	4a08      	ldr	r2, [pc, #32]	@ (8005c34 <UART_SetConfig+0x4e4>)
 8005c14:	fba2 2303 	umull	r2, r3, r2, r3
 8005c18:	095b      	lsrs	r3, r3, #5
 8005c1a:	f003 020f 	and.w	r2, r3, #15
 8005c1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4422      	add	r2, r4
 8005c26:	609a      	str	r2, [r3, #8]
}
 8005c28:	bf00      	nop
 8005c2a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c34:	51eb851f 	.word	0x51eb851f

08005c38 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005c38:	b084      	sub	sp, #16
 8005c3a:	b580      	push	{r7, lr}
 8005c3c:	b084      	sub	sp, #16
 8005c3e:	af00      	add	r7, sp, #0
 8005c40:	6078      	str	r0, [r7, #4]
 8005c42:	f107 001c 	add.w	r0, r7, #28
 8005c46:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005c4a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d123      	bne.n	8005c9a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c56:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	68db      	ldr	r3, [r3, #12]
 8005c62:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8005c66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c6a:	687a      	ldr	r2, [r7, #4]
 8005c6c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	68db      	ldr	r3, [r3, #12]
 8005c72:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005c7a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005c7e:	2b01      	cmp	r3, #1
 8005c80:	d105      	bne.n	8005c8e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	68db      	ldr	r3, [r3, #12]
 8005c86:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005c8e:	6878      	ldr	r0, [r7, #4]
 8005c90:	f001 fae8 	bl	8007264 <USB_CoreReset>
 8005c94:	4603      	mov	r3, r0
 8005c96:	73fb      	strb	r3, [r7, #15]
 8005c98:	e01b      	b.n	8005cd2 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	68db      	ldr	r3, [r3, #12]
 8005c9e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f001 fadc 	bl	8007264 <USB_CoreReset>
 8005cac:	4603      	mov	r3, r0
 8005cae:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005cb0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d106      	bne.n	8005cc6 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cbc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	639a      	str	r2, [r3, #56]	@ 0x38
 8005cc4:	e005      	b.n	8005cd2 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cca:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005cd2:	7fbb      	ldrb	r3, [r7, #30]
 8005cd4:	2b01      	cmp	r3, #1
 8005cd6:	d10b      	bne.n	8005cf0 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	689b      	ldr	r3, [r3, #8]
 8005cdc:	f043 0206 	orr.w	r2, r3, #6
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	689b      	ldr	r3, [r3, #8]
 8005ce8:	f043 0220 	orr.w	r2, r3, #32
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005cf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	3710      	adds	r7, #16
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005cfc:	b004      	add	sp, #16
 8005cfe:	4770      	bx	lr

08005d00 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b087      	sub	sp, #28
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	60f8      	str	r0, [r7, #12]
 8005d08:	60b9      	str	r1, [r7, #8]
 8005d0a:	4613      	mov	r3, r2
 8005d0c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005d0e:	79fb      	ldrb	r3, [r7, #7]
 8005d10:	2b02      	cmp	r3, #2
 8005d12:	d165      	bne.n	8005de0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005d14:	68bb      	ldr	r3, [r7, #8]
 8005d16:	4a41      	ldr	r2, [pc, #260]	@ (8005e1c <USB_SetTurnaroundTime+0x11c>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d906      	bls.n	8005d2a <USB_SetTurnaroundTime+0x2a>
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	4a40      	ldr	r2, [pc, #256]	@ (8005e20 <USB_SetTurnaroundTime+0x120>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d202      	bcs.n	8005d2a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005d24:	230f      	movs	r3, #15
 8005d26:	617b      	str	r3, [r7, #20]
 8005d28:	e062      	b.n	8005df0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	4a3c      	ldr	r2, [pc, #240]	@ (8005e20 <USB_SetTurnaroundTime+0x120>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d306      	bcc.n	8005d40 <USB_SetTurnaroundTime+0x40>
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	4a3b      	ldr	r2, [pc, #236]	@ (8005e24 <USB_SetTurnaroundTime+0x124>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d202      	bcs.n	8005d40 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005d3a:	230e      	movs	r3, #14
 8005d3c:	617b      	str	r3, [r7, #20]
 8005d3e:	e057      	b.n	8005df0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	4a38      	ldr	r2, [pc, #224]	@ (8005e24 <USB_SetTurnaroundTime+0x124>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d306      	bcc.n	8005d56 <USB_SetTurnaroundTime+0x56>
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	4a37      	ldr	r2, [pc, #220]	@ (8005e28 <USB_SetTurnaroundTime+0x128>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d202      	bcs.n	8005d56 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005d50:	230d      	movs	r3, #13
 8005d52:	617b      	str	r3, [r7, #20]
 8005d54:	e04c      	b.n	8005df0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005d56:	68bb      	ldr	r3, [r7, #8]
 8005d58:	4a33      	ldr	r2, [pc, #204]	@ (8005e28 <USB_SetTurnaroundTime+0x128>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d306      	bcc.n	8005d6c <USB_SetTurnaroundTime+0x6c>
 8005d5e:	68bb      	ldr	r3, [r7, #8]
 8005d60:	4a32      	ldr	r2, [pc, #200]	@ (8005e2c <USB_SetTurnaroundTime+0x12c>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d802      	bhi.n	8005d6c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005d66:	230c      	movs	r3, #12
 8005d68:	617b      	str	r3, [r7, #20]
 8005d6a:	e041      	b.n	8005df0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	4a2f      	ldr	r2, [pc, #188]	@ (8005e2c <USB_SetTurnaroundTime+0x12c>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d906      	bls.n	8005d82 <USB_SetTurnaroundTime+0x82>
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	4a2e      	ldr	r2, [pc, #184]	@ (8005e30 <USB_SetTurnaroundTime+0x130>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d802      	bhi.n	8005d82 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005d7c:	230b      	movs	r3, #11
 8005d7e:	617b      	str	r3, [r7, #20]
 8005d80:	e036      	b.n	8005df0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	4a2a      	ldr	r2, [pc, #168]	@ (8005e30 <USB_SetTurnaroundTime+0x130>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d906      	bls.n	8005d98 <USB_SetTurnaroundTime+0x98>
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	4a29      	ldr	r2, [pc, #164]	@ (8005e34 <USB_SetTurnaroundTime+0x134>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d802      	bhi.n	8005d98 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005d92:	230a      	movs	r3, #10
 8005d94:	617b      	str	r3, [r7, #20]
 8005d96:	e02b      	b.n	8005df0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	4a26      	ldr	r2, [pc, #152]	@ (8005e34 <USB_SetTurnaroundTime+0x134>)
 8005d9c:	4293      	cmp	r3, r2
 8005d9e:	d906      	bls.n	8005dae <USB_SetTurnaroundTime+0xae>
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	4a25      	ldr	r2, [pc, #148]	@ (8005e38 <USB_SetTurnaroundTime+0x138>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d202      	bcs.n	8005dae <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005da8:	2309      	movs	r3, #9
 8005daa:	617b      	str	r3, [r7, #20]
 8005dac:	e020      	b.n	8005df0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	4a21      	ldr	r2, [pc, #132]	@ (8005e38 <USB_SetTurnaroundTime+0x138>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d306      	bcc.n	8005dc4 <USB_SetTurnaroundTime+0xc4>
 8005db6:	68bb      	ldr	r3, [r7, #8]
 8005db8:	4a20      	ldr	r2, [pc, #128]	@ (8005e3c <USB_SetTurnaroundTime+0x13c>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d802      	bhi.n	8005dc4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005dbe:	2308      	movs	r3, #8
 8005dc0:	617b      	str	r3, [r7, #20]
 8005dc2:	e015      	b.n	8005df0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	4a1d      	ldr	r2, [pc, #116]	@ (8005e3c <USB_SetTurnaroundTime+0x13c>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d906      	bls.n	8005dda <USB_SetTurnaroundTime+0xda>
 8005dcc:	68bb      	ldr	r3, [r7, #8]
 8005dce:	4a1c      	ldr	r2, [pc, #112]	@ (8005e40 <USB_SetTurnaroundTime+0x140>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d202      	bcs.n	8005dda <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005dd4:	2307      	movs	r3, #7
 8005dd6:	617b      	str	r3, [r7, #20]
 8005dd8:	e00a      	b.n	8005df0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005dda:	2306      	movs	r3, #6
 8005ddc:	617b      	str	r3, [r7, #20]
 8005dde:	e007      	b.n	8005df0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005de0:	79fb      	ldrb	r3, [r7, #7]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d102      	bne.n	8005dec <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005de6:	2309      	movs	r3, #9
 8005de8:	617b      	str	r3, [r7, #20]
 8005dea:	e001      	b.n	8005df0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005dec:	2309      	movs	r3, #9
 8005dee:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	68da      	ldr	r2, [r3, #12]
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	029b      	lsls	r3, r3, #10
 8005e04:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005e08:	431a      	orrs	r2, r3
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005e0e:	2300      	movs	r3, #0
}
 8005e10:	4618      	mov	r0, r3
 8005e12:	371c      	adds	r7, #28
 8005e14:	46bd      	mov	sp, r7
 8005e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1a:	4770      	bx	lr
 8005e1c:	00d8acbf 	.word	0x00d8acbf
 8005e20:	00e4e1c0 	.word	0x00e4e1c0
 8005e24:	00f42400 	.word	0x00f42400
 8005e28:	01067380 	.word	0x01067380
 8005e2c:	011a499f 	.word	0x011a499f
 8005e30:	01312cff 	.word	0x01312cff
 8005e34:	014ca43f 	.word	0x014ca43f
 8005e38:	016e3600 	.word	0x016e3600
 8005e3c:	01a6ab1f 	.word	0x01a6ab1f
 8005e40:	01e84800 	.word	0x01e84800

08005e44 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b083      	sub	sp, #12
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	f043 0201 	orr.w	r2, r3, #1
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005e58:	2300      	movs	r3, #0
}
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	370c      	adds	r7, #12
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e64:	4770      	bx	lr

08005e66 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005e66:	b480      	push	{r7}
 8005e68:	b083      	sub	sp, #12
 8005e6a:	af00      	add	r7, sp, #0
 8005e6c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	689b      	ldr	r3, [r3, #8]
 8005e72:	f023 0201 	bic.w	r2, r3, #1
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005e7a:	2300      	movs	r3, #0
}
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	370c      	adds	r7, #12
 8005e80:	46bd      	mov	sp, r7
 8005e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e86:	4770      	bx	lr

08005e88 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b084      	sub	sp, #16
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
 8005e90:	460b      	mov	r3, r1
 8005e92:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005e94:	2300      	movs	r3, #0
 8005e96:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	68db      	ldr	r3, [r3, #12]
 8005e9c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005ea4:	78fb      	ldrb	r3, [r7, #3]
 8005ea6:	2b01      	cmp	r3, #1
 8005ea8:	d115      	bne.n	8005ed6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	68db      	ldr	r3, [r3, #12]
 8005eae:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005eb6:	200a      	movs	r0, #10
 8005eb8:	f7fb ff02 	bl	8001cc0 <HAL_Delay>
      ms += 10U;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	330a      	adds	r3, #10
 8005ec0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	f001 f93f 	bl	8007146 <USB_GetMode>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	2b01      	cmp	r3, #1
 8005ecc:	d01e      	beq.n	8005f0c <USB_SetCurrentMode+0x84>
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2bc7      	cmp	r3, #199	@ 0xc7
 8005ed2:	d9f0      	bls.n	8005eb6 <USB_SetCurrentMode+0x2e>
 8005ed4:	e01a      	b.n	8005f0c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005ed6:	78fb      	ldrb	r3, [r7, #3]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d115      	bne.n	8005f08 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	68db      	ldr	r3, [r3, #12]
 8005ee0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005ee8:	200a      	movs	r0, #10
 8005eea:	f7fb fee9 	bl	8001cc0 <HAL_Delay>
      ms += 10U;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	330a      	adds	r3, #10
 8005ef2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005ef4:	6878      	ldr	r0, [r7, #4]
 8005ef6:	f001 f926 	bl	8007146 <USB_GetMode>
 8005efa:	4603      	mov	r3, r0
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d005      	beq.n	8005f0c <USB_SetCurrentMode+0x84>
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2bc7      	cmp	r3, #199	@ 0xc7
 8005f04:	d9f0      	bls.n	8005ee8 <USB_SetCurrentMode+0x60>
 8005f06:	e001      	b.n	8005f0c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	e005      	b.n	8005f18 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	2bc8      	cmp	r3, #200	@ 0xc8
 8005f10:	d101      	bne.n	8005f16 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005f12:	2301      	movs	r3, #1
 8005f14:	e000      	b.n	8005f18 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005f16:	2300      	movs	r3, #0
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3710      	adds	r7, #16
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}

08005f20 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005f20:	b084      	sub	sp, #16
 8005f22:	b580      	push	{r7, lr}
 8005f24:	b086      	sub	sp, #24
 8005f26:	af00      	add	r7, sp, #0
 8005f28:	6078      	str	r0, [r7, #4]
 8005f2a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005f2e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005f32:	2300      	movs	r3, #0
 8005f34:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	613b      	str	r3, [r7, #16]
 8005f3e:	e009      	b.n	8005f54 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005f40:	687a      	ldr	r2, [r7, #4]
 8005f42:	693b      	ldr	r3, [r7, #16]
 8005f44:	3340      	adds	r3, #64	@ 0x40
 8005f46:	009b      	lsls	r3, r3, #2
 8005f48:	4413      	add	r3, r2
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	3301      	adds	r3, #1
 8005f52:	613b      	str	r3, [r7, #16]
 8005f54:	693b      	ldr	r3, [r7, #16]
 8005f56:	2b0e      	cmp	r3, #14
 8005f58:	d9f2      	bls.n	8005f40 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005f5a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d11c      	bne.n	8005f9c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	68fa      	ldr	r2, [r7, #12]
 8005f6c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005f70:	f043 0302 	orr.w	r3, r3, #2
 8005f74:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f7a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f86:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f92:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	639a      	str	r2, [r3, #56]	@ 0x38
 8005f9a:	e00b      	b.n	8005fb4 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fa0:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fac:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005fba:	461a      	mov	r2, r3
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005fc0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d10d      	bne.n	8005fe4 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005fc8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d104      	bne.n	8005fda <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005fd0:	2100      	movs	r1, #0
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f000 f968 	bl	80062a8 <USB_SetDevSpeed>
 8005fd8:	e008      	b.n	8005fec <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005fda:	2101      	movs	r1, #1
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	f000 f963 	bl	80062a8 <USB_SetDevSpeed>
 8005fe2:	e003      	b.n	8005fec <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005fe4:	2103      	movs	r1, #3
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	f000 f95e 	bl	80062a8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005fec:	2110      	movs	r1, #16
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f000 f8fa 	bl	80061e8 <USB_FlushTxFifo>
 8005ff4:	4603      	mov	r3, r0
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d001      	beq.n	8005ffe <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	f000 f924 	bl	800624c <USB_FlushRxFifo>
 8006004:	4603      	mov	r3, r0
 8006006:	2b00      	cmp	r3, #0
 8006008:	d001      	beq.n	800600e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006014:	461a      	mov	r2, r3
 8006016:	2300      	movs	r3, #0
 8006018:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006020:	461a      	mov	r2, r3
 8006022:	2300      	movs	r3, #0
 8006024:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800602c:	461a      	mov	r2, r3
 800602e:	2300      	movs	r3, #0
 8006030:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006032:	2300      	movs	r3, #0
 8006034:	613b      	str	r3, [r7, #16]
 8006036:	e043      	b.n	80060c0 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	015a      	lsls	r2, r3, #5
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	4413      	add	r3, r2
 8006040:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800604a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800604e:	d118      	bne.n	8006082 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d10a      	bne.n	800606c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	015a      	lsls	r2, r3, #5
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	4413      	add	r3, r2
 800605e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006062:	461a      	mov	r2, r3
 8006064:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006068:	6013      	str	r3, [r2, #0]
 800606a:	e013      	b.n	8006094 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800606c:	693b      	ldr	r3, [r7, #16]
 800606e:	015a      	lsls	r2, r3, #5
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	4413      	add	r3, r2
 8006074:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006078:	461a      	mov	r2, r3
 800607a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800607e:	6013      	str	r3, [r2, #0]
 8006080:	e008      	b.n	8006094 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	015a      	lsls	r2, r3, #5
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	4413      	add	r3, r2
 800608a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800608e:	461a      	mov	r2, r3
 8006090:	2300      	movs	r3, #0
 8006092:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006094:	693b      	ldr	r3, [r7, #16]
 8006096:	015a      	lsls	r2, r3, #5
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	4413      	add	r3, r2
 800609c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060a0:	461a      	mov	r2, r3
 80060a2:	2300      	movs	r3, #0
 80060a4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80060a6:	693b      	ldr	r3, [r7, #16]
 80060a8:	015a      	lsls	r2, r3, #5
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	4413      	add	r3, r2
 80060ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060b2:	461a      	mov	r2, r3
 80060b4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80060b8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80060ba:	693b      	ldr	r3, [r7, #16]
 80060bc:	3301      	adds	r3, #1
 80060be:	613b      	str	r3, [r7, #16]
 80060c0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80060c4:	461a      	mov	r2, r3
 80060c6:	693b      	ldr	r3, [r7, #16]
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d3b5      	bcc.n	8006038 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80060cc:	2300      	movs	r3, #0
 80060ce:	613b      	str	r3, [r7, #16]
 80060d0:	e043      	b.n	800615a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	015a      	lsls	r2, r3, #5
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	4413      	add	r3, r2
 80060da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80060e4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80060e8:	d118      	bne.n	800611c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80060ea:	693b      	ldr	r3, [r7, #16]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d10a      	bne.n	8006106 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80060f0:	693b      	ldr	r3, [r7, #16]
 80060f2:	015a      	lsls	r2, r3, #5
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	4413      	add	r3, r2
 80060f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060fc:	461a      	mov	r2, r3
 80060fe:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006102:	6013      	str	r3, [r2, #0]
 8006104:	e013      	b.n	800612e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006106:	693b      	ldr	r3, [r7, #16]
 8006108:	015a      	lsls	r2, r3, #5
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	4413      	add	r3, r2
 800610e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006112:	461a      	mov	r2, r3
 8006114:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006118:	6013      	str	r3, [r2, #0]
 800611a:	e008      	b.n	800612e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800611c:	693b      	ldr	r3, [r7, #16]
 800611e:	015a      	lsls	r2, r3, #5
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	4413      	add	r3, r2
 8006124:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006128:	461a      	mov	r2, r3
 800612a:	2300      	movs	r3, #0
 800612c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800612e:	693b      	ldr	r3, [r7, #16]
 8006130:	015a      	lsls	r2, r3, #5
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	4413      	add	r3, r2
 8006136:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800613a:	461a      	mov	r2, r3
 800613c:	2300      	movs	r3, #0
 800613e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006140:	693b      	ldr	r3, [r7, #16]
 8006142:	015a      	lsls	r2, r3, #5
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	4413      	add	r3, r2
 8006148:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800614c:	461a      	mov	r2, r3
 800614e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006152:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	3301      	adds	r3, #1
 8006158:	613b      	str	r3, [r7, #16]
 800615a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800615e:	461a      	mov	r2, r3
 8006160:	693b      	ldr	r3, [r7, #16]
 8006162:	4293      	cmp	r3, r2
 8006164:	d3b5      	bcc.n	80060d2 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800616c:	691b      	ldr	r3, [r3, #16]
 800616e:	68fa      	ldr	r2, [r7, #12]
 8006170:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006174:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006178:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2200      	movs	r2, #0
 800617e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006186:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006188:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800618c:	2b00      	cmp	r3, #0
 800618e:	d105      	bne.n	800619c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	699b      	ldr	r3, [r3, #24]
 8006194:	f043 0210 	orr.w	r2, r3, #16
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	699a      	ldr	r2, [r3, #24]
 80061a0:	4b10      	ldr	r3, [pc, #64]	@ (80061e4 <USB_DevInit+0x2c4>)
 80061a2:	4313      	orrs	r3, r2
 80061a4:	687a      	ldr	r2, [r7, #4]
 80061a6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80061a8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d005      	beq.n	80061bc <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	699b      	ldr	r3, [r3, #24]
 80061b4:	f043 0208 	orr.w	r2, r3, #8
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80061bc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80061c0:	2b01      	cmp	r3, #1
 80061c2:	d107      	bne.n	80061d4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	699b      	ldr	r3, [r3, #24]
 80061c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80061cc:	f043 0304 	orr.w	r3, r3, #4
 80061d0:	687a      	ldr	r2, [r7, #4]
 80061d2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80061d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80061d6:	4618      	mov	r0, r3
 80061d8:	3718      	adds	r7, #24
 80061da:	46bd      	mov	sp, r7
 80061dc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80061e0:	b004      	add	sp, #16
 80061e2:	4770      	bx	lr
 80061e4:	803c3800 	.word	0x803c3800

080061e8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80061e8:	b480      	push	{r7}
 80061ea:	b085      	sub	sp, #20
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
 80061f0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80061f2:	2300      	movs	r3, #0
 80061f4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	3301      	adds	r3, #1
 80061fa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006202:	d901      	bls.n	8006208 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006204:	2303      	movs	r3, #3
 8006206:	e01b      	b.n	8006240 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	691b      	ldr	r3, [r3, #16]
 800620c:	2b00      	cmp	r3, #0
 800620e:	daf2      	bge.n	80061f6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006210:	2300      	movs	r3, #0
 8006212:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	019b      	lsls	r3, r3, #6
 8006218:	f043 0220 	orr.w	r2, r3, #32
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	3301      	adds	r3, #1
 8006224:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800622c:	d901      	bls.n	8006232 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800622e:	2303      	movs	r3, #3
 8006230:	e006      	b.n	8006240 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	691b      	ldr	r3, [r3, #16]
 8006236:	f003 0320 	and.w	r3, r3, #32
 800623a:	2b20      	cmp	r3, #32
 800623c:	d0f0      	beq.n	8006220 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800623e:	2300      	movs	r3, #0
}
 8006240:	4618      	mov	r0, r3
 8006242:	3714      	adds	r7, #20
 8006244:	46bd      	mov	sp, r7
 8006246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624a:	4770      	bx	lr

0800624c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800624c:	b480      	push	{r7}
 800624e:	b085      	sub	sp, #20
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006254:	2300      	movs	r3, #0
 8006256:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	3301      	adds	r3, #1
 800625c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006264:	d901      	bls.n	800626a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006266:	2303      	movs	r3, #3
 8006268:	e018      	b.n	800629c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	691b      	ldr	r3, [r3, #16]
 800626e:	2b00      	cmp	r3, #0
 8006270:	daf2      	bge.n	8006258 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006272:	2300      	movs	r3, #0
 8006274:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2210      	movs	r2, #16
 800627a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	3301      	adds	r3, #1
 8006280:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006288:	d901      	bls.n	800628e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800628a:	2303      	movs	r3, #3
 800628c:	e006      	b.n	800629c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	691b      	ldr	r3, [r3, #16]
 8006292:	f003 0310 	and.w	r3, r3, #16
 8006296:	2b10      	cmp	r3, #16
 8006298:	d0f0      	beq.n	800627c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800629a:	2300      	movs	r3, #0
}
 800629c:	4618      	mov	r0, r3
 800629e:	3714      	adds	r7, #20
 80062a0:	46bd      	mov	sp, r7
 80062a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a6:	4770      	bx	lr

080062a8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b085      	sub	sp, #20
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
 80062b0:	460b      	mov	r3, r1
 80062b2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062be:	681a      	ldr	r2, [r3, #0]
 80062c0:	78fb      	ldrb	r3, [r7, #3]
 80062c2:	68f9      	ldr	r1, [r7, #12]
 80062c4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80062c8:	4313      	orrs	r3, r2
 80062ca:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80062cc:	2300      	movs	r3, #0
}
 80062ce:	4618      	mov	r0, r3
 80062d0:	3714      	adds	r7, #20
 80062d2:	46bd      	mov	sp, r7
 80062d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d8:	4770      	bx	lr

080062da <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80062da:	b480      	push	{r7}
 80062dc:	b087      	sub	sp, #28
 80062de:	af00      	add	r7, sp, #0
 80062e0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80062e6:	693b      	ldr	r3, [r7, #16]
 80062e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062ec:	689b      	ldr	r3, [r3, #8]
 80062ee:	f003 0306 	and.w	r3, r3, #6
 80062f2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d102      	bne.n	8006300 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80062fa:	2300      	movs	r3, #0
 80062fc:	75fb      	strb	r3, [r7, #23]
 80062fe:	e00a      	b.n	8006316 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2b02      	cmp	r3, #2
 8006304:	d002      	beq.n	800630c <USB_GetDevSpeed+0x32>
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	2b06      	cmp	r3, #6
 800630a:	d102      	bne.n	8006312 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800630c:	2302      	movs	r3, #2
 800630e:	75fb      	strb	r3, [r7, #23]
 8006310:	e001      	b.n	8006316 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006312:	230f      	movs	r3, #15
 8006314:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006316:	7dfb      	ldrb	r3, [r7, #23]
}
 8006318:	4618      	mov	r0, r3
 800631a:	371c      	adds	r7, #28
 800631c:	46bd      	mov	sp, r7
 800631e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006322:	4770      	bx	lr

08006324 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006324:	b480      	push	{r7}
 8006326:	b085      	sub	sp, #20
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
 800632c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	781b      	ldrb	r3, [r3, #0]
 8006336:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	785b      	ldrb	r3, [r3, #1]
 800633c:	2b01      	cmp	r3, #1
 800633e:	d13a      	bne.n	80063b6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006346:	69da      	ldr	r2, [r3, #28]
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	781b      	ldrb	r3, [r3, #0]
 800634c:	f003 030f 	and.w	r3, r3, #15
 8006350:	2101      	movs	r1, #1
 8006352:	fa01 f303 	lsl.w	r3, r1, r3
 8006356:	b29b      	uxth	r3, r3
 8006358:	68f9      	ldr	r1, [r7, #12]
 800635a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800635e:	4313      	orrs	r3, r2
 8006360:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	015a      	lsls	r2, r3, #5
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	4413      	add	r3, r2
 800636a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006374:	2b00      	cmp	r3, #0
 8006376:	d155      	bne.n	8006424 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006378:	68bb      	ldr	r3, [r7, #8]
 800637a:	015a      	lsls	r2, r3, #5
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	4413      	add	r3, r2
 8006380:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006384:	681a      	ldr	r2, [r3, #0]
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	689b      	ldr	r3, [r3, #8]
 800638a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	791b      	ldrb	r3, [r3, #4]
 8006392:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006394:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	059b      	lsls	r3, r3, #22
 800639a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800639c:	4313      	orrs	r3, r2
 800639e:	68ba      	ldr	r2, [r7, #8]
 80063a0:	0151      	lsls	r1, r2, #5
 80063a2:	68fa      	ldr	r2, [r7, #12]
 80063a4:	440a      	add	r2, r1
 80063a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80063aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80063ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80063b2:	6013      	str	r3, [r2, #0]
 80063b4:	e036      	b.n	8006424 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063bc:	69da      	ldr	r2, [r3, #28]
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	781b      	ldrb	r3, [r3, #0]
 80063c2:	f003 030f 	and.w	r3, r3, #15
 80063c6:	2101      	movs	r1, #1
 80063c8:	fa01 f303 	lsl.w	r3, r1, r3
 80063cc:	041b      	lsls	r3, r3, #16
 80063ce:	68f9      	ldr	r1, [r7, #12]
 80063d0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80063d4:	4313      	orrs	r3, r2
 80063d6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	015a      	lsls	r2, r3, #5
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	4413      	add	r3, r2
 80063e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d11a      	bne.n	8006424 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	015a      	lsls	r2, r3, #5
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	4413      	add	r3, r2
 80063f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063fa:	681a      	ldr	r2, [r3, #0]
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	689b      	ldr	r3, [r3, #8]
 8006400:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	791b      	ldrb	r3, [r3, #4]
 8006408:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800640a:	430b      	orrs	r3, r1
 800640c:	4313      	orrs	r3, r2
 800640e:	68ba      	ldr	r2, [r7, #8]
 8006410:	0151      	lsls	r1, r2, #5
 8006412:	68fa      	ldr	r2, [r7, #12]
 8006414:	440a      	add	r2, r1
 8006416:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800641a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800641e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006422:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006424:	2300      	movs	r3, #0
}
 8006426:	4618      	mov	r0, r3
 8006428:	3714      	adds	r7, #20
 800642a:	46bd      	mov	sp, r7
 800642c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006430:	4770      	bx	lr
	...

08006434 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006434:	b480      	push	{r7}
 8006436:	b085      	sub	sp, #20
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
 800643c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	781b      	ldrb	r3, [r3, #0]
 8006446:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	785b      	ldrb	r3, [r3, #1]
 800644c:	2b01      	cmp	r3, #1
 800644e:	d161      	bne.n	8006514 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	015a      	lsls	r2, r3, #5
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	4413      	add	r3, r2
 8006458:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006462:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006466:	d11f      	bne.n	80064a8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	015a      	lsls	r2, r3, #5
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	4413      	add	r3, r2
 8006470:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	68ba      	ldr	r2, [r7, #8]
 8006478:	0151      	lsls	r1, r2, #5
 800647a:	68fa      	ldr	r2, [r7, #12]
 800647c:	440a      	add	r2, r1
 800647e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006482:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006486:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	015a      	lsls	r2, r3, #5
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	4413      	add	r3, r2
 8006490:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	68ba      	ldr	r2, [r7, #8]
 8006498:	0151      	lsls	r1, r2, #5
 800649a:	68fa      	ldr	r2, [r7, #12]
 800649c:	440a      	add	r2, r1
 800649e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80064a2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80064a6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064ae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	781b      	ldrb	r3, [r3, #0]
 80064b4:	f003 030f 	and.w	r3, r3, #15
 80064b8:	2101      	movs	r1, #1
 80064ba:	fa01 f303 	lsl.w	r3, r1, r3
 80064be:	b29b      	uxth	r3, r3
 80064c0:	43db      	mvns	r3, r3
 80064c2:	68f9      	ldr	r1, [r7, #12]
 80064c4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80064c8:	4013      	ands	r3, r2
 80064ca:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064d2:	69da      	ldr	r2, [r3, #28]
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	781b      	ldrb	r3, [r3, #0]
 80064d8:	f003 030f 	and.w	r3, r3, #15
 80064dc:	2101      	movs	r1, #1
 80064de:	fa01 f303 	lsl.w	r3, r1, r3
 80064e2:	b29b      	uxth	r3, r3
 80064e4:	43db      	mvns	r3, r3
 80064e6:	68f9      	ldr	r1, [r7, #12]
 80064e8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80064ec:	4013      	ands	r3, r2
 80064ee:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	015a      	lsls	r2, r3, #5
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	4413      	add	r3, r2
 80064f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064fc:	681a      	ldr	r2, [r3, #0]
 80064fe:	68bb      	ldr	r3, [r7, #8]
 8006500:	0159      	lsls	r1, r3, #5
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	440b      	add	r3, r1
 8006506:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800650a:	4619      	mov	r1, r3
 800650c:	4b35      	ldr	r3, [pc, #212]	@ (80065e4 <USB_DeactivateEndpoint+0x1b0>)
 800650e:	4013      	ands	r3, r2
 8006510:	600b      	str	r3, [r1, #0]
 8006512:	e060      	b.n	80065d6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	015a      	lsls	r2, r3, #5
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	4413      	add	r3, r2
 800651c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006526:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800652a:	d11f      	bne.n	800656c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	015a      	lsls	r2, r3, #5
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	4413      	add	r3, r2
 8006534:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	68ba      	ldr	r2, [r7, #8]
 800653c:	0151      	lsls	r1, r2, #5
 800653e:	68fa      	ldr	r2, [r7, #12]
 8006540:	440a      	add	r2, r1
 8006542:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006546:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800654a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800654c:	68bb      	ldr	r3, [r7, #8]
 800654e:	015a      	lsls	r2, r3, #5
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	4413      	add	r3, r2
 8006554:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	68ba      	ldr	r2, [r7, #8]
 800655c:	0151      	lsls	r1, r2, #5
 800655e:	68fa      	ldr	r2, [r7, #12]
 8006560:	440a      	add	r2, r1
 8006562:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006566:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800656a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006572:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	781b      	ldrb	r3, [r3, #0]
 8006578:	f003 030f 	and.w	r3, r3, #15
 800657c:	2101      	movs	r1, #1
 800657e:	fa01 f303 	lsl.w	r3, r1, r3
 8006582:	041b      	lsls	r3, r3, #16
 8006584:	43db      	mvns	r3, r3
 8006586:	68f9      	ldr	r1, [r7, #12]
 8006588:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800658c:	4013      	ands	r3, r2
 800658e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006596:	69da      	ldr	r2, [r3, #28]
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	781b      	ldrb	r3, [r3, #0]
 800659c:	f003 030f 	and.w	r3, r3, #15
 80065a0:	2101      	movs	r1, #1
 80065a2:	fa01 f303 	lsl.w	r3, r1, r3
 80065a6:	041b      	lsls	r3, r3, #16
 80065a8:	43db      	mvns	r3, r3
 80065aa:	68f9      	ldr	r1, [r7, #12]
 80065ac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80065b0:	4013      	ands	r3, r2
 80065b2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	015a      	lsls	r2, r3, #5
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	4413      	add	r3, r2
 80065bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065c0:	681a      	ldr	r2, [r3, #0]
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	0159      	lsls	r1, r3, #5
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	440b      	add	r3, r1
 80065ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065ce:	4619      	mov	r1, r3
 80065d0:	4b05      	ldr	r3, [pc, #20]	@ (80065e8 <USB_DeactivateEndpoint+0x1b4>)
 80065d2:	4013      	ands	r3, r2
 80065d4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80065d6:	2300      	movs	r3, #0
}
 80065d8:	4618      	mov	r0, r3
 80065da:	3714      	adds	r7, #20
 80065dc:	46bd      	mov	sp, r7
 80065de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e2:	4770      	bx	lr
 80065e4:	ec337800 	.word	0xec337800
 80065e8:	eff37800 	.word	0xeff37800

080065ec <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b08a      	sub	sp, #40	@ 0x28
 80065f0:	af02      	add	r7, sp, #8
 80065f2:	60f8      	str	r0, [r7, #12]
 80065f4:	60b9      	str	r1, [r7, #8]
 80065f6:	4613      	mov	r3, r2
 80065f8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	781b      	ldrb	r3, [r3, #0]
 8006602:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	785b      	ldrb	r3, [r3, #1]
 8006608:	2b01      	cmp	r3, #1
 800660a:	f040 817f 	bne.w	800690c <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	691b      	ldr	r3, [r3, #16]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d132      	bne.n	800667c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006616:	69bb      	ldr	r3, [r7, #24]
 8006618:	015a      	lsls	r2, r3, #5
 800661a:	69fb      	ldr	r3, [r7, #28]
 800661c:	4413      	add	r3, r2
 800661e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006622:	691b      	ldr	r3, [r3, #16]
 8006624:	69ba      	ldr	r2, [r7, #24]
 8006626:	0151      	lsls	r1, r2, #5
 8006628:	69fa      	ldr	r2, [r7, #28]
 800662a:	440a      	add	r2, r1
 800662c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006630:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006634:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006638:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800663a:	69bb      	ldr	r3, [r7, #24]
 800663c:	015a      	lsls	r2, r3, #5
 800663e:	69fb      	ldr	r3, [r7, #28]
 8006640:	4413      	add	r3, r2
 8006642:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006646:	691b      	ldr	r3, [r3, #16]
 8006648:	69ba      	ldr	r2, [r7, #24]
 800664a:	0151      	lsls	r1, r2, #5
 800664c:	69fa      	ldr	r2, [r7, #28]
 800664e:	440a      	add	r2, r1
 8006650:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006654:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006658:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800665a:	69bb      	ldr	r3, [r7, #24]
 800665c:	015a      	lsls	r2, r3, #5
 800665e:	69fb      	ldr	r3, [r7, #28]
 8006660:	4413      	add	r3, r2
 8006662:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006666:	691b      	ldr	r3, [r3, #16]
 8006668:	69ba      	ldr	r2, [r7, #24]
 800666a:	0151      	lsls	r1, r2, #5
 800666c:	69fa      	ldr	r2, [r7, #28]
 800666e:	440a      	add	r2, r1
 8006670:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006674:	0cdb      	lsrs	r3, r3, #19
 8006676:	04db      	lsls	r3, r3, #19
 8006678:	6113      	str	r3, [r2, #16]
 800667a:	e097      	b.n	80067ac <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800667c:	69bb      	ldr	r3, [r7, #24]
 800667e:	015a      	lsls	r2, r3, #5
 8006680:	69fb      	ldr	r3, [r7, #28]
 8006682:	4413      	add	r3, r2
 8006684:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006688:	691b      	ldr	r3, [r3, #16]
 800668a:	69ba      	ldr	r2, [r7, #24]
 800668c:	0151      	lsls	r1, r2, #5
 800668e:	69fa      	ldr	r2, [r7, #28]
 8006690:	440a      	add	r2, r1
 8006692:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006696:	0cdb      	lsrs	r3, r3, #19
 8006698:	04db      	lsls	r3, r3, #19
 800669a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800669c:	69bb      	ldr	r3, [r7, #24]
 800669e:	015a      	lsls	r2, r3, #5
 80066a0:	69fb      	ldr	r3, [r7, #28]
 80066a2:	4413      	add	r3, r2
 80066a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066a8:	691b      	ldr	r3, [r3, #16]
 80066aa:	69ba      	ldr	r2, [r7, #24]
 80066ac:	0151      	lsls	r1, r2, #5
 80066ae:	69fa      	ldr	r2, [r7, #28]
 80066b0:	440a      	add	r2, r1
 80066b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80066b6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80066ba:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80066be:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80066c0:	69bb      	ldr	r3, [r7, #24]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d11a      	bne.n	80066fc <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	691a      	ldr	r2, [r3, #16]
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	689b      	ldr	r3, [r3, #8]
 80066ce:	429a      	cmp	r2, r3
 80066d0:	d903      	bls.n	80066da <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	689a      	ldr	r2, [r3, #8]
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80066da:	69bb      	ldr	r3, [r7, #24]
 80066dc:	015a      	lsls	r2, r3, #5
 80066de:	69fb      	ldr	r3, [r7, #28]
 80066e0:	4413      	add	r3, r2
 80066e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066e6:	691b      	ldr	r3, [r3, #16]
 80066e8:	69ba      	ldr	r2, [r7, #24]
 80066ea:	0151      	lsls	r1, r2, #5
 80066ec:	69fa      	ldr	r2, [r7, #28]
 80066ee:	440a      	add	r2, r1
 80066f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80066f4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80066f8:	6113      	str	r3, [r2, #16]
 80066fa:	e044      	b.n	8006786 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80066fc:	68bb      	ldr	r3, [r7, #8]
 80066fe:	691a      	ldr	r2, [r3, #16]
 8006700:	68bb      	ldr	r3, [r7, #8]
 8006702:	689b      	ldr	r3, [r3, #8]
 8006704:	4413      	add	r3, r2
 8006706:	1e5a      	subs	r2, r3, #1
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006710:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8006712:	69bb      	ldr	r3, [r7, #24]
 8006714:	015a      	lsls	r2, r3, #5
 8006716:	69fb      	ldr	r3, [r7, #28]
 8006718:	4413      	add	r3, r2
 800671a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800671e:	691a      	ldr	r2, [r3, #16]
 8006720:	8afb      	ldrh	r3, [r7, #22]
 8006722:	04d9      	lsls	r1, r3, #19
 8006724:	4ba4      	ldr	r3, [pc, #656]	@ (80069b8 <USB_EPStartXfer+0x3cc>)
 8006726:	400b      	ands	r3, r1
 8006728:	69b9      	ldr	r1, [r7, #24]
 800672a:	0148      	lsls	r0, r1, #5
 800672c:	69f9      	ldr	r1, [r7, #28]
 800672e:	4401      	add	r1, r0
 8006730:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006734:	4313      	orrs	r3, r2
 8006736:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	791b      	ldrb	r3, [r3, #4]
 800673c:	2b01      	cmp	r3, #1
 800673e:	d122      	bne.n	8006786 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006740:	69bb      	ldr	r3, [r7, #24]
 8006742:	015a      	lsls	r2, r3, #5
 8006744:	69fb      	ldr	r3, [r7, #28]
 8006746:	4413      	add	r3, r2
 8006748:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800674c:	691b      	ldr	r3, [r3, #16]
 800674e:	69ba      	ldr	r2, [r7, #24]
 8006750:	0151      	lsls	r1, r2, #5
 8006752:	69fa      	ldr	r2, [r7, #28]
 8006754:	440a      	add	r2, r1
 8006756:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800675a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800675e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8006760:	69bb      	ldr	r3, [r7, #24]
 8006762:	015a      	lsls	r2, r3, #5
 8006764:	69fb      	ldr	r3, [r7, #28]
 8006766:	4413      	add	r3, r2
 8006768:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800676c:	691a      	ldr	r2, [r3, #16]
 800676e:	8afb      	ldrh	r3, [r7, #22]
 8006770:	075b      	lsls	r3, r3, #29
 8006772:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8006776:	69b9      	ldr	r1, [r7, #24]
 8006778:	0148      	lsls	r0, r1, #5
 800677a:	69f9      	ldr	r1, [r7, #28]
 800677c:	4401      	add	r1, r0
 800677e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006782:	4313      	orrs	r3, r2
 8006784:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006786:	69bb      	ldr	r3, [r7, #24]
 8006788:	015a      	lsls	r2, r3, #5
 800678a:	69fb      	ldr	r3, [r7, #28]
 800678c:	4413      	add	r3, r2
 800678e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006792:	691a      	ldr	r2, [r3, #16]
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	691b      	ldr	r3, [r3, #16]
 8006798:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800679c:	69b9      	ldr	r1, [r7, #24]
 800679e:	0148      	lsls	r0, r1, #5
 80067a0:	69f9      	ldr	r1, [r7, #28]
 80067a2:	4401      	add	r1, r0
 80067a4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80067a8:	4313      	orrs	r3, r2
 80067aa:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80067ac:	79fb      	ldrb	r3, [r7, #7]
 80067ae:	2b01      	cmp	r3, #1
 80067b0:	d14b      	bne.n	800684a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80067b2:	68bb      	ldr	r3, [r7, #8]
 80067b4:	69db      	ldr	r3, [r3, #28]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d009      	beq.n	80067ce <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80067ba:	69bb      	ldr	r3, [r7, #24]
 80067bc:	015a      	lsls	r2, r3, #5
 80067be:	69fb      	ldr	r3, [r7, #28]
 80067c0:	4413      	add	r3, r2
 80067c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067c6:	461a      	mov	r2, r3
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	69db      	ldr	r3, [r3, #28]
 80067cc:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	791b      	ldrb	r3, [r3, #4]
 80067d2:	2b01      	cmp	r3, #1
 80067d4:	d128      	bne.n	8006828 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80067d6:	69fb      	ldr	r3, [r7, #28]
 80067d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80067dc:	689b      	ldr	r3, [r3, #8]
 80067de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d110      	bne.n	8006808 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80067e6:	69bb      	ldr	r3, [r7, #24]
 80067e8:	015a      	lsls	r2, r3, #5
 80067ea:	69fb      	ldr	r3, [r7, #28]
 80067ec:	4413      	add	r3, r2
 80067ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	69ba      	ldr	r2, [r7, #24]
 80067f6:	0151      	lsls	r1, r2, #5
 80067f8:	69fa      	ldr	r2, [r7, #28]
 80067fa:	440a      	add	r2, r1
 80067fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006800:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006804:	6013      	str	r3, [r2, #0]
 8006806:	e00f      	b.n	8006828 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006808:	69bb      	ldr	r3, [r7, #24]
 800680a:	015a      	lsls	r2, r3, #5
 800680c:	69fb      	ldr	r3, [r7, #28]
 800680e:	4413      	add	r3, r2
 8006810:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	69ba      	ldr	r2, [r7, #24]
 8006818:	0151      	lsls	r1, r2, #5
 800681a:	69fa      	ldr	r2, [r7, #28]
 800681c:	440a      	add	r2, r1
 800681e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006822:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006826:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006828:	69bb      	ldr	r3, [r7, #24]
 800682a:	015a      	lsls	r2, r3, #5
 800682c:	69fb      	ldr	r3, [r7, #28]
 800682e:	4413      	add	r3, r2
 8006830:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	69ba      	ldr	r2, [r7, #24]
 8006838:	0151      	lsls	r1, r2, #5
 800683a:	69fa      	ldr	r2, [r7, #28]
 800683c:	440a      	add	r2, r1
 800683e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006842:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006846:	6013      	str	r3, [r2, #0]
 8006848:	e166      	b.n	8006b18 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800684a:	69bb      	ldr	r3, [r7, #24]
 800684c:	015a      	lsls	r2, r3, #5
 800684e:	69fb      	ldr	r3, [r7, #28]
 8006850:	4413      	add	r3, r2
 8006852:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	69ba      	ldr	r2, [r7, #24]
 800685a:	0151      	lsls	r1, r2, #5
 800685c:	69fa      	ldr	r2, [r7, #28]
 800685e:	440a      	add	r2, r1
 8006860:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006864:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006868:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	791b      	ldrb	r3, [r3, #4]
 800686e:	2b01      	cmp	r3, #1
 8006870:	d015      	beq.n	800689e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006872:	68bb      	ldr	r3, [r7, #8]
 8006874:	691b      	ldr	r3, [r3, #16]
 8006876:	2b00      	cmp	r3, #0
 8006878:	f000 814e 	beq.w	8006b18 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800687c:	69fb      	ldr	r3, [r7, #28]
 800687e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006882:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	781b      	ldrb	r3, [r3, #0]
 8006888:	f003 030f 	and.w	r3, r3, #15
 800688c:	2101      	movs	r1, #1
 800688e:	fa01 f303 	lsl.w	r3, r1, r3
 8006892:	69f9      	ldr	r1, [r7, #28]
 8006894:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006898:	4313      	orrs	r3, r2
 800689a:	634b      	str	r3, [r1, #52]	@ 0x34
 800689c:	e13c      	b.n	8006b18 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800689e:	69fb      	ldr	r3, [r7, #28]
 80068a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068a4:	689b      	ldr	r3, [r3, #8]
 80068a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d110      	bne.n	80068d0 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80068ae:	69bb      	ldr	r3, [r7, #24]
 80068b0:	015a      	lsls	r2, r3, #5
 80068b2:	69fb      	ldr	r3, [r7, #28]
 80068b4:	4413      	add	r3, r2
 80068b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	69ba      	ldr	r2, [r7, #24]
 80068be:	0151      	lsls	r1, r2, #5
 80068c0:	69fa      	ldr	r2, [r7, #28]
 80068c2:	440a      	add	r2, r1
 80068c4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80068c8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80068cc:	6013      	str	r3, [r2, #0]
 80068ce:	e00f      	b.n	80068f0 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80068d0:	69bb      	ldr	r3, [r7, #24]
 80068d2:	015a      	lsls	r2, r3, #5
 80068d4:	69fb      	ldr	r3, [r7, #28]
 80068d6:	4413      	add	r3, r2
 80068d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	69ba      	ldr	r2, [r7, #24]
 80068e0:	0151      	lsls	r1, r2, #5
 80068e2:	69fa      	ldr	r2, [r7, #28]
 80068e4:	440a      	add	r2, r1
 80068e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80068ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80068ee:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	68d9      	ldr	r1, [r3, #12]
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	781a      	ldrb	r2, [r3, #0]
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	691b      	ldr	r3, [r3, #16]
 80068fc:	b298      	uxth	r0, r3
 80068fe:	79fb      	ldrb	r3, [r7, #7]
 8006900:	9300      	str	r3, [sp, #0]
 8006902:	4603      	mov	r3, r0
 8006904:	68f8      	ldr	r0, [r7, #12]
 8006906:	f000 f9b9 	bl	8006c7c <USB_WritePacket>
 800690a:	e105      	b.n	8006b18 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800690c:	69bb      	ldr	r3, [r7, #24]
 800690e:	015a      	lsls	r2, r3, #5
 8006910:	69fb      	ldr	r3, [r7, #28]
 8006912:	4413      	add	r3, r2
 8006914:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006918:	691b      	ldr	r3, [r3, #16]
 800691a:	69ba      	ldr	r2, [r7, #24]
 800691c:	0151      	lsls	r1, r2, #5
 800691e:	69fa      	ldr	r2, [r7, #28]
 8006920:	440a      	add	r2, r1
 8006922:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006926:	0cdb      	lsrs	r3, r3, #19
 8006928:	04db      	lsls	r3, r3, #19
 800692a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800692c:	69bb      	ldr	r3, [r7, #24]
 800692e:	015a      	lsls	r2, r3, #5
 8006930:	69fb      	ldr	r3, [r7, #28]
 8006932:	4413      	add	r3, r2
 8006934:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006938:	691b      	ldr	r3, [r3, #16]
 800693a:	69ba      	ldr	r2, [r7, #24]
 800693c:	0151      	lsls	r1, r2, #5
 800693e:	69fa      	ldr	r2, [r7, #28]
 8006940:	440a      	add	r2, r1
 8006942:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006946:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800694a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800694e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8006950:	69bb      	ldr	r3, [r7, #24]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d132      	bne.n	80069bc <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	691b      	ldr	r3, [r3, #16]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d003      	beq.n	8006966 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800695e:	68bb      	ldr	r3, [r7, #8]
 8006960:	689a      	ldr	r2, [r3, #8]
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	689a      	ldr	r2, [r3, #8]
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800696e:	69bb      	ldr	r3, [r7, #24]
 8006970:	015a      	lsls	r2, r3, #5
 8006972:	69fb      	ldr	r3, [r7, #28]
 8006974:	4413      	add	r3, r2
 8006976:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800697a:	691a      	ldr	r2, [r3, #16]
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	6a1b      	ldr	r3, [r3, #32]
 8006980:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006984:	69b9      	ldr	r1, [r7, #24]
 8006986:	0148      	lsls	r0, r1, #5
 8006988:	69f9      	ldr	r1, [r7, #28]
 800698a:	4401      	add	r1, r0
 800698c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006990:	4313      	orrs	r3, r2
 8006992:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006994:	69bb      	ldr	r3, [r7, #24]
 8006996:	015a      	lsls	r2, r3, #5
 8006998:	69fb      	ldr	r3, [r7, #28]
 800699a:	4413      	add	r3, r2
 800699c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069a0:	691b      	ldr	r3, [r3, #16]
 80069a2:	69ba      	ldr	r2, [r7, #24]
 80069a4:	0151      	lsls	r1, r2, #5
 80069a6:	69fa      	ldr	r2, [r7, #28]
 80069a8:	440a      	add	r2, r1
 80069aa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80069ae:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80069b2:	6113      	str	r3, [r2, #16]
 80069b4:	e062      	b.n	8006a7c <USB_EPStartXfer+0x490>
 80069b6:	bf00      	nop
 80069b8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	691b      	ldr	r3, [r3, #16]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d123      	bne.n	8006a0c <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80069c4:	69bb      	ldr	r3, [r7, #24]
 80069c6:	015a      	lsls	r2, r3, #5
 80069c8:	69fb      	ldr	r3, [r7, #28]
 80069ca:	4413      	add	r3, r2
 80069cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069d0:	691a      	ldr	r2, [r3, #16]
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	689b      	ldr	r3, [r3, #8]
 80069d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80069da:	69b9      	ldr	r1, [r7, #24]
 80069dc:	0148      	lsls	r0, r1, #5
 80069de:	69f9      	ldr	r1, [r7, #28]
 80069e0:	4401      	add	r1, r0
 80069e2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80069e6:	4313      	orrs	r3, r2
 80069e8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80069ea:	69bb      	ldr	r3, [r7, #24]
 80069ec:	015a      	lsls	r2, r3, #5
 80069ee:	69fb      	ldr	r3, [r7, #28]
 80069f0:	4413      	add	r3, r2
 80069f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069f6:	691b      	ldr	r3, [r3, #16]
 80069f8:	69ba      	ldr	r2, [r7, #24]
 80069fa:	0151      	lsls	r1, r2, #5
 80069fc:	69fa      	ldr	r2, [r7, #28]
 80069fe:	440a      	add	r2, r1
 8006a00:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006a04:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006a08:	6113      	str	r3, [r2, #16]
 8006a0a:	e037      	b.n	8006a7c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006a0c:	68bb      	ldr	r3, [r7, #8]
 8006a0e:	691a      	ldr	r2, [r3, #16]
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	4413      	add	r3, r2
 8006a16:	1e5a      	subs	r2, r3, #1
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	689b      	ldr	r3, [r3, #8]
 8006a1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a20:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	689b      	ldr	r3, [r3, #8]
 8006a26:	8afa      	ldrh	r2, [r7, #22]
 8006a28:	fb03 f202 	mul.w	r2, r3, r2
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006a30:	69bb      	ldr	r3, [r7, #24]
 8006a32:	015a      	lsls	r2, r3, #5
 8006a34:	69fb      	ldr	r3, [r7, #28]
 8006a36:	4413      	add	r3, r2
 8006a38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a3c:	691a      	ldr	r2, [r3, #16]
 8006a3e:	8afb      	ldrh	r3, [r7, #22]
 8006a40:	04d9      	lsls	r1, r3, #19
 8006a42:	4b38      	ldr	r3, [pc, #224]	@ (8006b24 <USB_EPStartXfer+0x538>)
 8006a44:	400b      	ands	r3, r1
 8006a46:	69b9      	ldr	r1, [r7, #24]
 8006a48:	0148      	lsls	r0, r1, #5
 8006a4a:	69f9      	ldr	r1, [r7, #28]
 8006a4c:	4401      	add	r1, r0
 8006a4e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006a52:	4313      	orrs	r3, r2
 8006a54:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006a56:	69bb      	ldr	r3, [r7, #24]
 8006a58:	015a      	lsls	r2, r3, #5
 8006a5a:	69fb      	ldr	r3, [r7, #28]
 8006a5c:	4413      	add	r3, r2
 8006a5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a62:	691a      	ldr	r2, [r3, #16]
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	6a1b      	ldr	r3, [r3, #32]
 8006a68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a6c:	69b9      	ldr	r1, [r7, #24]
 8006a6e:	0148      	lsls	r0, r1, #5
 8006a70:	69f9      	ldr	r1, [r7, #28]
 8006a72:	4401      	add	r1, r0
 8006a74:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8006a7c:	79fb      	ldrb	r3, [r7, #7]
 8006a7e:	2b01      	cmp	r3, #1
 8006a80:	d10d      	bne.n	8006a9e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	68db      	ldr	r3, [r3, #12]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d009      	beq.n	8006a9e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	68d9      	ldr	r1, [r3, #12]
 8006a8e:	69bb      	ldr	r3, [r7, #24]
 8006a90:	015a      	lsls	r2, r3, #5
 8006a92:	69fb      	ldr	r3, [r7, #28]
 8006a94:	4413      	add	r3, r2
 8006a96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a9a:	460a      	mov	r2, r1
 8006a9c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006a9e:	68bb      	ldr	r3, [r7, #8]
 8006aa0:	791b      	ldrb	r3, [r3, #4]
 8006aa2:	2b01      	cmp	r3, #1
 8006aa4:	d128      	bne.n	8006af8 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006aa6:	69fb      	ldr	r3, [r7, #28]
 8006aa8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006aac:	689b      	ldr	r3, [r3, #8]
 8006aae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d110      	bne.n	8006ad8 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006ab6:	69bb      	ldr	r3, [r7, #24]
 8006ab8:	015a      	lsls	r2, r3, #5
 8006aba:	69fb      	ldr	r3, [r7, #28]
 8006abc:	4413      	add	r3, r2
 8006abe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	69ba      	ldr	r2, [r7, #24]
 8006ac6:	0151      	lsls	r1, r2, #5
 8006ac8:	69fa      	ldr	r2, [r7, #28]
 8006aca:	440a      	add	r2, r1
 8006acc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ad0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006ad4:	6013      	str	r3, [r2, #0]
 8006ad6:	e00f      	b.n	8006af8 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006ad8:	69bb      	ldr	r3, [r7, #24]
 8006ada:	015a      	lsls	r2, r3, #5
 8006adc:	69fb      	ldr	r3, [r7, #28]
 8006ade:	4413      	add	r3, r2
 8006ae0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	69ba      	ldr	r2, [r7, #24]
 8006ae8:	0151      	lsls	r1, r2, #5
 8006aea:	69fa      	ldr	r2, [r7, #28]
 8006aec:	440a      	add	r2, r1
 8006aee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006af2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006af6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006af8:	69bb      	ldr	r3, [r7, #24]
 8006afa:	015a      	lsls	r2, r3, #5
 8006afc:	69fb      	ldr	r3, [r7, #28]
 8006afe:	4413      	add	r3, r2
 8006b00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	69ba      	ldr	r2, [r7, #24]
 8006b08:	0151      	lsls	r1, r2, #5
 8006b0a:	69fa      	ldr	r2, [r7, #28]
 8006b0c:	440a      	add	r2, r1
 8006b0e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b12:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006b16:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006b18:	2300      	movs	r3, #0
}
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	3720      	adds	r7, #32
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	bd80      	pop	{r7, pc}
 8006b22:	bf00      	nop
 8006b24:	1ff80000 	.word	0x1ff80000

08006b28 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b087      	sub	sp, #28
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
 8006b30:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006b32:	2300      	movs	r3, #0
 8006b34:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006b36:	2300      	movs	r3, #0
 8006b38:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	785b      	ldrb	r3, [r3, #1]
 8006b42:	2b01      	cmp	r3, #1
 8006b44:	d14a      	bne.n	8006bdc <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	781b      	ldrb	r3, [r3, #0]
 8006b4a:	015a      	lsls	r2, r3, #5
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	4413      	add	r3, r2
 8006b50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006b5a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006b5e:	f040 8086 	bne.w	8006c6e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	781b      	ldrb	r3, [r3, #0]
 8006b66:	015a      	lsls	r2, r3, #5
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	4413      	add	r3, r2
 8006b6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	683a      	ldr	r2, [r7, #0]
 8006b74:	7812      	ldrb	r2, [r2, #0]
 8006b76:	0151      	lsls	r1, r2, #5
 8006b78:	693a      	ldr	r2, [r7, #16]
 8006b7a:	440a      	add	r2, r1
 8006b7c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b80:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006b84:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	781b      	ldrb	r3, [r3, #0]
 8006b8a:	015a      	lsls	r2, r3, #5
 8006b8c:	693b      	ldr	r3, [r7, #16]
 8006b8e:	4413      	add	r3, r2
 8006b90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	683a      	ldr	r2, [r7, #0]
 8006b98:	7812      	ldrb	r2, [r2, #0]
 8006b9a:	0151      	lsls	r1, r2, #5
 8006b9c:	693a      	ldr	r2, [r7, #16]
 8006b9e:	440a      	add	r2, r1
 8006ba0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ba4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006ba8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	3301      	adds	r3, #1
 8006bae:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d902      	bls.n	8006bc0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006bba:	2301      	movs	r3, #1
 8006bbc:	75fb      	strb	r3, [r7, #23]
          break;
 8006bbe:	e056      	b.n	8006c6e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	781b      	ldrb	r3, [r3, #0]
 8006bc4:	015a      	lsls	r2, r3, #5
 8006bc6:	693b      	ldr	r3, [r7, #16]
 8006bc8:	4413      	add	r3, r2
 8006bca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006bd4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006bd8:	d0e7      	beq.n	8006baa <USB_EPStopXfer+0x82>
 8006bda:	e048      	b.n	8006c6e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	781b      	ldrb	r3, [r3, #0]
 8006be0:	015a      	lsls	r2, r3, #5
 8006be2:	693b      	ldr	r3, [r7, #16]
 8006be4:	4413      	add	r3, r2
 8006be6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006bf0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006bf4:	d13b      	bne.n	8006c6e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	781b      	ldrb	r3, [r3, #0]
 8006bfa:	015a      	lsls	r2, r3, #5
 8006bfc:	693b      	ldr	r3, [r7, #16]
 8006bfe:	4413      	add	r3, r2
 8006c00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	683a      	ldr	r2, [r7, #0]
 8006c08:	7812      	ldrb	r2, [r2, #0]
 8006c0a:	0151      	lsls	r1, r2, #5
 8006c0c:	693a      	ldr	r2, [r7, #16]
 8006c0e:	440a      	add	r2, r1
 8006c10:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c14:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006c18:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	781b      	ldrb	r3, [r3, #0]
 8006c1e:	015a      	lsls	r2, r3, #5
 8006c20:	693b      	ldr	r3, [r7, #16]
 8006c22:	4413      	add	r3, r2
 8006c24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	683a      	ldr	r2, [r7, #0]
 8006c2c:	7812      	ldrb	r2, [r2, #0]
 8006c2e:	0151      	lsls	r1, r2, #5
 8006c30:	693a      	ldr	r2, [r7, #16]
 8006c32:	440a      	add	r2, r1
 8006c34:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c38:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006c3c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	3301      	adds	r3, #1
 8006c42:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d902      	bls.n	8006c54 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8006c4e:	2301      	movs	r3, #1
 8006c50:	75fb      	strb	r3, [r7, #23]
          break;
 8006c52:	e00c      	b.n	8006c6e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	781b      	ldrb	r3, [r3, #0]
 8006c58:	015a      	lsls	r2, r3, #5
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	4413      	add	r3, r2
 8006c5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006c68:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006c6c:	d0e7      	beq.n	8006c3e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8006c6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c70:	4618      	mov	r0, r3
 8006c72:	371c      	adds	r7, #28
 8006c74:	46bd      	mov	sp, r7
 8006c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7a:	4770      	bx	lr

08006c7c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b089      	sub	sp, #36	@ 0x24
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	60f8      	str	r0, [r7, #12]
 8006c84:	60b9      	str	r1, [r7, #8]
 8006c86:	4611      	mov	r1, r2
 8006c88:	461a      	mov	r2, r3
 8006c8a:	460b      	mov	r3, r1
 8006c8c:	71fb      	strb	r3, [r7, #7]
 8006c8e:	4613      	mov	r3, r2
 8006c90:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006c9a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d123      	bne.n	8006cea <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006ca2:	88bb      	ldrh	r3, [r7, #4]
 8006ca4:	3303      	adds	r3, #3
 8006ca6:	089b      	lsrs	r3, r3, #2
 8006ca8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006caa:	2300      	movs	r3, #0
 8006cac:	61bb      	str	r3, [r7, #24]
 8006cae:	e018      	b.n	8006ce2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006cb0:	79fb      	ldrb	r3, [r7, #7]
 8006cb2:	031a      	lsls	r2, r3, #12
 8006cb4:	697b      	ldr	r3, [r7, #20]
 8006cb6:	4413      	add	r3, r2
 8006cb8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006cbc:	461a      	mov	r2, r3
 8006cbe:	69fb      	ldr	r3, [r7, #28]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006cc4:	69fb      	ldr	r3, [r7, #28]
 8006cc6:	3301      	adds	r3, #1
 8006cc8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006cca:	69fb      	ldr	r3, [r7, #28]
 8006ccc:	3301      	adds	r3, #1
 8006cce:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006cd0:	69fb      	ldr	r3, [r7, #28]
 8006cd2:	3301      	adds	r3, #1
 8006cd4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006cd6:	69fb      	ldr	r3, [r7, #28]
 8006cd8:	3301      	adds	r3, #1
 8006cda:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006cdc:	69bb      	ldr	r3, [r7, #24]
 8006cde:	3301      	adds	r3, #1
 8006ce0:	61bb      	str	r3, [r7, #24]
 8006ce2:	69ba      	ldr	r2, [r7, #24]
 8006ce4:	693b      	ldr	r3, [r7, #16]
 8006ce6:	429a      	cmp	r2, r3
 8006ce8:	d3e2      	bcc.n	8006cb0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006cea:	2300      	movs	r3, #0
}
 8006cec:	4618      	mov	r0, r3
 8006cee:	3724      	adds	r7, #36	@ 0x24
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf6:	4770      	bx	lr

08006cf8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b08b      	sub	sp, #44	@ 0x2c
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	60f8      	str	r0, [r7, #12]
 8006d00:	60b9      	str	r1, [r7, #8]
 8006d02:	4613      	mov	r3, r2
 8006d04:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006d0e:	88fb      	ldrh	r3, [r7, #6]
 8006d10:	089b      	lsrs	r3, r3, #2
 8006d12:	b29b      	uxth	r3, r3
 8006d14:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006d16:	88fb      	ldrh	r3, [r7, #6]
 8006d18:	f003 0303 	and.w	r3, r3, #3
 8006d1c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006d1e:	2300      	movs	r3, #0
 8006d20:	623b      	str	r3, [r7, #32]
 8006d22:	e014      	b.n	8006d4e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006d24:	69bb      	ldr	r3, [r7, #24]
 8006d26:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d2a:	681a      	ldr	r2, [r3, #0]
 8006d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d2e:	601a      	str	r2, [r3, #0]
    pDest++;
 8006d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d32:	3301      	adds	r3, #1
 8006d34:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d38:	3301      	adds	r3, #1
 8006d3a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d3e:	3301      	adds	r3, #1
 8006d40:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d44:	3301      	adds	r3, #1
 8006d46:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006d48:	6a3b      	ldr	r3, [r7, #32]
 8006d4a:	3301      	adds	r3, #1
 8006d4c:	623b      	str	r3, [r7, #32]
 8006d4e:	6a3a      	ldr	r2, [r7, #32]
 8006d50:	697b      	ldr	r3, [r7, #20]
 8006d52:	429a      	cmp	r2, r3
 8006d54:	d3e6      	bcc.n	8006d24 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006d56:	8bfb      	ldrh	r3, [r7, #30]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d01e      	beq.n	8006d9a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006d60:	69bb      	ldr	r3, [r7, #24]
 8006d62:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d66:	461a      	mov	r2, r3
 8006d68:	f107 0310 	add.w	r3, r7, #16
 8006d6c:	6812      	ldr	r2, [r2, #0]
 8006d6e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006d70:	693a      	ldr	r2, [r7, #16]
 8006d72:	6a3b      	ldr	r3, [r7, #32]
 8006d74:	b2db      	uxtb	r3, r3
 8006d76:	00db      	lsls	r3, r3, #3
 8006d78:	fa22 f303 	lsr.w	r3, r2, r3
 8006d7c:	b2da      	uxtb	r2, r3
 8006d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d80:	701a      	strb	r2, [r3, #0]
      i++;
 8006d82:	6a3b      	ldr	r3, [r7, #32]
 8006d84:	3301      	adds	r3, #1
 8006d86:	623b      	str	r3, [r7, #32]
      pDest++;
 8006d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d8a:	3301      	adds	r3, #1
 8006d8c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006d8e:	8bfb      	ldrh	r3, [r7, #30]
 8006d90:	3b01      	subs	r3, #1
 8006d92:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006d94:	8bfb      	ldrh	r3, [r7, #30]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d1ea      	bne.n	8006d70 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	372c      	adds	r7, #44	@ 0x2c
 8006da0:	46bd      	mov	sp, r7
 8006da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da6:	4770      	bx	lr

08006da8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006da8:	b480      	push	{r7}
 8006daa:	b085      	sub	sp, #20
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
 8006db0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	781b      	ldrb	r3, [r3, #0]
 8006dba:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	785b      	ldrb	r3, [r3, #1]
 8006dc0:	2b01      	cmp	r3, #1
 8006dc2:	d12c      	bne.n	8006e1e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006dc4:	68bb      	ldr	r3, [r7, #8]
 8006dc6:	015a      	lsls	r2, r3, #5
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	4413      	add	r3, r2
 8006dcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	db12      	blt.n	8006dfc <USB_EPSetStall+0x54>
 8006dd6:	68bb      	ldr	r3, [r7, #8]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d00f      	beq.n	8006dfc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	015a      	lsls	r2, r3, #5
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	4413      	add	r3, r2
 8006de4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	68ba      	ldr	r2, [r7, #8]
 8006dec:	0151      	lsls	r1, r2, #5
 8006dee:	68fa      	ldr	r2, [r7, #12]
 8006df0:	440a      	add	r2, r1
 8006df2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006df6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006dfa:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	015a      	lsls	r2, r3, #5
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	4413      	add	r3, r2
 8006e04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	68ba      	ldr	r2, [r7, #8]
 8006e0c:	0151      	lsls	r1, r2, #5
 8006e0e:	68fa      	ldr	r2, [r7, #12]
 8006e10:	440a      	add	r2, r1
 8006e12:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e16:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006e1a:	6013      	str	r3, [r2, #0]
 8006e1c:	e02b      	b.n	8006e76 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	015a      	lsls	r2, r3, #5
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	4413      	add	r3, r2
 8006e26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	db12      	blt.n	8006e56 <USB_EPSetStall+0xae>
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d00f      	beq.n	8006e56 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	015a      	lsls	r2, r3, #5
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	4413      	add	r3, r2
 8006e3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	68ba      	ldr	r2, [r7, #8]
 8006e46:	0151      	lsls	r1, r2, #5
 8006e48:	68fa      	ldr	r2, [r7, #12]
 8006e4a:	440a      	add	r2, r1
 8006e4c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e50:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006e54:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	015a      	lsls	r2, r3, #5
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	4413      	add	r3, r2
 8006e5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	68ba      	ldr	r2, [r7, #8]
 8006e66:	0151      	lsls	r1, r2, #5
 8006e68:	68fa      	ldr	r2, [r7, #12]
 8006e6a:	440a      	add	r2, r1
 8006e6c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e70:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006e74:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006e76:	2300      	movs	r3, #0
}
 8006e78:	4618      	mov	r0, r3
 8006e7a:	3714      	adds	r7, #20
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e82:	4770      	bx	lr

08006e84 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006e84:	b480      	push	{r7}
 8006e86:	b085      	sub	sp, #20
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
 8006e8c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	781b      	ldrb	r3, [r3, #0]
 8006e96:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	785b      	ldrb	r3, [r3, #1]
 8006e9c:	2b01      	cmp	r3, #1
 8006e9e:	d128      	bne.n	8006ef2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006ea0:	68bb      	ldr	r3, [r7, #8]
 8006ea2:	015a      	lsls	r2, r3, #5
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	4413      	add	r3, r2
 8006ea8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	68ba      	ldr	r2, [r7, #8]
 8006eb0:	0151      	lsls	r1, r2, #5
 8006eb2:	68fa      	ldr	r2, [r7, #12]
 8006eb4:	440a      	add	r2, r1
 8006eb6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006eba:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006ebe:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	791b      	ldrb	r3, [r3, #4]
 8006ec4:	2b03      	cmp	r3, #3
 8006ec6:	d003      	beq.n	8006ed0 <USB_EPClearStall+0x4c>
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	791b      	ldrb	r3, [r3, #4]
 8006ecc:	2b02      	cmp	r3, #2
 8006ece:	d138      	bne.n	8006f42 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	015a      	lsls	r2, r3, #5
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	4413      	add	r3, r2
 8006ed8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	68ba      	ldr	r2, [r7, #8]
 8006ee0:	0151      	lsls	r1, r2, #5
 8006ee2:	68fa      	ldr	r2, [r7, #12]
 8006ee4:	440a      	add	r2, r1
 8006ee6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006eea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006eee:	6013      	str	r3, [r2, #0]
 8006ef0:	e027      	b.n	8006f42 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	015a      	lsls	r2, r3, #5
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	4413      	add	r3, r2
 8006efa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	68ba      	ldr	r2, [r7, #8]
 8006f02:	0151      	lsls	r1, r2, #5
 8006f04:	68fa      	ldr	r2, [r7, #12]
 8006f06:	440a      	add	r2, r1
 8006f08:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f0c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006f10:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	791b      	ldrb	r3, [r3, #4]
 8006f16:	2b03      	cmp	r3, #3
 8006f18:	d003      	beq.n	8006f22 <USB_EPClearStall+0x9e>
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	791b      	ldrb	r3, [r3, #4]
 8006f1e:	2b02      	cmp	r3, #2
 8006f20:	d10f      	bne.n	8006f42 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	015a      	lsls	r2, r3, #5
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	4413      	add	r3, r2
 8006f2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	68ba      	ldr	r2, [r7, #8]
 8006f32:	0151      	lsls	r1, r2, #5
 8006f34:	68fa      	ldr	r2, [r7, #12]
 8006f36:	440a      	add	r2, r1
 8006f38:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006f3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f40:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006f42:	2300      	movs	r3, #0
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	3714      	adds	r7, #20
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4e:	4770      	bx	lr

08006f50 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006f50:	b480      	push	{r7}
 8006f52:	b085      	sub	sp, #20
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
 8006f58:	460b      	mov	r3, r1
 8006f5a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	68fa      	ldr	r2, [r7, #12]
 8006f6a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006f6e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006f72:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f7a:	681a      	ldr	r2, [r3, #0]
 8006f7c:	78fb      	ldrb	r3, [r7, #3]
 8006f7e:	011b      	lsls	r3, r3, #4
 8006f80:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8006f84:	68f9      	ldr	r1, [r7, #12]
 8006f86:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006f8a:	4313      	orrs	r3, r2
 8006f8c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006f8e:	2300      	movs	r3, #0
}
 8006f90:	4618      	mov	r0, r3
 8006f92:	3714      	adds	r7, #20
 8006f94:	46bd      	mov	sp, r7
 8006f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9a:	4770      	bx	lr

08006f9c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b085      	sub	sp, #20
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	68fa      	ldr	r2, [r7, #12]
 8006fb2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006fb6:	f023 0303 	bic.w	r3, r3, #3
 8006fba:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fc2:	685b      	ldr	r3, [r3, #4]
 8006fc4:	68fa      	ldr	r2, [r7, #12]
 8006fc6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006fca:	f023 0302 	bic.w	r3, r3, #2
 8006fce:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006fd0:	2300      	movs	r3, #0
}
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	3714      	adds	r7, #20
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fdc:	4770      	bx	lr

08006fde <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006fde:	b480      	push	{r7}
 8006fe0:	b085      	sub	sp, #20
 8006fe2:	af00      	add	r7, sp, #0
 8006fe4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	68fa      	ldr	r2, [r7, #12]
 8006ff4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006ff8:	f023 0303 	bic.w	r3, r3, #3
 8006ffc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007004:	685b      	ldr	r3, [r3, #4]
 8007006:	68fa      	ldr	r2, [r7, #12]
 8007008:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800700c:	f043 0302 	orr.w	r3, r3, #2
 8007010:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007012:	2300      	movs	r3, #0
}
 8007014:	4618      	mov	r0, r3
 8007016:	3714      	adds	r7, #20
 8007018:	46bd      	mov	sp, r7
 800701a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701e:	4770      	bx	lr

08007020 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007020:	b480      	push	{r7}
 8007022:	b085      	sub	sp, #20
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	695b      	ldr	r3, [r3, #20]
 800702c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	699b      	ldr	r3, [r3, #24]
 8007032:	68fa      	ldr	r2, [r7, #12]
 8007034:	4013      	ands	r3, r2
 8007036:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007038:	68fb      	ldr	r3, [r7, #12]
}
 800703a:	4618      	mov	r0, r3
 800703c:	3714      	adds	r7, #20
 800703e:	46bd      	mov	sp, r7
 8007040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007044:	4770      	bx	lr

08007046 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007046:	b480      	push	{r7}
 8007048:	b085      	sub	sp, #20
 800704a:	af00      	add	r7, sp, #0
 800704c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007058:	699b      	ldr	r3, [r3, #24]
 800705a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007062:	69db      	ldr	r3, [r3, #28]
 8007064:	68ba      	ldr	r2, [r7, #8]
 8007066:	4013      	ands	r3, r2
 8007068:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800706a:	68bb      	ldr	r3, [r7, #8]
 800706c:	0c1b      	lsrs	r3, r3, #16
}
 800706e:	4618      	mov	r0, r3
 8007070:	3714      	adds	r7, #20
 8007072:	46bd      	mov	sp, r7
 8007074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007078:	4770      	bx	lr

0800707a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800707a:	b480      	push	{r7}
 800707c:	b085      	sub	sp, #20
 800707e:	af00      	add	r7, sp, #0
 8007080:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800708c:	699b      	ldr	r3, [r3, #24]
 800708e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007096:	69db      	ldr	r3, [r3, #28]
 8007098:	68ba      	ldr	r2, [r7, #8]
 800709a:	4013      	ands	r3, r2
 800709c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	b29b      	uxth	r3, r3
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	3714      	adds	r7, #20
 80070a6:	46bd      	mov	sp, r7
 80070a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ac:	4770      	bx	lr

080070ae <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80070ae:	b480      	push	{r7}
 80070b0:	b085      	sub	sp, #20
 80070b2:	af00      	add	r7, sp, #0
 80070b4:	6078      	str	r0, [r7, #4]
 80070b6:	460b      	mov	r3, r1
 80070b8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80070be:	78fb      	ldrb	r3, [r7, #3]
 80070c0:	015a      	lsls	r2, r3, #5
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	4413      	add	r3, r2
 80070c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070ca:	689b      	ldr	r3, [r3, #8]
 80070cc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070d4:	695b      	ldr	r3, [r3, #20]
 80070d6:	68ba      	ldr	r2, [r7, #8]
 80070d8:	4013      	ands	r3, r2
 80070da:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80070dc:	68bb      	ldr	r3, [r7, #8]
}
 80070de:	4618      	mov	r0, r3
 80070e0:	3714      	adds	r7, #20
 80070e2:	46bd      	mov	sp, r7
 80070e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e8:	4770      	bx	lr

080070ea <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80070ea:	b480      	push	{r7}
 80070ec:	b087      	sub	sp, #28
 80070ee:	af00      	add	r7, sp, #0
 80070f0:	6078      	str	r0, [r7, #4]
 80070f2:	460b      	mov	r3, r1
 80070f4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80070fa:	697b      	ldr	r3, [r7, #20]
 80070fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007100:	691b      	ldr	r3, [r3, #16]
 8007102:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007104:	697b      	ldr	r3, [r7, #20]
 8007106:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800710a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800710c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800710e:	78fb      	ldrb	r3, [r7, #3]
 8007110:	f003 030f 	and.w	r3, r3, #15
 8007114:	68fa      	ldr	r2, [r7, #12]
 8007116:	fa22 f303 	lsr.w	r3, r2, r3
 800711a:	01db      	lsls	r3, r3, #7
 800711c:	b2db      	uxtb	r3, r3
 800711e:	693a      	ldr	r2, [r7, #16]
 8007120:	4313      	orrs	r3, r2
 8007122:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007124:	78fb      	ldrb	r3, [r7, #3]
 8007126:	015a      	lsls	r2, r3, #5
 8007128:	697b      	ldr	r3, [r7, #20]
 800712a:	4413      	add	r3, r2
 800712c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007130:	689b      	ldr	r3, [r3, #8]
 8007132:	693a      	ldr	r2, [r7, #16]
 8007134:	4013      	ands	r3, r2
 8007136:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007138:	68bb      	ldr	r3, [r7, #8]
}
 800713a:	4618      	mov	r0, r3
 800713c:	371c      	adds	r7, #28
 800713e:	46bd      	mov	sp, r7
 8007140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007144:	4770      	bx	lr

08007146 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007146:	b480      	push	{r7}
 8007148:	b083      	sub	sp, #12
 800714a:	af00      	add	r7, sp, #0
 800714c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	695b      	ldr	r3, [r3, #20]
 8007152:	f003 0301 	and.w	r3, r3, #1
}
 8007156:	4618      	mov	r0, r3
 8007158:	370c      	adds	r7, #12
 800715a:	46bd      	mov	sp, r7
 800715c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007160:	4770      	bx	lr

08007162 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8007162:	b480      	push	{r7}
 8007164:	b085      	sub	sp, #20
 8007166:	af00      	add	r7, sp, #0
 8007168:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	68fa      	ldr	r2, [r7, #12]
 8007178:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800717c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8007180:	f023 0307 	bic.w	r3, r3, #7
 8007184:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800718c:	685b      	ldr	r3, [r3, #4]
 800718e:	68fa      	ldr	r2, [r7, #12]
 8007190:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007194:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007198:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800719a:	2300      	movs	r3, #0
}
 800719c:	4618      	mov	r0, r3
 800719e:	3714      	adds	r7, #20
 80071a0:	46bd      	mov	sp, r7
 80071a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a6:	4770      	bx	lr

080071a8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b087      	sub	sp, #28
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	60f8      	str	r0, [r7, #12]
 80071b0:	460b      	mov	r3, r1
 80071b2:	607a      	str	r2, [r7, #4]
 80071b4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	333c      	adds	r3, #60	@ 0x3c
 80071be:	3304      	adds	r3, #4
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80071c4:	693b      	ldr	r3, [r7, #16]
 80071c6:	4a26      	ldr	r2, [pc, #152]	@ (8007260 <USB_EP0_OutStart+0xb8>)
 80071c8:	4293      	cmp	r3, r2
 80071ca:	d90a      	bls.n	80071e2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80071cc:	697b      	ldr	r3, [r7, #20]
 80071ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80071d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80071dc:	d101      	bne.n	80071e2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80071de:	2300      	movs	r3, #0
 80071e0:	e037      	b.n	8007252 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071e8:	461a      	mov	r2, r3
 80071ea:	2300      	movs	r3, #0
 80071ec:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80071ee:	697b      	ldr	r3, [r7, #20]
 80071f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071f4:	691b      	ldr	r3, [r3, #16]
 80071f6:	697a      	ldr	r2, [r7, #20]
 80071f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80071fc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007200:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007208:	691b      	ldr	r3, [r3, #16]
 800720a:	697a      	ldr	r2, [r7, #20]
 800720c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007210:	f043 0318 	orr.w	r3, r3, #24
 8007214:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007216:	697b      	ldr	r3, [r7, #20]
 8007218:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800721c:	691b      	ldr	r3, [r3, #16]
 800721e:	697a      	ldr	r2, [r7, #20]
 8007220:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007224:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8007228:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800722a:	7afb      	ldrb	r3, [r7, #11]
 800722c:	2b01      	cmp	r3, #1
 800722e:	d10f      	bne.n	8007250 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007236:	461a      	mov	r2, r3
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800723c:	697b      	ldr	r3, [r7, #20]
 800723e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	697a      	ldr	r2, [r7, #20]
 8007246:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800724a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800724e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007250:	2300      	movs	r3, #0
}
 8007252:	4618      	mov	r0, r3
 8007254:	371c      	adds	r7, #28
 8007256:	46bd      	mov	sp, r7
 8007258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725c:	4770      	bx	lr
 800725e:	bf00      	nop
 8007260:	4f54300a 	.word	0x4f54300a

08007264 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007264:	b480      	push	{r7}
 8007266:	b085      	sub	sp, #20
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800726c:	2300      	movs	r3, #0
 800726e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	3301      	adds	r3, #1
 8007274:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800727c:	d901      	bls.n	8007282 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800727e:	2303      	movs	r3, #3
 8007280:	e022      	b.n	80072c8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	691b      	ldr	r3, [r3, #16]
 8007286:	2b00      	cmp	r3, #0
 8007288:	daf2      	bge.n	8007270 <USB_CoreReset+0xc>

  count = 10U;
 800728a:	230a      	movs	r3, #10
 800728c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800728e:	e002      	b.n	8007296 <USB_CoreReset+0x32>
  {
    count--;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	3b01      	subs	r3, #1
 8007294:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d1f9      	bne.n	8007290 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	691b      	ldr	r3, [r3, #16]
 80072a0:	f043 0201 	orr.w	r2, r3, #1
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	3301      	adds	r3, #1
 80072ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80072b4:	d901      	bls.n	80072ba <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80072b6:	2303      	movs	r3, #3
 80072b8:	e006      	b.n	80072c8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	691b      	ldr	r3, [r3, #16]
 80072be:	f003 0301 	and.w	r3, r3, #1
 80072c2:	2b01      	cmp	r3, #1
 80072c4:	d0f0      	beq.n	80072a8 <USB_CoreReset+0x44>

  return HAL_OK;
 80072c6:	2300      	movs	r3, #0
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	3714      	adds	r7, #20
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	4770      	bx	lr

080072d4 <USBD_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b084      	sub	sp, #16
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
 80072dc:	460b      	mov	r3, r1
 80072de:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  USBD_HID_HandleTypeDef *hhid;

  hhid = (USBD_HID_HandleTypeDef *)USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 80072e0:	2010      	movs	r0, #16
 80072e2:	f002 f943 	bl	800956c <USBD_static_malloc>
 80072e6:	60f8      	str	r0, [r7, #12]

  if (hhid == NULL)
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d109      	bne.n	8007302 <USBD_HID_Init+0x2e>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	32b0      	adds	r2, #176	@ 0xb0
 80072f8:	2100      	movs	r1, #0
 80072fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80072fe:	2302      	movs	r3, #2
 8007300:	e048      	b.n	8007394 <USBD_HID_Init+0xc0>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hhid;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	32b0      	adds	r2, #176	@ 0xb0
 800730c:	68f9      	ldr	r1, [r7, #12]
 800730e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	32b0      	adds	r2, #176	@ 0xb0
 800731c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	7c1b      	ldrb	r3, [r3, #16]
 800732a:	2b00      	cmp	r3, #0
 800732c:	d10d      	bne.n	800734a <USBD_HID_Init+0x76>
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_HS_BINTERVAL;
 800732e:	4b1b      	ldr	r3, [pc, #108]	@ (800739c <USBD_HID_Init+0xc8>)
 8007330:	781b      	ldrb	r3, [r3, #0]
 8007332:	f003 020f 	and.w	r2, r3, #15
 8007336:	6879      	ldr	r1, [r7, #4]
 8007338:	4613      	mov	r3, r2
 800733a:	009b      	lsls	r3, r3, #2
 800733c:	4413      	add	r3, r2
 800733e:	009b      	lsls	r3, r3, #2
 8007340:	440b      	add	r3, r1
 8007342:	331c      	adds	r3, #28
 8007344:	2207      	movs	r2, #7
 8007346:	601a      	str	r2, [r3, #0]
 8007348:	e00c      	b.n	8007364 <USBD_HID_Init+0x90>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_FS_BINTERVAL;
 800734a:	4b14      	ldr	r3, [pc, #80]	@ (800739c <USBD_HID_Init+0xc8>)
 800734c:	781b      	ldrb	r3, [r3, #0]
 800734e:	f003 020f 	and.w	r2, r3, #15
 8007352:	6879      	ldr	r1, [r7, #4]
 8007354:	4613      	mov	r3, r2
 8007356:	009b      	lsls	r3, r3, #2
 8007358:	4413      	add	r3, r2
 800735a:	009b      	lsls	r3, r3, #2
 800735c:	440b      	add	r3, r1
 800735e:	331c      	adds	r3, #28
 8007360:	220a      	movs	r2, #10
 8007362:	601a      	str	r2, [r3, #0]
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, HIDInEpAdd, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 8007364:	4b0d      	ldr	r3, [pc, #52]	@ (800739c <USBD_HID_Init+0xc8>)
 8007366:	7819      	ldrb	r1, [r3, #0]
 8007368:	2304      	movs	r3, #4
 800736a:	2203      	movs	r2, #3
 800736c:	6878      	ldr	r0, [r7, #4]
 800736e:	f001 ffec 	bl	800934a <USBD_LL_OpenEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 1U;
 8007372:	4b0a      	ldr	r3, [pc, #40]	@ (800739c <USBD_HID_Init+0xc8>)
 8007374:	781b      	ldrb	r3, [r3, #0]
 8007376:	f003 020f 	and.w	r2, r3, #15
 800737a:	6879      	ldr	r1, [r7, #4]
 800737c:	4613      	mov	r3, r2
 800737e:	009b      	lsls	r3, r3, #2
 8007380:	4413      	add	r3, r2
 8007382:	009b      	lsls	r3, r3, #2
 8007384:	440b      	add	r3, r1
 8007386:	3323      	adds	r3, #35	@ 0x23
 8007388:	2201      	movs	r2, #1
 800738a:	701a      	strb	r2, [r3, #0]

  hhid->state = USBD_HID_IDLE;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	2200      	movs	r2, #0
 8007390:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 8007392:	2300      	movs	r3, #0
}
 8007394:	4618      	mov	r0, r3
 8007396:	3710      	adds	r7, #16
 8007398:	46bd      	mov	sp, r7
 800739a:	bd80      	pop	{r7, pc}
 800739c:	200000ce 	.word	0x200000ce

080073a0 <USBD_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b082      	sub	sp, #8
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
 80073a8:	460b      	mov	r3, r1
 80073aa:	70fb      	strb	r3, [r7, #3]
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close HID EPs */
  (void)USBD_LL_CloseEP(pdev, HIDInEpAdd);
 80073ac:	4b1f      	ldr	r3, [pc, #124]	@ (800742c <USBD_HID_DeInit+0x8c>)
 80073ae:	781b      	ldrb	r3, [r3, #0]
 80073b0:	4619      	mov	r1, r3
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f001 ffef 	bl	8009396 <USBD_LL_CloseEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 0U;
 80073b8:	4b1c      	ldr	r3, [pc, #112]	@ (800742c <USBD_HID_DeInit+0x8c>)
 80073ba:	781b      	ldrb	r3, [r3, #0]
 80073bc:	f003 020f 	and.w	r2, r3, #15
 80073c0:	6879      	ldr	r1, [r7, #4]
 80073c2:	4613      	mov	r3, r2
 80073c4:	009b      	lsls	r3, r3, #2
 80073c6:	4413      	add	r3, r2
 80073c8:	009b      	lsls	r3, r3, #2
 80073ca:	440b      	add	r3, r1
 80073cc:	3323      	adds	r3, #35	@ 0x23
 80073ce:	2200      	movs	r2, #0
 80073d0:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = 0U;
 80073d2:	4b16      	ldr	r3, [pc, #88]	@ (800742c <USBD_HID_DeInit+0x8c>)
 80073d4:	781b      	ldrb	r3, [r3, #0]
 80073d6:	f003 020f 	and.w	r2, r3, #15
 80073da:	6879      	ldr	r1, [r7, #4]
 80073dc:	4613      	mov	r3, r2
 80073de:	009b      	lsls	r3, r3, #2
 80073e0:	4413      	add	r3, r2
 80073e2:	009b      	lsls	r3, r3, #2
 80073e4:	440b      	add	r3, r1
 80073e6:	331c      	adds	r3, #28
 80073e8:	2200      	movs	r2, #0
 80073ea:	601a      	str	r2, [r3, #0]

  /* Free allocated memory */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	32b0      	adds	r2, #176	@ 0xb0
 80073f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d011      	beq.n	8007422 <USBD_HID_DeInit+0x82>
  {
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	32b0      	adds	r2, #176	@ 0xb0
 8007408:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800740c:	4618      	mov	r0, r3
 800740e:	f002 f8bb 	bl	8009588 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	32b0      	adds	r2, #176	@ 0xb0
 800741c:	2100      	movs	r1, #0
 800741e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return (uint8_t)USBD_OK;
 8007422:	2300      	movs	r3, #0
}
 8007424:	4618      	mov	r0, r3
 8007426:	3708      	adds	r7, #8
 8007428:	46bd      	mov	sp, r7
 800742a:	bd80      	pop	{r7, pc}
 800742c:	200000ce 	.word	0x200000ce

08007430 <USBD_HID_Setup>:
  * @param  pdev: instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_HID_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007430:	b580      	push	{r7, lr}
 8007432:	b086      	sub	sp, #24
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
 8007438:	6039      	str	r1, [r7, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	32b0      	adds	r2, #176	@ 0xb0
 8007444:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007448:	60fb      	str	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800744a:	2300      	movs	r3, #0
 800744c:	75fb      	strb	r3, [r7, #23]
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 800744e:	2300      	movs	r3, #0
 8007450:	817b      	strh	r3, [r7, #10]

  if (hhid == NULL)
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d101      	bne.n	800745c <USBD_HID_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 8007458:	2303      	movs	r3, #3
 800745a:	e0e8      	b.n	800762e <USBD_HID_Setup+0x1fe>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	781b      	ldrb	r3, [r3, #0]
 8007460:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007464:	2b00      	cmp	r3, #0
 8007466:	d046      	beq.n	80074f6 <USBD_HID_Setup+0xc6>
 8007468:	2b20      	cmp	r3, #32
 800746a:	f040 80d8 	bne.w	800761e <USBD_HID_Setup+0x1ee>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	785b      	ldrb	r3, [r3, #1]
 8007472:	3b02      	subs	r3, #2
 8007474:	2b09      	cmp	r3, #9
 8007476:	d836      	bhi.n	80074e6 <USBD_HID_Setup+0xb6>
 8007478:	a201      	add	r2, pc, #4	@ (adr r2, 8007480 <USBD_HID_Setup+0x50>)
 800747a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800747e:	bf00      	nop
 8007480:	080074d7 	.word	0x080074d7
 8007484:	080074b7 	.word	0x080074b7
 8007488:	080074e7 	.word	0x080074e7
 800748c:	080074e7 	.word	0x080074e7
 8007490:	080074e7 	.word	0x080074e7
 8007494:	080074e7 	.word	0x080074e7
 8007498:	080074e7 	.word	0x080074e7
 800749c:	080074e7 	.word	0x080074e7
 80074a0:	080074c5 	.word	0x080074c5
 80074a4:	080074a9 	.word	0x080074a9
      {
        case USBD_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	885b      	ldrh	r3, [r3, #2]
 80074ac:	b2db      	uxtb	r3, r3
 80074ae:	461a      	mov	r2, r3
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	601a      	str	r2, [r3, #0]
          break;
 80074b4:	e01e      	b.n	80074f4 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_GET_PROTOCOL:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	2201      	movs	r2, #1
 80074ba:	4619      	mov	r1, r3
 80074bc:	6878      	ldr	r0, [r7, #4]
 80074be:	f001 fbfb 	bl	8008cb8 <USBD_CtlSendData>
          break;
 80074c2:	e017      	b.n	80074f4 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	885b      	ldrh	r3, [r3, #2]
 80074c8:	0a1b      	lsrs	r3, r3, #8
 80074ca:	b29b      	uxth	r3, r3
 80074cc:	b2db      	uxtb	r3, r3
 80074ce:	461a      	mov	r2, r3
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	605a      	str	r2, [r3, #4]
          break;
 80074d4:	e00e      	b.n	80074f4 <USBD_HID_Setup+0xc4>

        case USBD_HID_REQ_GET_IDLE:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	3304      	adds	r3, #4
 80074da:	2201      	movs	r2, #1
 80074dc:	4619      	mov	r1, r3
 80074de:	6878      	ldr	r0, [r7, #4]
 80074e0:	f001 fbea 	bl	8008cb8 <USBD_CtlSendData>
          break;
 80074e4:	e006      	b.n	80074f4 <USBD_HID_Setup+0xc4>

        default:
          USBD_CtlError(pdev, req);
 80074e6:	6839      	ldr	r1, [r7, #0]
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f001 fb68 	bl	8008bbe <USBD_CtlError>
          ret = USBD_FAIL;
 80074ee:	2303      	movs	r3, #3
 80074f0:	75fb      	strb	r3, [r7, #23]
          break;
 80074f2:	bf00      	nop
      }
      break;
 80074f4:	e09a      	b.n	800762c <USBD_HID_Setup+0x1fc>
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	785b      	ldrb	r3, [r3, #1]
 80074fa:	2b0b      	cmp	r3, #11
 80074fc:	f200 8086 	bhi.w	800760c <USBD_HID_Setup+0x1dc>
 8007500:	a201      	add	r2, pc, #4	@ (adr r2, 8007508 <USBD_HID_Setup+0xd8>)
 8007502:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007506:	bf00      	nop
 8007508:	08007539 	.word	0x08007539
 800750c:	0800761b 	.word	0x0800761b
 8007510:	0800760d 	.word	0x0800760d
 8007514:	0800760d 	.word	0x0800760d
 8007518:	0800760d 	.word	0x0800760d
 800751c:	0800760d 	.word	0x0800760d
 8007520:	08007563 	.word	0x08007563
 8007524:	0800760d 	.word	0x0800760d
 8007528:	0800760d 	.word	0x0800760d
 800752c:	0800760d 	.word	0x0800760d
 8007530:	080075bb 	.word	0x080075bb
 8007534:	080075e5 	.word	0x080075e5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800753e:	b2db      	uxtb	r3, r3
 8007540:	2b03      	cmp	r3, #3
 8007542:	d107      	bne.n	8007554 <USBD_HID_Setup+0x124>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007544:	f107 030a 	add.w	r3, r7, #10
 8007548:	2202      	movs	r2, #2
 800754a:	4619      	mov	r1, r3
 800754c:	6878      	ldr	r0, [r7, #4]
 800754e:	f001 fbb3 	bl	8008cb8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007552:	e063      	b.n	800761c <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8007554:	6839      	ldr	r1, [r7, #0]
 8007556:	6878      	ldr	r0, [r7, #4]
 8007558:	f001 fb31 	bl	8008bbe <USBD_CtlError>
            ret = USBD_FAIL;
 800755c:	2303      	movs	r3, #3
 800755e:	75fb      	strb	r3, [r7, #23]
          break;
 8007560:	e05c      	b.n	800761c <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == HID_REPORT_DESC)
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	885b      	ldrh	r3, [r3, #2]
 8007566:	0a1b      	lsrs	r3, r3, #8
 8007568:	b29b      	uxth	r3, r3
 800756a:	2b22      	cmp	r3, #34	@ 0x22
 800756c:	d108      	bne.n	8007580 <USBD_HID_Setup+0x150>
          {
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	88db      	ldrh	r3, [r3, #6]
 8007572:	2b4a      	cmp	r3, #74	@ 0x4a
 8007574:	bf28      	it	cs
 8007576:	234a      	movcs	r3, #74	@ 0x4a
 8007578:	82bb      	strh	r3, [r7, #20]
            pbuf = HID_MOUSE_ReportDesc;
 800757a:	4b2f      	ldr	r3, [pc, #188]	@ (8007638 <USBD_HID_Setup+0x208>)
 800757c:	613b      	str	r3, [r7, #16]
 800757e:	e015      	b.n	80075ac <USBD_HID_Setup+0x17c>
          }
          else if ((req->wValue >> 8) == HID_DESCRIPTOR_TYPE)
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	885b      	ldrh	r3, [r3, #2]
 8007584:	0a1b      	lsrs	r3, r3, #8
 8007586:	b29b      	uxth	r3, r3
 8007588:	2b21      	cmp	r3, #33	@ 0x21
 800758a:	d108      	bne.n	800759e <USBD_HID_Setup+0x16e>
          {
            pbuf = USBD_HID_Desc;
 800758c:	4b2b      	ldr	r3, [pc, #172]	@ (800763c <USBD_HID_Setup+0x20c>)
 800758e:	613b      	str	r3, [r7, #16]
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	88db      	ldrh	r3, [r3, #6]
 8007594:	2b09      	cmp	r3, #9
 8007596:	bf28      	it	cs
 8007598:	2309      	movcs	r3, #9
 800759a:	82bb      	strh	r3, [r7, #20]
 800759c:	e006      	b.n	80075ac <USBD_HID_Setup+0x17c>
          }
          else
          {
            USBD_CtlError(pdev, req);
 800759e:	6839      	ldr	r1, [r7, #0]
 80075a0:	6878      	ldr	r0, [r7, #4]
 80075a2:	f001 fb0c 	bl	8008bbe <USBD_CtlError>
            ret = USBD_FAIL;
 80075a6:	2303      	movs	r3, #3
 80075a8:	75fb      	strb	r3, [r7, #23]
            break;
 80075aa:	e037      	b.n	800761c <USBD_HID_Setup+0x1ec>
          }
          (void)USBD_CtlSendData(pdev, pbuf, len);
 80075ac:	8abb      	ldrh	r3, [r7, #20]
 80075ae:	461a      	mov	r2, r3
 80075b0:	6939      	ldr	r1, [r7, #16]
 80075b2:	6878      	ldr	r0, [r7, #4]
 80075b4:	f001 fb80 	bl	8008cb8 <USBD_CtlSendData>
          break;
 80075b8:	e030      	b.n	800761c <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075c0:	b2db      	uxtb	r3, r3
 80075c2:	2b03      	cmp	r3, #3
 80075c4:	d107      	bne.n	80075d6 <USBD_HID_Setup+0x1a6>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	3308      	adds	r3, #8
 80075ca:	2201      	movs	r2, #1
 80075cc:	4619      	mov	r1, r3
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f001 fb72 	bl	8008cb8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80075d4:	e022      	b.n	800761c <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 80075d6:	6839      	ldr	r1, [r7, #0]
 80075d8:	6878      	ldr	r0, [r7, #4]
 80075da:	f001 faf0 	bl	8008bbe <USBD_CtlError>
            ret = USBD_FAIL;
 80075de:	2303      	movs	r3, #3
 80075e0:	75fb      	strb	r3, [r7, #23]
          break;
 80075e2:	e01b      	b.n	800761c <USBD_HID_Setup+0x1ec>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075ea:	b2db      	uxtb	r3, r3
 80075ec:	2b03      	cmp	r3, #3
 80075ee:	d106      	bne.n	80075fe <USBD_HID_Setup+0x1ce>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	885b      	ldrh	r3, [r3, #2]
 80075f4:	b2db      	uxtb	r3, r3
 80075f6:	461a      	mov	r2, r3
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	609a      	str	r2, [r3, #8]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80075fc:	e00e      	b.n	800761c <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 80075fe:	6839      	ldr	r1, [r7, #0]
 8007600:	6878      	ldr	r0, [r7, #4]
 8007602:	f001 fadc 	bl	8008bbe <USBD_CtlError>
            ret = USBD_FAIL;
 8007606:	2303      	movs	r3, #3
 8007608:	75fb      	strb	r3, [r7, #23]
          break;
 800760a:	e007      	b.n	800761c <USBD_HID_Setup+0x1ec>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800760c:	6839      	ldr	r1, [r7, #0]
 800760e:	6878      	ldr	r0, [r7, #4]
 8007610:	f001 fad5 	bl	8008bbe <USBD_CtlError>
          ret = USBD_FAIL;
 8007614:	2303      	movs	r3, #3
 8007616:	75fb      	strb	r3, [r7, #23]
          break;
 8007618:	e000      	b.n	800761c <USBD_HID_Setup+0x1ec>
          break;
 800761a:	bf00      	nop
      }
      break;
 800761c:	e006      	b.n	800762c <USBD_HID_Setup+0x1fc>

    default:
      USBD_CtlError(pdev, req);
 800761e:	6839      	ldr	r1, [r7, #0]
 8007620:	6878      	ldr	r0, [r7, #4]
 8007622:	f001 facc 	bl	8008bbe <USBD_CtlError>
      ret = USBD_FAIL;
 8007626:	2303      	movs	r3, #3
 8007628:	75fb      	strb	r3, [r7, #23]
      break;
 800762a:	bf00      	nop
  }

  return (uint8_t)ret;
 800762c:	7dfb      	ldrb	r3, [r7, #23]
}
 800762e:	4618      	mov	r0, r3
 8007630:	3718      	adds	r7, #24
 8007632:	46bd      	mov	sp, r7
 8007634:	bd80      	pop	{r7, pc}
 8007636:	bf00      	nop
 8007638:	20000084 	.word	0x20000084
 800763c:	2000006c 	.word	0x2000006c

08007640 <USBD_HID_SendReport>:
uint8_t USBD_HID_SendReport(USBD_HandleTypeDef *pdev, uint8_t *report, uint16_t len, uint8_t ClassId)
{
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_HID_SendReport(USBD_HandleTypeDef *pdev, uint8_t *report, uint16_t len)
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b086      	sub	sp, #24
 8007644:	af00      	add	r7, sp, #0
 8007646:	60f8      	str	r0, [r7, #12]
 8007648:	60b9      	str	r1, [r7, #8]
 800764a:	4613      	mov	r3, r2
 800764c:	80fb      	strh	r3, [r7, #6]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	32b0      	adds	r2, #176	@ 0xb0
 8007658:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800765c:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hhid == NULL)
 800765e:	697b      	ldr	r3, [r7, #20]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d101      	bne.n	8007668 <USBD_HID_SendReport+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8007664:	2303      	movs	r3, #3
 8007666:	e014      	b.n	8007692 <USBD_HID_SendReport+0x52>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, ClassId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800766e:	b2db      	uxtb	r3, r3
 8007670:	2b03      	cmp	r3, #3
 8007672:	d10d      	bne.n	8007690 <USBD_HID_SendReport+0x50>
  {
    if (hhid->state == USBD_HID_IDLE)
 8007674:	697b      	ldr	r3, [r7, #20]
 8007676:	7b1b      	ldrb	r3, [r3, #12]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d109      	bne.n	8007690 <USBD_HID_SendReport+0x50>
    {
      hhid->state = USBD_HID_BUSY;
 800767c:	697b      	ldr	r3, [r7, #20]
 800767e:	2201      	movs	r2, #1
 8007680:	731a      	strb	r2, [r3, #12]
      (void)USBD_LL_Transmit(pdev, HIDInEpAdd, report, len);
 8007682:	4b06      	ldr	r3, [pc, #24]	@ (800769c <USBD_HID_SendReport+0x5c>)
 8007684:	7819      	ldrb	r1, [r3, #0]
 8007686:	88fb      	ldrh	r3, [r7, #6]
 8007688:	68ba      	ldr	r2, [r7, #8]
 800768a:	68f8      	ldr	r0, [r7, #12]
 800768c:	f001 ff2b 	bl	80094e6 <USBD_LL_Transmit>
    }
  }

  return (uint8_t)USBD_OK;
 8007690:	2300      	movs	r3, #0
}
 8007692:	4618      	mov	r0, r3
 8007694:	3718      	adds	r7, #24
 8007696:	46bd      	mov	sp, r7
 8007698:	bd80      	pop	{r7, pc}
 800769a:	bf00      	nop
 800769c:	200000ce 	.word	0x200000ce

080076a0 <USBD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetFSCfgDesc(uint16_t *length)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b084      	sub	sp, #16
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 80076a8:	2181      	movs	r1, #129	@ 0x81
 80076aa:	4809      	ldr	r0, [pc, #36]	@ (80076d0 <USBD_HID_GetFSCfgDesc+0x30>)
 80076ac:	f000 fc4e 	bl	8007f4c <USBD_GetEpDesc>
 80076b0:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d002      	beq.n	80076be <USBD_HID_GetFSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	220a      	movs	r2, #10
 80076bc:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2222      	movs	r2, #34	@ 0x22
 80076c2:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 80076c4:	4b02      	ldr	r3, [pc, #8]	@ (80076d0 <USBD_HID_GetFSCfgDesc+0x30>)
}
 80076c6:	4618      	mov	r0, r3
 80076c8:	3710      	adds	r7, #16
 80076ca:	46bd      	mov	sp, r7
 80076cc:	bd80      	pop	{r7, pc}
 80076ce:	bf00      	nop
 80076d0:	20000048 	.word	0x20000048

080076d4 <USBD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetHSCfgDesc(uint16_t *length)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b084      	sub	sp, #16
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 80076dc:	2181      	movs	r1, #129	@ 0x81
 80076de:	4809      	ldr	r0, [pc, #36]	@ (8007704 <USBD_HID_GetHSCfgDesc+0x30>)
 80076e0:	f000 fc34 	bl	8007f4c <USBD_GetEpDesc>
 80076e4:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d002      	beq.n	80076f2 <USBD_HID_GetHSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_HS_BINTERVAL;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	2207      	movs	r2, #7
 80076f0:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2222      	movs	r2, #34	@ 0x22
 80076f6:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 80076f8:	4b02      	ldr	r3, [pc, #8]	@ (8007704 <USBD_HID_GetHSCfgDesc+0x30>)
}
 80076fa:	4618      	mov	r0, r3
 80076fc:	3710      	adds	r7, #16
 80076fe:	46bd      	mov	sp, r7
 8007700:	bd80      	pop	{r7, pc}
 8007702:	bf00      	nop
 8007704:	20000048 	.word	0x20000048

08007708 <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007708:	b580      	push	{r7, lr}
 800770a:	b084      	sub	sp, #16
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8007710:	2181      	movs	r1, #129	@ 0x81
 8007712:	4809      	ldr	r0, [pc, #36]	@ (8007738 <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
 8007714:	f000 fc1a 	bl	8007f4c <USBD_GetEpDesc>
 8007718:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d002      	beq.n	8007726 <USBD_HID_GetOtherSpeedCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	220a      	movs	r2, #10
 8007724:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2222      	movs	r2, #34	@ 0x22
 800772a:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 800772c:	4b02      	ldr	r3, [pc, #8]	@ (8007738 <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
}
 800772e:	4618      	mov	r0, r3
 8007730:	3710      	adds	r7, #16
 8007732:	46bd      	mov	sp, r7
 8007734:	bd80      	pop	{r7, pc}
 8007736:	bf00      	nop
 8007738:	20000048 	.word	0x20000048

0800773c <USBD_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800773c:	b480      	push	{r7}
 800773e:	b083      	sub	sp, #12
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
 8007744:	460b      	mov	r3, r1
 8007746:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId])->state = USBD_HID_IDLE;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	32b0      	adds	r2, #176	@ 0xb0
 8007752:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007756:	2200      	movs	r2, #0
 8007758:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 800775a:	2300      	movs	r3, #0
}
 800775c:	4618      	mov	r0, r3
 800775e:	370c      	adds	r7, #12
 8007760:	46bd      	mov	sp, r7
 8007762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007766:	4770      	bx	lr

08007768 <USBD_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 8007768:	b480      	push	{r7}
 800776a:	b083      	sub	sp, #12
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_DeviceQualifierDesc);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	220a      	movs	r2, #10
 8007774:	801a      	strh	r2, [r3, #0]

  return USBD_HID_DeviceQualifierDesc;
 8007776:	4b03      	ldr	r3, [pc, #12]	@ (8007784 <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 8007778:	4618      	mov	r0, r3
 800777a:	370c      	adds	r7, #12
 800777c:	46bd      	mov	sp, r7
 800777e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007782:	4770      	bx	lr
 8007784:	20000078 	.word	0x20000078

08007788 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b086      	sub	sp, #24
 800778c:	af00      	add	r7, sp, #0
 800778e:	60f8      	str	r0, [r7, #12]
 8007790:	60b9      	str	r1, [r7, #8]
 8007792:	4613      	mov	r3, r2
 8007794:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d101      	bne.n	80077a0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800779c:	2303      	movs	r3, #3
 800779e:	e01f      	b.n	80077e0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	2200      	movs	r2, #0
 80077a4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	2200      	movs	r2, #0
 80077ac:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	2200      	movs	r2, #0
 80077b4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d003      	beq.n	80077c6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	68ba      	ldr	r2, [r7, #8]
 80077c2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	2201      	movs	r2, #1
 80077ca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	79fa      	ldrb	r2, [r7, #7]
 80077d2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80077d4:	68f8      	ldr	r0, [r7, #12]
 80077d6:	f001 fd51 	bl	800927c <USBD_LL_Init>
 80077da:	4603      	mov	r3, r0
 80077dc:	75fb      	strb	r3, [r7, #23]

  return ret;
 80077de:	7dfb      	ldrb	r3, [r7, #23]
}
 80077e0:	4618      	mov	r0, r3
 80077e2:	3718      	adds	r7, #24
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bd80      	pop	{r7, pc}

080077e8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b084      	sub	sp, #16
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
 80077f0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80077f2:	2300      	movs	r3, #0
 80077f4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d101      	bne.n	8007800 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80077fc:	2303      	movs	r3, #3
 80077fe:	e025      	b.n	800784c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	683a      	ldr	r2, [r7, #0]
 8007804:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	32ae      	adds	r2, #174	@ 0xae
 8007812:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007818:	2b00      	cmp	r3, #0
 800781a:	d00f      	beq.n	800783c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	32ae      	adds	r2, #174	@ 0xae
 8007826:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800782a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800782c:	f107 020e 	add.w	r2, r7, #14
 8007830:	4610      	mov	r0, r2
 8007832:	4798      	blx	r3
 8007834:	4602      	mov	r2, r0
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007842:	1c5a      	adds	r2, r3, #1
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800784a:	2300      	movs	r3, #0
}
 800784c:	4618      	mov	r0, r3
 800784e:	3710      	adds	r7, #16
 8007850:	46bd      	mov	sp, r7
 8007852:	bd80      	pop	{r7, pc}

08007854 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007854:	b580      	push	{r7, lr}
 8007856:	b082      	sub	sp, #8
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800785c:	6878      	ldr	r0, [r7, #4]
 800785e:	f001 fd59 	bl	8009314 <USBD_LL_Start>
 8007862:	4603      	mov	r3, r0
}
 8007864:	4618      	mov	r0, r3
 8007866:	3708      	adds	r7, #8
 8007868:	46bd      	mov	sp, r7
 800786a:	bd80      	pop	{r7, pc}

0800786c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800786c:	b480      	push	{r7}
 800786e:	b083      	sub	sp, #12
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007874:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007876:	4618      	mov	r0, r3
 8007878:	370c      	adds	r7, #12
 800787a:	46bd      	mov	sp, r7
 800787c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007880:	4770      	bx	lr

08007882 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007882:	b580      	push	{r7, lr}
 8007884:	b084      	sub	sp, #16
 8007886:	af00      	add	r7, sp, #0
 8007888:	6078      	str	r0, [r7, #4]
 800788a:	460b      	mov	r3, r1
 800788c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800788e:	2300      	movs	r3, #0
 8007890:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007898:	2b00      	cmp	r3, #0
 800789a:	d009      	beq.n	80078b0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	78fa      	ldrb	r2, [r7, #3]
 80078a6:	4611      	mov	r1, r2
 80078a8:	6878      	ldr	r0, [r7, #4]
 80078aa:	4798      	blx	r3
 80078ac:	4603      	mov	r3, r0
 80078ae:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80078b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80078b2:	4618      	mov	r0, r3
 80078b4:	3710      	adds	r7, #16
 80078b6:	46bd      	mov	sp, r7
 80078b8:	bd80      	pop	{r7, pc}

080078ba <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80078ba:	b580      	push	{r7, lr}
 80078bc:	b084      	sub	sp, #16
 80078be:	af00      	add	r7, sp, #0
 80078c0:	6078      	str	r0, [r7, #4]
 80078c2:	460b      	mov	r3, r1
 80078c4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80078c6:	2300      	movs	r3, #0
 80078c8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80078d0:	685b      	ldr	r3, [r3, #4]
 80078d2:	78fa      	ldrb	r2, [r7, #3]
 80078d4:	4611      	mov	r1, r2
 80078d6:	6878      	ldr	r0, [r7, #4]
 80078d8:	4798      	blx	r3
 80078da:	4603      	mov	r3, r0
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d001      	beq.n	80078e4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80078e0:	2303      	movs	r3, #3
 80078e2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80078e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80078e6:	4618      	mov	r0, r3
 80078e8:	3710      	adds	r7, #16
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bd80      	pop	{r7, pc}

080078ee <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80078ee:	b580      	push	{r7, lr}
 80078f0:	b084      	sub	sp, #16
 80078f2:	af00      	add	r7, sp, #0
 80078f4:	6078      	str	r0, [r7, #4]
 80078f6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80078fe:	6839      	ldr	r1, [r7, #0]
 8007900:	4618      	mov	r0, r3
 8007902:	f001 f922 	bl	8008b4a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2201      	movs	r2, #1
 800790a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007914:	461a      	mov	r2, r3
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007922:	f003 031f 	and.w	r3, r3, #31
 8007926:	2b02      	cmp	r3, #2
 8007928:	d01a      	beq.n	8007960 <USBD_LL_SetupStage+0x72>
 800792a:	2b02      	cmp	r3, #2
 800792c:	d822      	bhi.n	8007974 <USBD_LL_SetupStage+0x86>
 800792e:	2b00      	cmp	r3, #0
 8007930:	d002      	beq.n	8007938 <USBD_LL_SetupStage+0x4a>
 8007932:	2b01      	cmp	r3, #1
 8007934:	d00a      	beq.n	800794c <USBD_LL_SetupStage+0x5e>
 8007936:	e01d      	b.n	8007974 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800793e:	4619      	mov	r1, r3
 8007940:	6878      	ldr	r0, [r7, #4]
 8007942:	f000 fb77 	bl	8008034 <USBD_StdDevReq>
 8007946:	4603      	mov	r3, r0
 8007948:	73fb      	strb	r3, [r7, #15]
      break;
 800794a:	e020      	b.n	800798e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007952:	4619      	mov	r1, r3
 8007954:	6878      	ldr	r0, [r7, #4]
 8007956:	f000 fbdf 	bl	8008118 <USBD_StdItfReq>
 800795a:	4603      	mov	r3, r0
 800795c:	73fb      	strb	r3, [r7, #15]
      break;
 800795e:	e016      	b.n	800798e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007966:	4619      	mov	r1, r3
 8007968:	6878      	ldr	r0, [r7, #4]
 800796a:	f000 fc41 	bl	80081f0 <USBD_StdEPReq>
 800796e:	4603      	mov	r3, r0
 8007970:	73fb      	strb	r3, [r7, #15]
      break;
 8007972:	e00c      	b.n	800798e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800797a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800797e:	b2db      	uxtb	r3, r3
 8007980:	4619      	mov	r1, r3
 8007982:	6878      	ldr	r0, [r7, #4]
 8007984:	f001 fd26 	bl	80093d4 <USBD_LL_StallEP>
 8007988:	4603      	mov	r3, r0
 800798a:	73fb      	strb	r3, [r7, #15]
      break;
 800798c:	bf00      	nop
  }

  return ret;
 800798e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007990:	4618      	mov	r0, r3
 8007992:	3710      	adds	r7, #16
 8007994:	46bd      	mov	sp, r7
 8007996:	bd80      	pop	{r7, pc}

08007998 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b086      	sub	sp, #24
 800799c:	af00      	add	r7, sp, #0
 800799e:	60f8      	str	r0, [r7, #12]
 80079a0:	460b      	mov	r3, r1
 80079a2:	607a      	str	r2, [r7, #4]
 80079a4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80079a6:	2300      	movs	r3, #0
 80079a8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80079aa:	7afb      	ldrb	r3, [r7, #11]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d177      	bne.n	8007aa0 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80079b6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80079be:	2b03      	cmp	r3, #3
 80079c0:	f040 80a1 	bne.w	8007b06 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 80079c4:	693b      	ldr	r3, [r7, #16]
 80079c6:	685b      	ldr	r3, [r3, #4]
 80079c8:	693a      	ldr	r2, [r7, #16]
 80079ca:	8992      	ldrh	r2, [r2, #12]
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d91c      	bls.n	8007a0a <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 80079d0:	693b      	ldr	r3, [r7, #16]
 80079d2:	685b      	ldr	r3, [r3, #4]
 80079d4:	693a      	ldr	r2, [r7, #16]
 80079d6:	8992      	ldrh	r2, [r2, #12]
 80079d8:	1a9a      	subs	r2, r3, r2
 80079da:	693b      	ldr	r3, [r7, #16]
 80079dc:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80079de:	693b      	ldr	r3, [r7, #16]
 80079e0:	691b      	ldr	r3, [r3, #16]
 80079e2:	693a      	ldr	r2, [r7, #16]
 80079e4:	8992      	ldrh	r2, [r2, #12]
 80079e6:	441a      	add	r2, r3
 80079e8:	693b      	ldr	r3, [r7, #16]
 80079ea:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 80079ec:	693b      	ldr	r3, [r7, #16]
 80079ee:	6919      	ldr	r1, [r3, #16]
 80079f0:	693b      	ldr	r3, [r7, #16]
 80079f2:	899b      	ldrh	r3, [r3, #12]
 80079f4:	461a      	mov	r2, r3
 80079f6:	693b      	ldr	r3, [r7, #16]
 80079f8:	685b      	ldr	r3, [r3, #4]
 80079fa:	4293      	cmp	r3, r2
 80079fc:	bf38      	it	cc
 80079fe:	4613      	movcc	r3, r2
 8007a00:	461a      	mov	r2, r3
 8007a02:	68f8      	ldr	r0, [r7, #12]
 8007a04:	f001 f987 	bl	8008d16 <USBD_CtlContinueRx>
 8007a08:	e07d      	b.n	8007b06 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007a10:	f003 031f 	and.w	r3, r3, #31
 8007a14:	2b02      	cmp	r3, #2
 8007a16:	d014      	beq.n	8007a42 <USBD_LL_DataOutStage+0xaa>
 8007a18:	2b02      	cmp	r3, #2
 8007a1a:	d81d      	bhi.n	8007a58 <USBD_LL_DataOutStage+0xc0>
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d002      	beq.n	8007a26 <USBD_LL_DataOutStage+0x8e>
 8007a20:	2b01      	cmp	r3, #1
 8007a22:	d003      	beq.n	8007a2c <USBD_LL_DataOutStage+0x94>
 8007a24:	e018      	b.n	8007a58 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007a26:	2300      	movs	r3, #0
 8007a28:	75bb      	strb	r3, [r7, #22]
            break;
 8007a2a:	e018      	b.n	8007a5e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007a32:	b2db      	uxtb	r3, r3
 8007a34:	4619      	mov	r1, r3
 8007a36:	68f8      	ldr	r0, [r7, #12]
 8007a38:	f000 fa6e 	bl	8007f18 <USBD_CoreFindIF>
 8007a3c:	4603      	mov	r3, r0
 8007a3e:	75bb      	strb	r3, [r7, #22]
            break;
 8007a40:	e00d      	b.n	8007a5e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007a48:	b2db      	uxtb	r3, r3
 8007a4a:	4619      	mov	r1, r3
 8007a4c:	68f8      	ldr	r0, [r7, #12]
 8007a4e:	f000 fa70 	bl	8007f32 <USBD_CoreFindEP>
 8007a52:	4603      	mov	r3, r0
 8007a54:	75bb      	strb	r3, [r7, #22]
            break;
 8007a56:	e002      	b.n	8007a5e <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007a58:	2300      	movs	r3, #0
 8007a5a:	75bb      	strb	r3, [r7, #22]
            break;
 8007a5c:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007a5e:	7dbb      	ldrb	r3, [r7, #22]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d119      	bne.n	8007a98 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a6a:	b2db      	uxtb	r3, r3
 8007a6c:	2b03      	cmp	r3, #3
 8007a6e:	d113      	bne.n	8007a98 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007a70:	7dba      	ldrb	r2, [r7, #22]
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	32ae      	adds	r2, #174	@ 0xae
 8007a76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a7a:	691b      	ldr	r3, [r3, #16]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d00b      	beq.n	8007a98 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8007a80:	7dba      	ldrb	r2, [r7, #22]
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007a88:	7dba      	ldrb	r2, [r7, #22]
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	32ae      	adds	r2, #174	@ 0xae
 8007a8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a92:	691b      	ldr	r3, [r3, #16]
 8007a94:	68f8      	ldr	r0, [r7, #12]
 8007a96:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007a98:	68f8      	ldr	r0, [r7, #12]
 8007a9a:	f001 f94d 	bl	8008d38 <USBD_CtlSendStatus>
 8007a9e:	e032      	b.n	8007b06 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007aa0:	7afb      	ldrb	r3, [r7, #11]
 8007aa2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007aa6:	b2db      	uxtb	r3, r3
 8007aa8:	4619      	mov	r1, r3
 8007aaa:	68f8      	ldr	r0, [r7, #12]
 8007aac:	f000 fa41 	bl	8007f32 <USBD_CoreFindEP>
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007ab4:	7dbb      	ldrb	r3, [r7, #22]
 8007ab6:	2bff      	cmp	r3, #255	@ 0xff
 8007ab8:	d025      	beq.n	8007b06 <USBD_LL_DataOutStage+0x16e>
 8007aba:	7dbb      	ldrb	r3, [r7, #22]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d122      	bne.n	8007b06 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ac6:	b2db      	uxtb	r3, r3
 8007ac8:	2b03      	cmp	r3, #3
 8007aca:	d117      	bne.n	8007afc <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007acc:	7dba      	ldrb	r2, [r7, #22]
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	32ae      	adds	r2, #174	@ 0xae
 8007ad2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ad6:	699b      	ldr	r3, [r3, #24]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d00f      	beq.n	8007afc <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8007adc:	7dba      	ldrb	r2, [r7, #22]
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007ae4:	7dba      	ldrb	r2, [r7, #22]
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	32ae      	adds	r2, #174	@ 0xae
 8007aea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007aee:	699b      	ldr	r3, [r3, #24]
 8007af0:	7afa      	ldrb	r2, [r7, #11]
 8007af2:	4611      	mov	r1, r2
 8007af4:	68f8      	ldr	r0, [r7, #12]
 8007af6:	4798      	blx	r3
 8007af8:	4603      	mov	r3, r0
 8007afa:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007afc:	7dfb      	ldrb	r3, [r7, #23]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d001      	beq.n	8007b06 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8007b02:	7dfb      	ldrb	r3, [r7, #23]
 8007b04:	e000      	b.n	8007b08 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8007b06:	2300      	movs	r3, #0
}
 8007b08:	4618      	mov	r0, r3
 8007b0a:	3718      	adds	r7, #24
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	bd80      	pop	{r7, pc}

08007b10 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b086      	sub	sp, #24
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	60f8      	str	r0, [r7, #12]
 8007b18:	460b      	mov	r3, r1
 8007b1a:	607a      	str	r2, [r7, #4]
 8007b1c:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007b1e:	7afb      	ldrb	r3, [r7, #11]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d178      	bne.n	8007c16 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	3314      	adds	r3, #20
 8007b28:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007b30:	2b02      	cmp	r3, #2
 8007b32:	d163      	bne.n	8007bfc <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8007b34:	693b      	ldr	r3, [r7, #16]
 8007b36:	685b      	ldr	r3, [r3, #4]
 8007b38:	693a      	ldr	r2, [r7, #16]
 8007b3a:	8992      	ldrh	r2, [r2, #12]
 8007b3c:	4293      	cmp	r3, r2
 8007b3e:	d91c      	bls.n	8007b7a <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8007b40:	693b      	ldr	r3, [r7, #16]
 8007b42:	685b      	ldr	r3, [r3, #4]
 8007b44:	693a      	ldr	r2, [r7, #16]
 8007b46:	8992      	ldrh	r2, [r2, #12]
 8007b48:	1a9a      	subs	r2, r3, r2
 8007b4a:	693b      	ldr	r3, [r7, #16]
 8007b4c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007b4e:	693b      	ldr	r3, [r7, #16]
 8007b50:	691b      	ldr	r3, [r3, #16]
 8007b52:	693a      	ldr	r2, [r7, #16]
 8007b54:	8992      	ldrh	r2, [r2, #12]
 8007b56:	441a      	add	r2, r3
 8007b58:	693b      	ldr	r3, [r7, #16]
 8007b5a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8007b5c:	693b      	ldr	r3, [r7, #16]
 8007b5e:	6919      	ldr	r1, [r3, #16]
 8007b60:	693b      	ldr	r3, [r7, #16]
 8007b62:	685b      	ldr	r3, [r3, #4]
 8007b64:	461a      	mov	r2, r3
 8007b66:	68f8      	ldr	r0, [r7, #12]
 8007b68:	f001 f8c4 	bl	8008cf4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	2200      	movs	r2, #0
 8007b70:	2100      	movs	r1, #0
 8007b72:	68f8      	ldr	r0, [r7, #12]
 8007b74:	f001 fcd8 	bl	8009528 <USBD_LL_PrepareReceive>
 8007b78:	e040      	b.n	8007bfc <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	899b      	ldrh	r3, [r3, #12]
 8007b7e:	461a      	mov	r2, r3
 8007b80:	693b      	ldr	r3, [r7, #16]
 8007b82:	685b      	ldr	r3, [r3, #4]
 8007b84:	429a      	cmp	r2, r3
 8007b86:	d11c      	bne.n	8007bc2 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8007b88:	693b      	ldr	r3, [r7, #16]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	693a      	ldr	r2, [r7, #16]
 8007b8e:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d316      	bcc.n	8007bc2 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8007b94:	693b      	ldr	r3, [r7, #16]
 8007b96:	681a      	ldr	r2, [r3, #0]
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007b9e:	429a      	cmp	r2, r3
 8007ba0:	d20f      	bcs.n	8007bc2 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	2100      	movs	r1, #0
 8007ba6:	68f8      	ldr	r0, [r7, #12]
 8007ba8:	f001 f8a4 	bl	8008cf4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	2100      	movs	r1, #0
 8007bba:	68f8      	ldr	r0, [r7, #12]
 8007bbc:	f001 fcb4 	bl	8009528 <USBD_LL_PrepareReceive>
 8007bc0:	e01c      	b.n	8007bfc <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007bc8:	b2db      	uxtb	r3, r3
 8007bca:	2b03      	cmp	r3, #3
 8007bcc:	d10f      	bne.n	8007bee <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007bd4:	68db      	ldr	r3, [r3, #12]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d009      	beq.n	8007bee <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007be8:	68db      	ldr	r3, [r3, #12]
 8007bea:	68f8      	ldr	r0, [r7, #12]
 8007bec:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007bee:	2180      	movs	r1, #128	@ 0x80
 8007bf0:	68f8      	ldr	r0, [r7, #12]
 8007bf2:	f001 fbef 	bl	80093d4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007bf6:	68f8      	ldr	r0, [r7, #12]
 8007bf8:	f001 f8b1 	bl	8008d5e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d03a      	beq.n	8007c7c <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8007c06:	68f8      	ldr	r0, [r7, #12]
 8007c08:	f7ff fe30 	bl	800786c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	2200      	movs	r2, #0
 8007c10:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007c14:	e032      	b.n	8007c7c <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007c16:	7afb      	ldrb	r3, [r7, #11]
 8007c18:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007c1c:	b2db      	uxtb	r3, r3
 8007c1e:	4619      	mov	r1, r3
 8007c20:	68f8      	ldr	r0, [r7, #12]
 8007c22:	f000 f986 	bl	8007f32 <USBD_CoreFindEP>
 8007c26:	4603      	mov	r3, r0
 8007c28:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007c2a:	7dfb      	ldrb	r3, [r7, #23]
 8007c2c:	2bff      	cmp	r3, #255	@ 0xff
 8007c2e:	d025      	beq.n	8007c7c <USBD_LL_DataInStage+0x16c>
 8007c30:	7dfb      	ldrb	r3, [r7, #23]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d122      	bne.n	8007c7c <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c3c:	b2db      	uxtb	r3, r3
 8007c3e:	2b03      	cmp	r3, #3
 8007c40:	d11c      	bne.n	8007c7c <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8007c42:	7dfa      	ldrb	r2, [r7, #23]
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	32ae      	adds	r2, #174	@ 0xae
 8007c48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c4c:	695b      	ldr	r3, [r3, #20]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d014      	beq.n	8007c7c <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8007c52:	7dfa      	ldrb	r2, [r7, #23]
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007c5a:	7dfa      	ldrb	r2, [r7, #23]
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	32ae      	adds	r2, #174	@ 0xae
 8007c60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c64:	695b      	ldr	r3, [r3, #20]
 8007c66:	7afa      	ldrb	r2, [r7, #11]
 8007c68:	4611      	mov	r1, r2
 8007c6a:	68f8      	ldr	r0, [r7, #12]
 8007c6c:	4798      	blx	r3
 8007c6e:	4603      	mov	r3, r0
 8007c70:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007c72:	7dbb      	ldrb	r3, [r7, #22]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d001      	beq.n	8007c7c <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8007c78:	7dbb      	ldrb	r3, [r7, #22]
 8007c7a:	e000      	b.n	8007c7e <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8007c7c:	2300      	movs	r3, #0
}
 8007c7e:	4618      	mov	r0, r3
 8007c80:	3718      	adds	r7, #24
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd80      	pop	{r7, pc}

08007c86 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007c86:	b580      	push	{r7, lr}
 8007c88:	b084      	sub	sp, #16
 8007c8a:	af00      	add	r7, sp, #0
 8007c8c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2201      	movs	r2, #1
 8007c96:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2200      	movs	r2, #0
 8007cac:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d014      	beq.n	8007cec <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cc8:	685b      	ldr	r3, [r3, #4]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d00e      	beq.n	8007cec <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cd4:	685b      	ldr	r3, [r3, #4]
 8007cd6:	687a      	ldr	r2, [r7, #4]
 8007cd8:	6852      	ldr	r2, [r2, #4]
 8007cda:	b2d2      	uxtb	r2, r2
 8007cdc:	4611      	mov	r1, r2
 8007cde:	6878      	ldr	r0, [r7, #4]
 8007ce0:	4798      	blx	r3
 8007ce2:	4603      	mov	r3, r0
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d001      	beq.n	8007cec <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007ce8:	2303      	movs	r3, #3
 8007cea:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007cec:	2340      	movs	r3, #64	@ 0x40
 8007cee:	2200      	movs	r2, #0
 8007cf0:	2100      	movs	r1, #0
 8007cf2:	6878      	ldr	r0, [r7, #4]
 8007cf4:	f001 fb29 	bl	800934a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2201      	movs	r2, #1
 8007cfc:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2240      	movs	r2, #64	@ 0x40
 8007d04:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007d08:	2340      	movs	r3, #64	@ 0x40
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	2180      	movs	r1, #128	@ 0x80
 8007d0e:	6878      	ldr	r0, [r7, #4]
 8007d10:	f001 fb1b 	bl	800934a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2201      	movs	r2, #1
 8007d18:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2240      	movs	r2, #64	@ 0x40
 8007d20:	841a      	strh	r2, [r3, #32]

  return ret;
 8007d22:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d24:	4618      	mov	r0, r3
 8007d26:	3710      	adds	r7, #16
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	bd80      	pop	{r7, pc}

08007d2c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007d2c:	b480      	push	{r7}
 8007d2e:	b083      	sub	sp, #12
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
 8007d34:	460b      	mov	r3, r1
 8007d36:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	78fa      	ldrb	r2, [r7, #3]
 8007d3c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007d3e:	2300      	movs	r3, #0
}
 8007d40:	4618      	mov	r0, r3
 8007d42:	370c      	adds	r7, #12
 8007d44:	46bd      	mov	sp, r7
 8007d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4a:	4770      	bx	lr

08007d4c <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007d4c:	b480      	push	{r7}
 8007d4e:	b083      	sub	sp, #12
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d5a:	b2db      	uxtb	r3, r3
 8007d5c:	2b04      	cmp	r3, #4
 8007d5e:	d006      	beq.n	8007d6e <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d66:	b2da      	uxtb	r2, r3
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2204      	movs	r2, #4
 8007d72:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007d76:	2300      	movs	r3, #0
}
 8007d78:	4618      	mov	r0, r3
 8007d7a:	370c      	adds	r7, #12
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d82:	4770      	bx	lr

08007d84 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007d84:	b480      	push	{r7}
 8007d86:	b083      	sub	sp, #12
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d92:	b2db      	uxtb	r3, r3
 8007d94:	2b04      	cmp	r3, #4
 8007d96:	d106      	bne.n	8007da6 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8007d9e:	b2da      	uxtb	r2, r3
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007da6:	2300      	movs	r3, #0
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	370c      	adds	r7, #12
 8007dac:	46bd      	mov	sp, r7
 8007dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db2:	4770      	bx	lr

08007db4 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b082      	sub	sp, #8
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007dc2:	b2db      	uxtb	r3, r3
 8007dc4:	2b03      	cmp	r3, #3
 8007dc6:	d110      	bne.n	8007dea <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d00b      	beq.n	8007dea <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007dd8:	69db      	ldr	r3, [r3, #28]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d005      	beq.n	8007dea <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007de4:	69db      	ldr	r3, [r3, #28]
 8007de6:	6878      	ldr	r0, [r7, #4]
 8007de8:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007dea:	2300      	movs	r3, #0
}
 8007dec:	4618      	mov	r0, r3
 8007dee:	3708      	adds	r7, #8
 8007df0:	46bd      	mov	sp, r7
 8007df2:	bd80      	pop	{r7, pc}

08007df4 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b082      	sub	sp, #8
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
 8007dfc:	460b      	mov	r3, r1
 8007dfe:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	32ae      	adds	r2, #174	@ 0xae
 8007e0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d101      	bne.n	8007e16 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007e12:	2303      	movs	r3, #3
 8007e14:	e01c      	b.n	8007e50 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e1c:	b2db      	uxtb	r3, r3
 8007e1e:	2b03      	cmp	r3, #3
 8007e20:	d115      	bne.n	8007e4e <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	32ae      	adds	r2, #174	@ 0xae
 8007e2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e30:	6a1b      	ldr	r3, [r3, #32]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d00b      	beq.n	8007e4e <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	32ae      	adds	r2, #174	@ 0xae
 8007e40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e44:	6a1b      	ldr	r3, [r3, #32]
 8007e46:	78fa      	ldrb	r2, [r7, #3]
 8007e48:	4611      	mov	r1, r2
 8007e4a:	6878      	ldr	r0, [r7, #4]
 8007e4c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007e4e:	2300      	movs	r3, #0
}
 8007e50:	4618      	mov	r0, r3
 8007e52:	3708      	adds	r7, #8
 8007e54:	46bd      	mov	sp, r7
 8007e56:	bd80      	pop	{r7, pc}

08007e58 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b082      	sub	sp, #8
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
 8007e60:	460b      	mov	r3, r1
 8007e62:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	32ae      	adds	r2, #174	@ 0xae
 8007e6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d101      	bne.n	8007e7a <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007e76:	2303      	movs	r3, #3
 8007e78:	e01c      	b.n	8007eb4 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e80:	b2db      	uxtb	r3, r3
 8007e82:	2b03      	cmp	r3, #3
 8007e84:	d115      	bne.n	8007eb2 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	32ae      	adds	r2, #174	@ 0xae
 8007e90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d00b      	beq.n	8007eb2 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	32ae      	adds	r2, #174	@ 0xae
 8007ea4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eaa:	78fa      	ldrb	r2, [r7, #3]
 8007eac:	4611      	mov	r1, r2
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007eb2:	2300      	movs	r3, #0
}
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	3708      	adds	r7, #8
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}

08007ebc <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b083      	sub	sp, #12
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007ec4:	2300      	movs	r3, #0
}
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	370c      	adds	r7, #12
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed0:	4770      	bx	lr

08007ed2 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007ed2:	b580      	push	{r7, lr}
 8007ed4:	b084      	sub	sp, #16
 8007ed6:	af00      	add	r7, sp, #0
 8007ed8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007eda:	2300      	movs	r3, #0
 8007edc:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2201      	movs	r2, #1
 8007ee2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d00e      	beq.n	8007f0e <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ef6:	685b      	ldr	r3, [r3, #4]
 8007ef8:	687a      	ldr	r2, [r7, #4]
 8007efa:	6852      	ldr	r2, [r2, #4]
 8007efc:	b2d2      	uxtb	r2, r2
 8007efe:	4611      	mov	r1, r2
 8007f00:	6878      	ldr	r0, [r7, #4]
 8007f02:	4798      	blx	r3
 8007f04:	4603      	mov	r3, r0
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d001      	beq.n	8007f0e <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007f0a:	2303      	movs	r3, #3
 8007f0c:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007f0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f10:	4618      	mov	r0, r3
 8007f12:	3710      	adds	r7, #16
 8007f14:	46bd      	mov	sp, r7
 8007f16:	bd80      	pop	{r7, pc}

08007f18 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b083      	sub	sp, #12
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
 8007f20:	460b      	mov	r3, r1
 8007f22:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007f24:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007f26:	4618      	mov	r0, r3
 8007f28:	370c      	adds	r7, #12
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f30:	4770      	bx	lr

08007f32 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007f32:	b480      	push	{r7}
 8007f34:	b083      	sub	sp, #12
 8007f36:	af00      	add	r7, sp, #0
 8007f38:	6078      	str	r0, [r7, #4]
 8007f3a:	460b      	mov	r3, r1
 8007f3c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007f3e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007f40:	4618      	mov	r0, r3
 8007f42:	370c      	adds	r7, #12
 8007f44:	46bd      	mov	sp, r7
 8007f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4a:	4770      	bx	lr

08007f4c <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b086      	sub	sp, #24
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
 8007f54:	460b      	mov	r3, r1
 8007f56:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8007f60:	2300      	movs	r3, #0
 8007f62:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	885b      	ldrh	r3, [r3, #2]
 8007f68:	b29b      	uxth	r3, r3
 8007f6a:	68fa      	ldr	r2, [r7, #12]
 8007f6c:	7812      	ldrb	r2, [r2, #0]
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d91f      	bls.n	8007fb2 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	781b      	ldrb	r3, [r3, #0]
 8007f76:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007f78:	e013      	b.n	8007fa2 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007f7a:	f107 030a 	add.w	r3, r7, #10
 8007f7e:	4619      	mov	r1, r3
 8007f80:	6978      	ldr	r0, [r7, #20]
 8007f82:	f000 f81b 	bl	8007fbc <USBD_GetNextDesc>
 8007f86:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007f88:	697b      	ldr	r3, [r7, #20]
 8007f8a:	785b      	ldrb	r3, [r3, #1]
 8007f8c:	2b05      	cmp	r3, #5
 8007f8e:	d108      	bne.n	8007fa2 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8007f90:	697b      	ldr	r3, [r7, #20]
 8007f92:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8007f94:	693b      	ldr	r3, [r7, #16]
 8007f96:	789b      	ldrb	r3, [r3, #2]
 8007f98:	78fa      	ldrb	r2, [r7, #3]
 8007f9a:	429a      	cmp	r2, r3
 8007f9c:	d008      	beq.n	8007fb0 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	885b      	ldrh	r3, [r3, #2]
 8007fa6:	b29a      	uxth	r2, r3
 8007fa8:	897b      	ldrh	r3, [r7, #10]
 8007faa:	429a      	cmp	r2, r3
 8007fac:	d8e5      	bhi.n	8007f7a <USBD_GetEpDesc+0x2e>
 8007fae:	e000      	b.n	8007fb2 <USBD_GetEpDesc+0x66>
          break;
 8007fb0:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8007fb2:	693b      	ldr	r3, [r7, #16]
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	3718      	adds	r7, #24
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	bd80      	pop	{r7, pc}

08007fbc <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007fbc:	b480      	push	{r7}
 8007fbe:	b085      	sub	sp, #20
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
 8007fc4:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8007fca:	683b      	ldr	r3, [r7, #0]
 8007fcc:	881b      	ldrh	r3, [r3, #0]
 8007fce:	68fa      	ldr	r2, [r7, #12]
 8007fd0:	7812      	ldrb	r2, [r2, #0]
 8007fd2:	4413      	add	r3, r2
 8007fd4:	b29a      	uxth	r2, r3
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	781b      	ldrb	r3, [r3, #0]
 8007fde:	461a      	mov	r2, r3
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	4413      	add	r3, r2
 8007fe4:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007fe6:	68fb      	ldr	r3, [r7, #12]
}
 8007fe8:	4618      	mov	r0, r3
 8007fea:	3714      	adds	r7, #20
 8007fec:	46bd      	mov	sp, r7
 8007fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff2:	4770      	bx	lr

08007ff4 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b087      	sub	sp, #28
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008000:	697b      	ldr	r3, [r7, #20]
 8008002:	781b      	ldrb	r3, [r3, #0]
 8008004:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	3301      	adds	r3, #1
 800800a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800800c:	697b      	ldr	r3, [r7, #20]
 800800e:	781b      	ldrb	r3, [r3, #0]
 8008010:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008012:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8008016:	021b      	lsls	r3, r3, #8
 8008018:	b21a      	sxth	r2, r3
 800801a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800801e:	4313      	orrs	r3, r2
 8008020:	b21b      	sxth	r3, r3
 8008022:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008024:	89fb      	ldrh	r3, [r7, #14]
}
 8008026:	4618      	mov	r0, r3
 8008028:	371c      	adds	r7, #28
 800802a:	46bd      	mov	sp, r7
 800802c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008030:	4770      	bx	lr
	...

08008034 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b084      	sub	sp, #16
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
 800803c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800803e:	2300      	movs	r3, #0
 8008040:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008042:	683b      	ldr	r3, [r7, #0]
 8008044:	781b      	ldrb	r3, [r3, #0]
 8008046:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800804a:	2b40      	cmp	r3, #64	@ 0x40
 800804c:	d005      	beq.n	800805a <USBD_StdDevReq+0x26>
 800804e:	2b40      	cmp	r3, #64	@ 0x40
 8008050:	d857      	bhi.n	8008102 <USBD_StdDevReq+0xce>
 8008052:	2b00      	cmp	r3, #0
 8008054:	d00f      	beq.n	8008076 <USBD_StdDevReq+0x42>
 8008056:	2b20      	cmp	r3, #32
 8008058:	d153      	bne.n	8008102 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	32ae      	adds	r2, #174	@ 0xae
 8008064:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008068:	689b      	ldr	r3, [r3, #8]
 800806a:	6839      	ldr	r1, [r7, #0]
 800806c:	6878      	ldr	r0, [r7, #4]
 800806e:	4798      	blx	r3
 8008070:	4603      	mov	r3, r0
 8008072:	73fb      	strb	r3, [r7, #15]
      break;
 8008074:	e04a      	b.n	800810c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	785b      	ldrb	r3, [r3, #1]
 800807a:	2b09      	cmp	r3, #9
 800807c:	d83b      	bhi.n	80080f6 <USBD_StdDevReq+0xc2>
 800807e:	a201      	add	r2, pc, #4	@ (adr r2, 8008084 <USBD_StdDevReq+0x50>)
 8008080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008084:	080080d9 	.word	0x080080d9
 8008088:	080080ed 	.word	0x080080ed
 800808c:	080080f7 	.word	0x080080f7
 8008090:	080080e3 	.word	0x080080e3
 8008094:	080080f7 	.word	0x080080f7
 8008098:	080080b7 	.word	0x080080b7
 800809c:	080080ad 	.word	0x080080ad
 80080a0:	080080f7 	.word	0x080080f7
 80080a4:	080080cf 	.word	0x080080cf
 80080a8:	080080c1 	.word	0x080080c1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80080ac:	6839      	ldr	r1, [r7, #0]
 80080ae:	6878      	ldr	r0, [r7, #4]
 80080b0:	f000 fa3e 	bl	8008530 <USBD_GetDescriptor>
          break;
 80080b4:	e024      	b.n	8008100 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80080b6:	6839      	ldr	r1, [r7, #0]
 80080b8:	6878      	ldr	r0, [r7, #4]
 80080ba:	f000 fba3 	bl	8008804 <USBD_SetAddress>
          break;
 80080be:	e01f      	b.n	8008100 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80080c0:	6839      	ldr	r1, [r7, #0]
 80080c2:	6878      	ldr	r0, [r7, #4]
 80080c4:	f000 fbe2 	bl	800888c <USBD_SetConfig>
 80080c8:	4603      	mov	r3, r0
 80080ca:	73fb      	strb	r3, [r7, #15]
          break;
 80080cc:	e018      	b.n	8008100 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80080ce:	6839      	ldr	r1, [r7, #0]
 80080d0:	6878      	ldr	r0, [r7, #4]
 80080d2:	f000 fc85 	bl	80089e0 <USBD_GetConfig>
          break;
 80080d6:	e013      	b.n	8008100 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80080d8:	6839      	ldr	r1, [r7, #0]
 80080da:	6878      	ldr	r0, [r7, #4]
 80080dc:	f000 fcb6 	bl	8008a4c <USBD_GetStatus>
          break;
 80080e0:	e00e      	b.n	8008100 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80080e2:	6839      	ldr	r1, [r7, #0]
 80080e4:	6878      	ldr	r0, [r7, #4]
 80080e6:	f000 fce5 	bl	8008ab4 <USBD_SetFeature>
          break;
 80080ea:	e009      	b.n	8008100 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80080ec:	6839      	ldr	r1, [r7, #0]
 80080ee:	6878      	ldr	r0, [r7, #4]
 80080f0:	f000 fd09 	bl	8008b06 <USBD_ClrFeature>
          break;
 80080f4:	e004      	b.n	8008100 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80080f6:	6839      	ldr	r1, [r7, #0]
 80080f8:	6878      	ldr	r0, [r7, #4]
 80080fa:	f000 fd60 	bl	8008bbe <USBD_CtlError>
          break;
 80080fe:	bf00      	nop
      }
      break;
 8008100:	e004      	b.n	800810c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008102:	6839      	ldr	r1, [r7, #0]
 8008104:	6878      	ldr	r0, [r7, #4]
 8008106:	f000 fd5a 	bl	8008bbe <USBD_CtlError>
      break;
 800810a:	bf00      	nop
  }

  return ret;
 800810c:	7bfb      	ldrb	r3, [r7, #15]
}
 800810e:	4618      	mov	r0, r3
 8008110:	3710      	adds	r7, #16
 8008112:	46bd      	mov	sp, r7
 8008114:	bd80      	pop	{r7, pc}
 8008116:	bf00      	nop

08008118 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b084      	sub	sp, #16
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
 8008120:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008122:	2300      	movs	r3, #0
 8008124:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	781b      	ldrb	r3, [r3, #0]
 800812a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800812e:	2b40      	cmp	r3, #64	@ 0x40
 8008130:	d005      	beq.n	800813e <USBD_StdItfReq+0x26>
 8008132:	2b40      	cmp	r3, #64	@ 0x40
 8008134:	d852      	bhi.n	80081dc <USBD_StdItfReq+0xc4>
 8008136:	2b00      	cmp	r3, #0
 8008138:	d001      	beq.n	800813e <USBD_StdItfReq+0x26>
 800813a:	2b20      	cmp	r3, #32
 800813c:	d14e      	bne.n	80081dc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008144:	b2db      	uxtb	r3, r3
 8008146:	3b01      	subs	r3, #1
 8008148:	2b02      	cmp	r3, #2
 800814a:	d840      	bhi.n	80081ce <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	889b      	ldrh	r3, [r3, #4]
 8008150:	b2db      	uxtb	r3, r3
 8008152:	2b01      	cmp	r3, #1
 8008154:	d836      	bhi.n	80081c4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	889b      	ldrh	r3, [r3, #4]
 800815a:	b2db      	uxtb	r3, r3
 800815c:	4619      	mov	r1, r3
 800815e:	6878      	ldr	r0, [r7, #4]
 8008160:	f7ff feda 	bl	8007f18 <USBD_CoreFindIF>
 8008164:	4603      	mov	r3, r0
 8008166:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008168:	7bbb      	ldrb	r3, [r7, #14]
 800816a:	2bff      	cmp	r3, #255	@ 0xff
 800816c:	d01d      	beq.n	80081aa <USBD_StdItfReq+0x92>
 800816e:	7bbb      	ldrb	r3, [r7, #14]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d11a      	bne.n	80081aa <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008174:	7bba      	ldrb	r2, [r7, #14]
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	32ae      	adds	r2, #174	@ 0xae
 800817a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800817e:	689b      	ldr	r3, [r3, #8]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d00f      	beq.n	80081a4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008184:	7bba      	ldrb	r2, [r7, #14]
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800818c:	7bba      	ldrb	r2, [r7, #14]
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	32ae      	adds	r2, #174	@ 0xae
 8008192:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008196:	689b      	ldr	r3, [r3, #8]
 8008198:	6839      	ldr	r1, [r7, #0]
 800819a:	6878      	ldr	r0, [r7, #4]
 800819c:	4798      	blx	r3
 800819e:	4603      	mov	r3, r0
 80081a0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80081a2:	e004      	b.n	80081ae <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80081a4:	2303      	movs	r3, #3
 80081a6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80081a8:	e001      	b.n	80081ae <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80081aa:	2303      	movs	r3, #3
 80081ac:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	88db      	ldrh	r3, [r3, #6]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d110      	bne.n	80081d8 <USBD_StdItfReq+0xc0>
 80081b6:	7bfb      	ldrb	r3, [r7, #15]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d10d      	bne.n	80081d8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80081bc:	6878      	ldr	r0, [r7, #4]
 80081be:	f000 fdbb 	bl	8008d38 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80081c2:	e009      	b.n	80081d8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80081c4:	6839      	ldr	r1, [r7, #0]
 80081c6:	6878      	ldr	r0, [r7, #4]
 80081c8:	f000 fcf9 	bl	8008bbe <USBD_CtlError>
          break;
 80081cc:	e004      	b.n	80081d8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80081ce:	6839      	ldr	r1, [r7, #0]
 80081d0:	6878      	ldr	r0, [r7, #4]
 80081d2:	f000 fcf4 	bl	8008bbe <USBD_CtlError>
          break;
 80081d6:	e000      	b.n	80081da <USBD_StdItfReq+0xc2>
          break;
 80081d8:	bf00      	nop
      }
      break;
 80081da:	e004      	b.n	80081e6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80081dc:	6839      	ldr	r1, [r7, #0]
 80081de:	6878      	ldr	r0, [r7, #4]
 80081e0:	f000 fced 	bl	8008bbe <USBD_CtlError>
      break;
 80081e4:	bf00      	nop
  }

  return ret;
 80081e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80081e8:	4618      	mov	r0, r3
 80081ea:	3710      	adds	r7, #16
 80081ec:	46bd      	mov	sp, r7
 80081ee:	bd80      	pop	{r7, pc}

080081f0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b084      	sub	sp, #16
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
 80081f8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80081fa:	2300      	movs	r3, #0
 80081fc:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	889b      	ldrh	r3, [r3, #4]
 8008202:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008204:	683b      	ldr	r3, [r7, #0]
 8008206:	781b      	ldrb	r3, [r3, #0]
 8008208:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800820c:	2b40      	cmp	r3, #64	@ 0x40
 800820e:	d007      	beq.n	8008220 <USBD_StdEPReq+0x30>
 8008210:	2b40      	cmp	r3, #64	@ 0x40
 8008212:	f200 8181 	bhi.w	8008518 <USBD_StdEPReq+0x328>
 8008216:	2b00      	cmp	r3, #0
 8008218:	d02a      	beq.n	8008270 <USBD_StdEPReq+0x80>
 800821a:	2b20      	cmp	r3, #32
 800821c:	f040 817c 	bne.w	8008518 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008220:	7bbb      	ldrb	r3, [r7, #14]
 8008222:	4619      	mov	r1, r3
 8008224:	6878      	ldr	r0, [r7, #4]
 8008226:	f7ff fe84 	bl	8007f32 <USBD_CoreFindEP>
 800822a:	4603      	mov	r3, r0
 800822c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800822e:	7b7b      	ldrb	r3, [r7, #13]
 8008230:	2bff      	cmp	r3, #255	@ 0xff
 8008232:	f000 8176 	beq.w	8008522 <USBD_StdEPReq+0x332>
 8008236:	7b7b      	ldrb	r3, [r7, #13]
 8008238:	2b00      	cmp	r3, #0
 800823a:	f040 8172 	bne.w	8008522 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800823e:	7b7a      	ldrb	r2, [r7, #13]
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008246:	7b7a      	ldrb	r2, [r7, #13]
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	32ae      	adds	r2, #174	@ 0xae
 800824c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008250:	689b      	ldr	r3, [r3, #8]
 8008252:	2b00      	cmp	r3, #0
 8008254:	f000 8165 	beq.w	8008522 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008258:	7b7a      	ldrb	r2, [r7, #13]
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	32ae      	adds	r2, #174	@ 0xae
 800825e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008262:	689b      	ldr	r3, [r3, #8]
 8008264:	6839      	ldr	r1, [r7, #0]
 8008266:	6878      	ldr	r0, [r7, #4]
 8008268:	4798      	blx	r3
 800826a:	4603      	mov	r3, r0
 800826c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800826e:	e158      	b.n	8008522 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	785b      	ldrb	r3, [r3, #1]
 8008274:	2b03      	cmp	r3, #3
 8008276:	d008      	beq.n	800828a <USBD_StdEPReq+0x9a>
 8008278:	2b03      	cmp	r3, #3
 800827a:	f300 8147 	bgt.w	800850c <USBD_StdEPReq+0x31c>
 800827e:	2b00      	cmp	r3, #0
 8008280:	f000 809b 	beq.w	80083ba <USBD_StdEPReq+0x1ca>
 8008284:	2b01      	cmp	r3, #1
 8008286:	d03c      	beq.n	8008302 <USBD_StdEPReq+0x112>
 8008288:	e140      	b.n	800850c <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008290:	b2db      	uxtb	r3, r3
 8008292:	2b02      	cmp	r3, #2
 8008294:	d002      	beq.n	800829c <USBD_StdEPReq+0xac>
 8008296:	2b03      	cmp	r3, #3
 8008298:	d016      	beq.n	80082c8 <USBD_StdEPReq+0xd8>
 800829a:	e02c      	b.n	80082f6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800829c:	7bbb      	ldrb	r3, [r7, #14]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d00d      	beq.n	80082be <USBD_StdEPReq+0xce>
 80082a2:	7bbb      	ldrb	r3, [r7, #14]
 80082a4:	2b80      	cmp	r3, #128	@ 0x80
 80082a6:	d00a      	beq.n	80082be <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80082a8:	7bbb      	ldrb	r3, [r7, #14]
 80082aa:	4619      	mov	r1, r3
 80082ac:	6878      	ldr	r0, [r7, #4]
 80082ae:	f001 f891 	bl	80093d4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80082b2:	2180      	movs	r1, #128	@ 0x80
 80082b4:	6878      	ldr	r0, [r7, #4]
 80082b6:	f001 f88d 	bl	80093d4 <USBD_LL_StallEP>
 80082ba:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80082bc:	e020      	b.n	8008300 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80082be:	6839      	ldr	r1, [r7, #0]
 80082c0:	6878      	ldr	r0, [r7, #4]
 80082c2:	f000 fc7c 	bl	8008bbe <USBD_CtlError>
              break;
 80082c6:	e01b      	b.n	8008300 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80082c8:	683b      	ldr	r3, [r7, #0]
 80082ca:	885b      	ldrh	r3, [r3, #2]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d10e      	bne.n	80082ee <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80082d0:	7bbb      	ldrb	r3, [r7, #14]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d00b      	beq.n	80082ee <USBD_StdEPReq+0xfe>
 80082d6:	7bbb      	ldrb	r3, [r7, #14]
 80082d8:	2b80      	cmp	r3, #128	@ 0x80
 80082da:	d008      	beq.n	80082ee <USBD_StdEPReq+0xfe>
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	88db      	ldrh	r3, [r3, #6]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d104      	bne.n	80082ee <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80082e4:	7bbb      	ldrb	r3, [r7, #14]
 80082e6:	4619      	mov	r1, r3
 80082e8:	6878      	ldr	r0, [r7, #4]
 80082ea:	f001 f873 	bl	80093d4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f000 fd22 	bl	8008d38 <USBD_CtlSendStatus>

              break;
 80082f4:	e004      	b.n	8008300 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80082f6:	6839      	ldr	r1, [r7, #0]
 80082f8:	6878      	ldr	r0, [r7, #4]
 80082fa:	f000 fc60 	bl	8008bbe <USBD_CtlError>
              break;
 80082fe:	bf00      	nop
          }
          break;
 8008300:	e109      	b.n	8008516 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008308:	b2db      	uxtb	r3, r3
 800830a:	2b02      	cmp	r3, #2
 800830c:	d002      	beq.n	8008314 <USBD_StdEPReq+0x124>
 800830e:	2b03      	cmp	r3, #3
 8008310:	d016      	beq.n	8008340 <USBD_StdEPReq+0x150>
 8008312:	e04b      	b.n	80083ac <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008314:	7bbb      	ldrb	r3, [r7, #14]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d00d      	beq.n	8008336 <USBD_StdEPReq+0x146>
 800831a:	7bbb      	ldrb	r3, [r7, #14]
 800831c:	2b80      	cmp	r3, #128	@ 0x80
 800831e:	d00a      	beq.n	8008336 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008320:	7bbb      	ldrb	r3, [r7, #14]
 8008322:	4619      	mov	r1, r3
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f001 f855 	bl	80093d4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800832a:	2180      	movs	r1, #128	@ 0x80
 800832c:	6878      	ldr	r0, [r7, #4]
 800832e:	f001 f851 	bl	80093d4 <USBD_LL_StallEP>
 8008332:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008334:	e040      	b.n	80083b8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008336:	6839      	ldr	r1, [r7, #0]
 8008338:	6878      	ldr	r0, [r7, #4]
 800833a:	f000 fc40 	bl	8008bbe <USBD_CtlError>
              break;
 800833e:	e03b      	b.n	80083b8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	885b      	ldrh	r3, [r3, #2]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d136      	bne.n	80083b6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008348:	7bbb      	ldrb	r3, [r7, #14]
 800834a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800834e:	2b00      	cmp	r3, #0
 8008350:	d004      	beq.n	800835c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008352:	7bbb      	ldrb	r3, [r7, #14]
 8008354:	4619      	mov	r1, r3
 8008356:	6878      	ldr	r0, [r7, #4]
 8008358:	f001 f85b 	bl	8009412 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800835c:	6878      	ldr	r0, [r7, #4]
 800835e:	f000 fceb 	bl	8008d38 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008362:	7bbb      	ldrb	r3, [r7, #14]
 8008364:	4619      	mov	r1, r3
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	f7ff fde3 	bl	8007f32 <USBD_CoreFindEP>
 800836c:	4603      	mov	r3, r0
 800836e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008370:	7b7b      	ldrb	r3, [r7, #13]
 8008372:	2bff      	cmp	r3, #255	@ 0xff
 8008374:	d01f      	beq.n	80083b6 <USBD_StdEPReq+0x1c6>
 8008376:	7b7b      	ldrb	r3, [r7, #13]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d11c      	bne.n	80083b6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800837c:	7b7a      	ldrb	r2, [r7, #13]
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008384:	7b7a      	ldrb	r2, [r7, #13]
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	32ae      	adds	r2, #174	@ 0xae
 800838a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800838e:	689b      	ldr	r3, [r3, #8]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d010      	beq.n	80083b6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008394:	7b7a      	ldrb	r2, [r7, #13]
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	32ae      	adds	r2, #174	@ 0xae
 800839a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800839e:	689b      	ldr	r3, [r3, #8]
 80083a0:	6839      	ldr	r1, [r7, #0]
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	4798      	blx	r3
 80083a6:	4603      	mov	r3, r0
 80083a8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80083aa:	e004      	b.n	80083b6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80083ac:	6839      	ldr	r1, [r7, #0]
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f000 fc05 	bl	8008bbe <USBD_CtlError>
              break;
 80083b4:	e000      	b.n	80083b8 <USBD_StdEPReq+0x1c8>
              break;
 80083b6:	bf00      	nop
          }
          break;
 80083b8:	e0ad      	b.n	8008516 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80083c0:	b2db      	uxtb	r3, r3
 80083c2:	2b02      	cmp	r3, #2
 80083c4:	d002      	beq.n	80083cc <USBD_StdEPReq+0x1dc>
 80083c6:	2b03      	cmp	r3, #3
 80083c8:	d033      	beq.n	8008432 <USBD_StdEPReq+0x242>
 80083ca:	e099      	b.n	8008500 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80083cc:	7bbb      	ldrb	r3, [r7, #14]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d007      	beq.n	80083e2 <USBD_StdEPReq+0x1f2>
 80083d2:	7bbb      	ldrb	r3, [r7, #14]
 80083d4:	2b80      	cmp	r3, #128	@ 0x80
 80083d6:	d004      	beq.n	80083e2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80083d8:	6839      	ldr	r1, [r7, #0]
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f000 fbef 	bl	8008bbe <USBD_CtlError>
                break;
 80083e0:	e093      	b.n	800850a <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80083e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	da0b      	bge.n	8008402 <USBD_StdEPReq+0x212>
 80083ea:	7bbb      	ldrb	r3, [r7, #14]
 80083ec:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80083f0:	4613      	mov	r3, r2
 80083f2:	009b      	lsls	r3, r3, #2
 80083f4:	4413      	add	r3, r2
 80083f6:	009b      	lsls	r3, r3, #2
 80083f8:	3310      	adds	r3, #16
 80083fa:	687a      	ldr	r2, [r7, #4]
 80083fc:	4413      	add	r3, r2
 80083fe:	3304      	adds	r3, #4
 8008400:	e00b      	b.n	800841a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008402:	7bbb      	ldrb	r3, [r7, #14]
 8008404:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008408:	4613      	mov	r3, r2
 800840a:	009b      	lsls	r3, r3, #2
 800840c:	4413      	add	r3, r2
 800840e:	009b      	lsls	r3, r3, #2
 8008410:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008414:	687a      	ldr	r2, [r7, #4]
 8008416:	4413      	add	r3, r2
 8008418:	3304      	adds	r3, #4
 800841a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800841c:	68bb      	ldr	r3, [r7, #8]
 800841e:	2200      	movs	r2, #0
 8008420:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008422:	68bb      	ldr	r3, [r7, #8]
 8008424:	330e      	adds	r3, #14
 8008426:	2202      	movs	r2, #2
 8008428:	4619      	mov	r1, r3
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f000 fc44 	bl	8008cb8 <USBD_CtlSendData>
              break;
 8008430:	e06b      	b.n	800850a <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008432:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008436:	2b00      	cmp	r3, #0
 8008438:	da11      	bge.n	800845e <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800843a:	7bbb      	ldrb	r3, [r7, #14]
 800843c:	f003 020f 	and.w	r2, r3, #15
 8008440:	6879      	ldr	r1, [r7, #4]
 8008442:	4613      	mov	r3, r2
 8008444:	009b      	lsls	r3, r3, #2
 8008446:	4413      	add	r3, r2
 8008448:	009b      	lsls	r3, r3, #2
 800844a:	440b      	add	r3, r1
 800844c:	3323      	adds	r3, #35	@ 0x23
 800844e:	781b      	ldrb	r3, [r3, #0]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d117      	bne.n	8008484 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8008454:	6839      	ldr	r1, [r7, #0]
 8008456:	6878      	ldr	r0, [r7, #4]
 8008458:	f000 fbb1 	bl	8008bbe <USBD_CtlError>
                  break;
 800845c:	e055      	b.n	800850a <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800845e:	7bbb      	ldrb	r3, [r7, #14]
 8008460:	f003 020f 	and.w	r2, r3, #15
 8008464:	6879      	ldr	r1, [r7, #4]
 8008466:	4613      	mov	r3, r2
 8008468:	009b      	lsls	r3, r3, #2
 800846a:	4413      	add	r3, r2
 800846c:	009b      	lsls	r3, r3, #2
 800846e:	440b      	add	r3, r1
 8008470:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008474:	781b      	ldrb	r3, [r3, #0]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d104      	bne.n	8008484 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800847a:	6839      	ldr	r1, [r7, #0]
 800847c:	6878      	ldr	r0, [r7, #4]
 800847e:	f000 fb9e 	bl	8008bbe <USBD_CtlError>
                  break;
 8008482:	e042      	b.n	800850a <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008484:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008488:	2b00      	cmp	r3, #0
 800848a:	da0b      	bge.n	80084a4 <USBD_StdEPReq+0x2b4>
 800848c:	7bbb      	ldrb	r3, [r7, #14]
 800848e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008492:	4613      	mov	r3, r2
 8008494:	009b      	lsls	r3, r3, #2
 8008496:	4413      	add	r3, r2
 8008498:	009b      	lsls	r3, r3, #2
 800849a:	3310      	adds	r3, #16
 800849c:	687a      	ldr	r2, [r7, #4]
 800849e:	4413      	add	r3, r2
 80084a0:	3304      	adds	r3, #4
 80084a2:	e00b      	b.n	80084bc <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80084a4:	7bbb      	ldrb	r3, [r7, #14]
 80084a6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80084aa:	4613      	mov	r3, r2
 80084ac:	009b      	lsls	r3, r3, #2
 80084ae:	4413      	add	r3, r2
 80084b0:	009b      	lsls	r3, r3, #2
 80084b2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80084b6:	687a      	ldr	r2, [r7, #4]
 80084b8:	4413      	add	r3, r2
 80084ba:	3304      	adds	r3, #4
 80084bc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80084be:	7bbb      	ldrb	r3, [r7, #14]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d002      	beq.n	80084ca <USBD_StdEPReq+0x2da>
 80084c4:	7bbb      	ldrb	r3, [r7, #14]
 80084c6:	2b80      	cmp	r3, #128	@ 0x80
 80084c8:	d103      	bne.n	80084d2 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 80084ca:	68bb      	ldr	r3, [r7, #8]
 80084cc:	2200      	movs	r2, #0
 80084ce:	739a      	strb	r2, [r3, #14]
 80084d0:	e00e      	b.n	80084f0 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80084d2:	7bbb      	ldrb	r3, [r7, #14]
 80084d4:	4619      	mov	r1, r3
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	f000 ffba 	bl	8009450 <USBD_LL_IsStallEP>
 80084dc:	4603      	mov	r3, r0
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d003      	beq.n	80084ea <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 80084e2:	68bb      	ldr	r3, [r7, #8]
 80084e4:	2201      	movs	r2, #1
 80084e6:	739a      	strb	r2, [r3, #14]
 80084e8:	e002      	b.n	80084f0 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	2200      	movs	r2, #0
 80084ee:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	330e      	adds	r3, #14
 80084f4:	2202      	movs	r2, #2
 80084f6:	4619      	mov	r1, r3
 80084f8:	6878      	ldr	r0, [r7, #4]
 80084fa:	f000 fbdd 	bl	8008cb8 <USBD_CtlSendData>
              break;
 80084fe:	e004      	b.n	800850a <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8008500:	6839      	ldr	r1, [r7, #0]
 8008502:	6878      	ldr	r0, [r7, #4]
 8008504:	f000 fb5b 	bl	8008bbe <USBD_CtlError>
              break;
 8008508:	bf00      	nop
          }
          break;
 800850a:	e004      	b.n	8008516 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800850c:	6839      	ldr	r1, [r7, #0]
 800850e:	6878      	ldr	r0, [r7, #4]
 8008510:	f000 fb55 	bl	8008bbe <USBD_CtlError>
          break;
 8008514:	bf00      	nop
      }
      break;
 8008516:	e005      	b.n	8008524 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8008518:	6839      	ldr	r1, [r7, #0]
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	f000 fb4f 	bl	8008bbe <USBD_CtlError>
      break;
 8008520:	e000      	b.n	8008524 <USBD_StdEPReq+0x334>
      break;
 8008522:	bf00      	nop
  }

  return ret;
 8008524:	7bfb      	ldrb	r3, [r7, #15]
}
 8008526:	4618      	mov	r0, r3
 8008528:	3710      	adds	r7, #16
 800852a:	46bd      	mov	sp, r7
 800852c:	bd80      	pop	{r7, pc}
	...

08008530 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008530:	b580      	push	{r7, lr}
 8008532:	b084      	sub	sp, #16
 8008534:	af00      	add	r7, sp, #0
 8008536:	6078      	str	r0, [r7, #4]
 8008538:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800853a:	2300      	movs	r3, #0
 800853c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800853e:	2300      	movs	r3, #0
 8008540:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008542:	2300      	movs	r3, #0
 8008544:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	885b      	ldrh	r3, [r3, #2]
 800854a:	0a1b      	lsrs	r3, r3, #8
 800854c:	b29b      	uxth	r3, r3
 800854e:	3b01      	subs	r3, #1
 8008550:	2b06      	cmp	r3, #6
 8008552:	f200 8128 	bhi.w	80087a6 <USBD_GetDescriptor+0x276>
 8008556:	a201      	add	r2, pc, #4	@ (adr r2, 800855c <USBD_GetDescriptor+0x2c>)
 8008558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800855c:	08008579 	.word	0x08008579
 8008560:	08008591 	.word	0x08008591
 8008564:	080085d1 	.word	0x080085d1
 8008568:	080087a7 	.word	0x080087a7
 800856c:	080087a7 	.word	0x080087a7
 8008570:	08008747 	.word	0x08008747
 8008574:	08008773 	.word	0x08008773
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	687a      	ldr	r2, [r7, #4]
 8008582:	7c12      	ldrb	r2, [r2, #16]
 8008584:	f107 0108 	add.w	r1, r7, #8
 8008588:	4610      	mov	r0, r2
 800858a:	4798      	blx	r3
 800858c:	60f8      	str	r0, [r7, #12]
      break;
 800858e:	e112      	b.n	80087b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	7c1b      	ldrb	r3, [r3, #16]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d10d      	bne.n	80085b4 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800859e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085a0:	f107 0208 	add.w	r2, r7, #8
 80085a4:	4610      	mov	r0, r2
 80085a6:	4798      	blx	r3
 80085a8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	3301      	adds	r3, #1
 80085ae:	2202      	movs	r2, #2
 80085b0:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80085b2:	e100      	b.n	80087b6 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80085ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085bc:	f107 0208 	add.w	r2, r7, #8
 80085c0:	4610      	mov	r0, r2
 80085c2:	4798      	blx	r3
 80085c4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	3301      	adds	r3, #1
 80085ca:	2202      	movs	r2, #2
 80085cc:	701a      	strb	r2, [r3, #0]
      break;
 80085ce:	e0f2      	b.n	80087b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	885b      	ldrh	r3, [r3, #2]
 80085d4:	b2db      	uxtb	r3, r3
 80085d6:	2b05      	cmp	r3, #5
 80085d8:	f200 80ac 	bhi.w	8008734 <USBD_GetDescriptor+0x204>
 80085dc:	a201      	add	r2, pc, #4	@ (adr r2, 80085e4 <USBD_GetDescriptor+0xb4>)
 80085de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085e2:	bf00      	nop
 80085e4:	080085fd 	.word	0x080085fd
 80085e8:	08008631 	.word	0x08008631
 80085ec:	08008665 	.word	0x08008665
 80085f0:	08008699 	.word	0x08008699
 80085f4:	080086cd 	.word	0x080086cd
 80085f8:	08008701 	.word	0x08008701
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008602:	685b      	ldr	r3, [r3, #4]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d00b      	beq.n	8008620 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800860e:	685b      	ldr	r3, [r3, #4]
 8008610:	687a      	ldr	r2, [r7, #4]
 8008612:	7c12      	ldrb	r2, [r2, #16]
 8008614:	f107 0108 	add.w	r1, r7, #8
 8008618:	4610      	mov	r0, r2
 800861a:	4798      	blx	r3
 800861c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800861e:	e091      	b.n	8008744 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008620:	6839      	ldr	r1, [r7, #0]
 8008622:	6878      	ldr	r0, [r7, #4]
 8008624:	f000 facb 	bl	8008bbe <USBD_CtlError>
            err++;
 8008628:	7afb      	ldrb	r3, [r7, #11]
 800862a:	3301      	adds	r3, #1
 800862c:	72fb      	strb	r3, [r7, #11]
          break;
 800862e:	e089      	b.n	8008744 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008636:	689b      	ldr	r3, [r3, #8]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d00b      	beq.n	8008654 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008642:	689b      	ldr	r3, [r3, #8]
 8008644:	687a      	ldr	r2, [r7, #4]
 8008646:	7c12      	ldrb	r2, [r2, #16]
 8008648:	f107 0108 	add.w	r1, r7, #8
 800864c:	4610      	mov	r0, r2
 800864e:	4798      	blx	r3
 8008650:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008652:	e077      	b.n	8008744 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008654:	6839      	ldr	r1, [r7, #0]
 8008656:	6878      	ldr	r0, [r7, #4]
 8008658:	f000 fab1 	bl	8008bbe <USBD_CtlError>
            err++;
 800865c:	7afb      	ldrb	r3, [r7, #11]
 800865e:	3301      	adds	r3, #1
 8008660:	72fb      	strb	r3, [r7, #11]
          break;
 8008662:	e06f      	b.n	8008744 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800866a:	68db      	ldr	r3, [r3, #12]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d00b      	beq.n	8008688 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008676:	68db      	ldr	r3, [r3, #12]
 8008678:	687a      	ldr	r2, [r7, #4]
 800867a:	7c12      	ldrb	r2, [r2, #16]
 800867c:	f107 0108 	add.w	r1, r7, #8
 8008680:	4610      	mov	r0, r2
 8008682:	4798      	blx	r3
 8008684:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008686:	e05d      	b.n	8008744 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008688:	6839      	ldr	r1, [r7, #0]
 800868a:	6878      	ldr	r0, [r7, #4]
 800868c:	f000 fa97 	bl	8008bbe <USBD_CtlError>
            err++;
 8008690:	7afb      	ldrb	r3, [r7, #11]
 8008692:	3301      	adds	r3, #1
 8008694:	72fb      	strb	r3, [r7, #11]
          break;
 8008696:	e055      	b.n	8008744 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800869e:	691b      	ldr	r3, [r3, #16]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d00b      	beq.n	80086bc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80086aa:	691b      	ldr	r3, [r3, #16]
 80086ac:	687a      	ldr	r2, [r7, #4]
 80086ae:	7c12      	ldrb	r2, [r2, #16]
 80086b0:	f107 0108 	add.w	r1, r7, #8
 80086b4:	4610      	mov	r0, r2
 80086b6:	4798      	blx	r3
 80086b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80086ba:	e043      	b.n	8008744 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80086bc:	6839      	ldr	r1, [r7, #0]
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f000 fa7d 	bl	8008bbe <USBD_CtlError>
            err++;
 80086c4:	7afb      	ldrb	r3, [r7, #11]
 80086c6:	3301      	adds	r3, #1
 80086c8:	72fb      	strb	r3, [r7, #11]
          break;
 80086ca:	e03b      	b.n	8008744 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80086d2:	695b      	ldr	r3, [r3, #20]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d00b      	beq.n	80086f0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80086de:	695b      	ldr	r3, [r3, #20]
 80086e0:	687a      	ldr	r2, [r7, #4]
 80086e2:	7c12      	ldrb	r2, [r2, #16]
 80086e4:	f107 0108 	add.w	r1, r7, #8
 80086e8:	4610      	mov	r0, r2
 80086ea:	4798      	blx	r3
 80086ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80086ee:	e029      	b.n	8008744 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80086f0:	6839      	ldr	r1, [r7, #0]
 80086f2:	6878      	ldr	r0, [r7, #4]
 80086f4:	f000 fa63 	bl	8008bbe <USBD_CtlError>
            err++;
 80086f8:	7afb      	ldrb	r3, [r7, #11]
 80086fa:	3301      	adds	r3, #1
 80086fc:	72fb      	strb	r3, [r7, #11]
          break;
 80086fe:	e021      	b.n	8008744 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008706:	699b      	ldr	r3, [r3, #24]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d00b      	beq.n	8008724 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008712:	699b      	ldr	r3, [r3, #24]
 8008714:	687a      	ldr	r2, [r7, #4]
 8008716:	7c12      	ldrb	r2, [r2, #16]
 8008718:	f107 0108 	add.w	r1, r7, #8
 800871c:	4610      	mov	r0, r2
 800871e:	4798      	blx	r3
 8008720:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008722:	e00f      	b.n	8008744 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008724:	6839      	ldr	r1, [r7, #0]
 8008726:	6878      	ldr	r0, [r7, #4]
 8008728:	f000 fa49 	bl	8008bbe <USBD_CtlError>
            err++;
 800872c:	7afb      	ldrb	r3, [r7, #11]
 800872e:	3301      	adds	r3, #1
 8008730:	72fb      	strb	r3, [r7, #11]
          break;
 8008732:	e007      	b.n	8008744 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008734:	6839      	ldr	r1, [r7, #0]
 8008736:	6878      	ldr	r0, [r7, #4]
 8008738:	f000 fa41 	bl	8008bbe <USBD_CtlError>
          err++;
 800873c:	7afb      	ldrb	r3, [r7, #11]
 800873e:	3301      	adds	r3, #1
 8008740:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8008742:	bf00      	nop
      }
      break;
 8008744:	e037      	b.n	80087b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	7c1b      	ldrb	r3, [r3, #16]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d109      	bne.n	8008762 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008754:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008756:	f107 0208 	add.w	r2, r7, #8
 800875a:	4610      	mov	r0, r2
 800875c:	4798      	blx	r3
 800875e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008760:	e029      	b.n	80087b6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008762:	6839      	ldr	r1, [r7, #0]
 8008764:	6878      	ldr	r0, [r7, #4]
 8008766:	f000 fa2a 	bl	8008bbe <USBD_CtlError>
        err++;
 800876a:	7afb      	ldrb	r3, [r7, #11]
 800876c:	3301      	adds	r3, #1
 800876e:	72fb      	strb	r3, [r7, #11]
      break;
 8008770:	e021      	b.n	80087b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	7c1b      	ldrb	r3, [r3, #16]
 8008776:	2b00      	cmp	r3, #0
 8008778:	d10d      	bne.n	8008796 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008782:	f107 0208 	add.w	r2, r7, #8
 8008786:	4610      	mov	r0, r2
 8008788:	4798      	blx	r3
 800878a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	3301      	adds	r3, #1
 8008790:	2207      	movs	r2, #7
 8008792:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008794:	e00f      	b.n	80087b6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008796:	6839      	ldr	r1, [r7, #0]
 8008798:	6878      	ldr	r0, [r7, #4]
 800879a:	f000 fa10 	bl	8008bbe <USBD_CtlError>
        err++;
 800879e:	7afb      	ldrb	r3, [r7, #11]
 80087a0:	3301      	adds	r3, #1
 80087a2:	72fb      	strb	r3, [r7, #11]
      break;
 80087a4:	e007      	b.n	80087b6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80087a6:	6839      	ldr	r1, [r7, #0]
 80087a8:	6878      	ldr	r0, [r7, #4]
 80087aa:	f000 fa08 	bl	8008bbe <USBD_CtlError>
      err++;
 80087ae:	7afb      	ldrb	r3, [r7, #11]
 80087b0:	3301      	adds	r3, #1
 80087b2:	72fb      	strb	r3, [r7, #11]
      break;
 80087b4:	bf00      	nop
  }

  if (err != 0U)
 80087b6:	7afb      	ldrb	r3, [r7, #11]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d11e      	bne.n	80087fa <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	88db      	ldrh	r3, [r3, #6]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d016      	beq.n	80087f2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80087c4:	893b      	ldrh	r3, [r7, #8]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d00e      	beq.n	80087e8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80087ca:	683b      	ldr	r3, [r7, #0]
 80087cc:	88da      	ldrh	r2, [r3, #6]
 80087ce:	893b      	ldrh	r3, [r7, #8]
 80087d0:	4293      	cmp	r3, r2
 80087d2:	bf28      	it	cs
 80087d4:	4613      	movcs	r3, r2
 80087d6:	b29b      	uxth	r3, r3
 80087d8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80087da:	893b      	ldrh	r3, [r7, #8]
 80087dc:	461a      	mov	r2, r3
 80087de:	68f9      	ldr	r1, [r7, #12]
 80087e0:	6878      	ldr	r0, [r7, #4]
 80087e2:	f000 fa69 	bl	8008cb8 <USBD_CtlSendData>
 80087e6:	e009      	b.n	80087fc <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80087e8:	6839      	ldr	r1, [r7, #0]
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f000 f9e7 	bl	8008bbe <USBD_CtlError>
 80087f0:	e004      	b.n	80087fc <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80087f2:	6878      	ldr	r0, [r7, #4]
 80087f4:	f000 faa0 	bl	8008d38 <USBD_CtlSendStatus>
 80087f8:	e000      	b.n	80087fc <USBD_GetDescriptor+0x2cc>
    return;
 80087fa:	bf00      	nop
  }
}
 80087fc:	3710      	adds	r7, #16
 80087fe:	46bd      	mov	sp, r7
 8008800:	bd80      	pop	{r7, pc}
 8008802:	bf00      	nop

08008804 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008804:	b580      	push	{r7, lr}
 8008806:	b084      	sub	sp, #16
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
 800880c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	889b      	ldrh	r3, [r3, #4]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d131      	bne.n	800887a <USBD_SetAddress+0x76>
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	88db      	ldrh	r3, [r3, #6]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d12d      	bne.n	800887a <USBD_SetAddress+0x76>
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	885b      	ldrh	r3, [r3, #2]
 8008822:	2b7f      	cmp	r3, #127	@ 0x7f
 8008824:	d829      	bhi.n	800887a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	885b      	ldrh	r3, [r3, #2]
 800882a:	b2db      	uxtb	r3, r3
 800882c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008830:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008838:	b2db      	uxtb	r3, r3
 800883a:	2b03      	cmp	r3, #3
 800883c:	d104      	bne.n	8008848 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800883e:	6839      	ldr	r1, [r7, #0]
 8008840:	6878      	ldr	r0, [r7, #4]
 8008842:	f000 f9bc 	bl	8008bbe <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008846:	e01d      	b.n	8008884 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	7bfa      	ldrb	r2, [r7, #15]
 800884c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008850:	7bfb      	ldrb	r3, [r7, #15]
 8008852:	4619      	mov	r1, r3
 8008854:	6878      	ldr	r0, [r7, #4]
 8008856:	f000 fe27 	bl	80094a8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800885a:	6878      	ldr	r0, [r7, #4]
 800885c:	f000 fa6c 	bl	8008d38 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008860:	7bfb      	ldrb	r3, [r7, #15]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d004      	beq.n	8008870 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2202      	movs	r2, #2
 800886a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800886e:	e009      	b.n	8008884 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2201      	movs	r2, #1
 8008874:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008878:	e004      	b.n	8008884 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800887a:	6839      	ldr	r1, [r7, #0]
 800887c:	6878      	ldr	r0, [r7, #4]
 800887e:	f000 f99e 	bl	8008bbe <USBD_CtlError>
  }
}
 8008882:	bf00      	nop
 8008884:	bf00      	nop
 8008886:	3710      	adds	r7, #16
 8008888:	46bd      	mov	sp, r7
 800888a:	bd80      	pop	{r7, pc}

0800888c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800888c:	b580      	push	{r7, lr}
 800888e:	b084      	sub	sp, #16
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
 8008894:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008896:	2300      	movs	r3, #0
 8008898:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	885b      	ldrh	r3, [r3, #2]
 800889e:	b2da      	uxtb	r2, r3
 80088a0:	4b4e      	ldr	r3, [pc, #312]	@ (80089dc <USBD_SetConfig+0x150>)
 80088a2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80088a4:	4b4d      	ldr	r3, [pc, #308]	@ (80089dc <USBD_SetConfig+0x150>)
 80088a6:	781b      	ldrb	r3, [r3, #0]
 80088a8:	2b01      	cmp	r3, #1
 80088aa:	d905      	bls.n	80088b8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80088ac:	6839      	ldr	r1, [r7, #0]
 80088ae:	6878      	ldr	r0, [r7, #4]
 80088b0:	f000 f985 	bl	8008bbe <USBD_CtlError>
    return USBD_FAIL;
 80088b4:	2303      	movs	r3, #3
 80088b6:	e08c      	b.n	80089d2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088be:	b2db      	uxtb	r3, r3
 80088c0:	2b02      	cmp	r3, #2
 80088c2:	d002      	beq.n	80088ca <USBD_SetConfig+0x3e>
 80088c4:	2b03      	cmp	r3, #3
 80088c6:	d029      	beq.n	800891c <USBD_SetConfig+0x90>
 80088c8:	e075      	b.n	80089b6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80088ca:	4b44      	ldr	r3, [pc, #272]	@ (80089dc <USBD_SetConfig+0x150>)
 80088cc:	781b      	ldrb	r3, [r3, #0]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d020      	beq.n	8008914 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80088d2:	4b42      	ldr	r3, [pc, #264]	@ (80089dc <USBD_SetConfig+0x150>)
 80088d4:	781b      	ldrb	r3, [r3, #0]
 80088d6:	461a      	mov	r2, r3
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80088dc:	4b3f      	ldr	r3, [pc, #252]	@ (80089dc <USBD_SetConfig+0x150>)
 80088de:	781b      	ldrb	r3, [r3, #0]
 80088e0:	4619      	mov	r1, r3
 80088e2:	6878      	ldr	r0, [r7, #4]
 80088e4:	f7fe ffcd 	bl	8007882 <USBD_SetClassConfig>
 80088e8:	4603      	mov	r3, r0
 80088ea:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80088ec:	7bfb      	ldrb	r3, [r7, #15]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d008      	beq.n	8008904 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80088f2:	6839      	ldr	r1, [r7, #0]
 80088f4:	6878      	ldr	r0, [r7, #4]
 80088f6:	f000 f962 	bl	8008bbe <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2202      	movs	r2, #2
 80088fe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008902:	e065      	b.n	80089d0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008904:	6878      	ldr	r0, [r7, #4]
 8008906:	f000 fa17 	bl	8008d38 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	2203      	movs	r2, #3
 800890e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008912:	e05d      	b.n	80089d0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008914:	6878      	ldr	r0, [r7, #4]
 8008916:	f000 fa0f 	bl	8008d38 <USBD_CtlSendStatus>
      break;
 800891a:	e059      	b.n	80089d0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800891c:	4b2f      	ldr	r3, [pc, #188]	@ (80089dc <USBD_SetConfig+0x150>)
 800891e:	781b      	ldrb	r3, [r3, #0]
 8008920:	2b00      	cmp	r3, #0
 8008922:	d112      	bne.n	800894a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2202      	movs	r2, #2
 8008928:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800892c:	4b2b      	ldr	r3, [pc, #172]	@ (80089dc <USBD_SetConfig+0x150>)
 800892e:	781b      	ldrb	r3, [r3, #0]
 8008930:	461a      	mov	r2, r3
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008936:	4b29      	ldr	r3, [pc, #164]	@ (80089dc <USBD_SetConfig+0x150>)
 8008938:	781b      	ldrb	r3, [r3, #0]
 800893a:	4619      	mov	r1, r3
 800893c:	6878      	ldr	r0, [r7, #4]
 800893e:	f7fe ffbc 	bl	80078ba <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008942:	6878      	ldr	r0, [r7, #4]
 8008944:	f000 f9f8 	bl	8008d38 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008948:	e042      	b.n	80089d0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800894a:	4b24      	ldr	r3, [pc, #144]	@ (80089dc <USBD_SetConfig+0x150>)
 800894c:	781b      	ldrb	r3, [r3, #0]
 800894e:	461a      	mov	r2, r3
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	685b      	ldr	r3, [r3, #4]
 8008954:	429a      	cmp	r2, r3
 8008956:	d02a      	beq.n	80089ae <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	685b      	ldr	r3, [r3, #4]
 800895c:	b2db      	uxtb	r3, r3
 800895e:	4619      	mov	r1, r3
 8008960:	6878      	ldr	r0, [r7, #4]
 8008962:	f7fe ffaa 	bl	80078ba <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008966:	4b1d      	ldr	r3, [pc, #116]	@ (80089dc <USBD_SetConfig+0x150>)
 8008968:	781b      	ldrb	r3, [r3, #0]
 800896a:	461a      	mov	r2, r3
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008970:	4b1a      	ldr	r3, [pc, #104]	@ (80089dc <USBD_SetConfig+0x150>)
 8008972:	781b      	ldrb	r3, [r3, #0]
 8008974:	4619      	mov	r1, r3
 8008976:	6878      	ldr	r0, [r7, #4]
 8008978:	f7fe ff83 	bl	8007882 <USBD_SetClassConfig>
 800897c:	4603      	mov	r3, r0
 800897e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008980:	7bfb      	ldrb	r3, [r7, #15]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d00f      	beq.n	80089a6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008986:	6839      	ldr	r1, [r7, #0]
 8008988:	6878      	ldr	r0, [r7, #4]
 800898a:	f000 f918 	bl	8008bbe <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	685b      	ldr	r3, [r3, #4]
 8008992:	b2db      	uxtb	r3, r3
 8008994:	4619      	mov	r1, r3
 8008996:	6878      	ldr	r0, [r7, #4]
 8008998:	f7fe ff8f 	bl	80078ba <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	2202      	movs	r2, #2
 80089a0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80089a4:	e014      	b.n	80089d0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80089a6:	6878      	ldr	r0, [r7, #4]
 80089a8:	f000 f9c6 	bl	8008d38 <USBD_CtlSendStatus>
      break;
 80089ac:	e010      	b.n	80089d0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80089ae:	6878      	ldr	r0, [r7, #4]
 80089b0:	f000 f9c2 	bl	8008d38 <USBD_CtlSendStatus>
      break;
 80089b4:	e00c      	b.n	80089d0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80089b6:	6839      	ldr	r1, [r7, #0]
 80089b8:	6878      	ldr	r0, [r7, #4]
 80089ba:	f000 f900 	bl	8008bbe <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80089be:	4b07      	ldr	r3, [pc, #28]	@ (80089dc <USBD_SetConfig+0x150>)
 80089c0:	781b      	ldrb	r3, [r3, #0]
 80089c2:	4619      	mov	r1, r3
 80089c4:	6878      	ldr	r0, [r7, #4]
 80089c6:	f7fe ff78 	bl	80078ba <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80089ca:	2303      	movs	r3, #3
 80089cc:	73fb      	strb	r3, [r7, #15]
      break;
 80089ce:	bf00      	nop
  }

  return ret;
 80089d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80089d2:	4618      	mov	r0, r3
 80089d4:	3710      	adds	r7, #16
 80089d6:	46bd      	mov	sp, r7
 80089d8:	bd80      	pop	{r7, pc}
 80089da:	bf00      	nop
 80089dc:	2000026c 	.word	0x2000026c

080089e0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b082      	sub	sp, #8
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
 80089e8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	88db      	ldrh	r3, [r3, #6]
 80089ee:	2b01      	cmp	r3, #1
 80089f0:	d004      	beq.n	80089fc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80089f2:	6839      	ldr	r1, [r7, #0]
 80089f4:	6878      	ldr	r0, [r7, #4]
 80089f6:	f000 f8e2 	bl	8008bbe <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80089fa:	e023      	b.n	8008a44 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a02:	b2db      	uxtb	r3, r3
 8008a04:	2b02      	cmp	r3, #2
 8008a06:	dc02      	bgt.n	8008a0e <USBD_GetConfig+0x2e>
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	dc03      	bgt.n	8008a14 <USBD_GetConfig+0x34>
 8008a0c:	e015      	b.n	8008a3a <USBD_GetConfig+0x5a>
 8008a0e:	2b03      	cmp	r3, #3
 8008a10:	d00b      	beq.n	8008a2a <USBD_GetConfig+0x4a>
 8008a12:	e012      	b.n	8008a3a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2200      	movs	r2, #0
 8008a18:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	3308      	adds	r3, #8
 8008a1e:	2201      	movs	r2, #1
 8008a20:	4619      	mov	r1, r3
 8008a22:	6878      	ldr	r0, [r7, #4]
 8008a24:	f000 f948 	bl	8008cb8 <USBD_CtlSendData>
        break;
 8008a28:	e00c      	b.n	8008a44 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	3304      	adds	r3, #4
 8008a2e:	2201      	movs	r2, #1
 8008a30:	4619      	mov	r1, r3
 8008a32:	6878      	ldr	r0, [r7, #4]
 8008a34:	f000 f940 	bl	8008cb8 <USBD_CtlSendData>
        break;
 8008a38:	e004      	b.n	8008a44 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008a3a:	6839      	ldr	r1, [r7, #0]
 8008a3c:	6878      	ldr	r0, [r7, #4]
 8008a3e:	f000 f8be 	bl	8008bbe <USBD_CtlError>
        break;
 8008a42:	bf00      	nop
}
 8008a44:	bf00      	nop
 8008a46:	3708      	adds	r7, #8
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	bd80      	pop	{r7, pc}

08008a4c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	b082      	sub	sp, #8
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
 8008a54:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a5c:	b2db      	uxtb	r3, r3
 8008a5e:	3b01      	subs	r3, #1
 8008a60:	2b02      	cmp	r3, #2
 8008a62:	d81e      	bhi.n	8008aa2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008a64:	683b      	ldr	r3, [r7, #0]
 8008a66:	88db      	ldrh	r3, [r3, #6]
 8008a68:	2b02      	cmp	r3, #2
 8008a6a:	d004      	beq.n	8008a76 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008a6c:	6839      	ldr	r1, [r7, #0]
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	f000 f8a5 	bl	8008bbe <USBD_CtlError>
        break;
 8008a74:	e01a      	b.n	8008aac <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	2201      	movs	r2, #1
 8008a7a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d005      	beq.n	8008a92 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	68db      	ldr	r3, [r3, #12]
 8008a8a:	f043 0202 	orr.w	r2, r3, #2
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	330c      	adds	r3, #12
 8008a96:	2202      	movs	r2, #2
 8008a98:	4619      	mov	r1, r3
 8008a9a:	6878      	ldr	r0, [r7, #4]
 8008a9c:	f000 f90c 	bl	8008cb8 <USBD_CtlSendData>
      break;
 8008aa0:	e004      	b.n	8008aac <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008aa2:	6839      	ldr	r1, [r7, #0]
 8008aa4:	6878      	ldr	r0, [r7, #4]
 8008aa6:	f000 f88a 	bl	8008bbe <USBD_CtlError>
      break;
 8008aaa:	bf00      	nop
  }
}
 8008aac:	bf00      	nop
 8008aae:	3708      	adds	r7, #8
 8008ab0:	46bd      	mov	sp, r7
 8008ab2:	bd80      	pop	{r7, pc}

08008ab4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	b082      	sub	sp, #8
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]
 8008abc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	885b      	ldrh	r3, [r3, #2]
 8008ac2:	2b01      	cmp	r3, #1
 8008ac4:	d107      	bne.n	8008ad6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2201      	movs	r2, #1
 8008aca:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008ace:	6878      	ldr	r0, [r7, #4]
 8008ad0:	f000 f932 	bl	8008d38 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008ad4:	e013      	b.n	8008afe <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008ad6:	683b      	ldr	r3, [r7, #0]
 8008ad8:	885b      	ldrh	r3, [r3, #2]
 8008ada:	2b02      	cmp	r3, #2
 8008adc:	d10b      	bne.n	8008af6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	889b      	ldrh	r3, [r3, #4]
 8008ae2:	0a1b      	lsrs	r3, r3, #8
 8008ae4:	b29b      	uxth	r3, r3
 8008ae6:	b2da      	uxtb	r2, r3
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008aee:	6878      	ldr	r0, [r7, #4]
 8008af0:	f000 f922 	bl	8008d38 <USBD_CtlSendStatus>
}
 8008af4:	e003      	b.n	8008afe <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008af6:	6839      	ldr	r1, [r7, #0]
 8008af8:	6878      	ldr	r0, [r7, #4]
 8008afa:	f000 f860 	bl	8008bbe <USBD_CtlError>
}
 8008afe:	bf00      	nop
 8008b00:	3708      	adds	r7, #8
 8008b02:	46bd      	mov	sp, r7
 8008b04:	bd80      	pop	{r7, pc}

08008b06 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b06:	b580      	push	{r7, lr}
 8008b08:	b082      	sub	sp, #8
 8008b0a:	af00      	add	r7, sp, #0
 8008b0c:	6078      	str	r0, [r7, #4]
 8008b0e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b16:	b2db      	uxtb	r3, r3
 8008b18:	3b01      	subs	r3, #1
 8008b1a:	2b02      	cmp	r3, #2
 8008b1c:	d80b      	bhi.n	8008b36 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	885b      	ldrh	r3, [r3, #2]
 8008b22:	2b01      	cmp	r3, #1
 8008b24:	d10c      	bne.n	8008b40 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	2200      	movs	r2, #0
 8008b2a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008b2e:	6878      	ldr	r0, [r7, #4]
 8008b30:	f000 f902 	bl	8008d38 <USBD_CtlSendStatus>
      }
      break;
 8008b34:	e004      	b.n	8008b40 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008b36:	6839      	ldr	r1, [r7, #0]
 8008b38:	6878      	ldr	r0, [r7, #4]
 8008b3a:	f000 f840 	bl	8008bbe <USBD_CtlError>
      break;
 8008b3e:	e000      	b.n	8008b42 <USBD_ClrFeature+0x3c>
      break;
 8008b40:	bf00      	nop
  }
}
 8008b42:	bf00      	nop
 8008b44:	3708      	adds	r7, #8
 8008b46:	46bd      	mov	sp, r7
 8008b48:	bd80      	pop	{r7, pc}

08008b4a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008b4a:	b580      	push	{r7, lr}
 8008b4c:	b084      	sub	sp, #16
 8008b4e:	af00      	add	r7, sp, #0
 8008b50:	6078      	str	r0, [r7, #4]
 8008b52:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	781a      	ldrb	r2, [r3, #0]
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	3301      	adds	r3, #1
 8008b64:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	781a      	ldrb	r2, [r3, #0]
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	3301      	adds	r3, #1
 8008b72:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008b74:	68f8      	ldr	r0, [r7, #12]
 8008b76:	f7ff fa3d 	bl	8007ff4 <SWAPBYTE>
 8008b7a:	4603      	mov	r3, r0
 8008b7c:	461a      	mov	r2, r3
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	3301      	adds	r3, #1
 8008b86:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	3301      	adds	r3, #1
 8008b8c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008b8e:	68f8      	ldr	r0, [r7, #12]
 8008b90:	f7ff fa30 	bl	8007ff4 <SWAPBYTE>
 8008b94:	4603      	mov	r3, r0
 8008b96:	461a      	mov	r2, r3
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	3301      	adds	r3, #1
 8008ba0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	3301      	adds	r3, #1
 8008ba6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008ba8:	68f8      	ldr	r0, [r7, #12]
 8008baa:	f7ff fa23 	bl	8007ff4 <SWAPBYTE>
 8008bae:	4603      	mov	r3, r0
 8008bb0:	461a      	mov	r2, r3
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	80da      	strh	r2, [r3, #6]
}
 8008bb6:	bf00      	nop
 8008bb8:	3710      	adds	r7, #16
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	bd80      	pop	{r7, pc}

08008bbe <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008bbe:	b580      	push	{r7, lr}
 8008bc0:	b082      	sub	sp, #8
 8008bc2:	af00      	add	r7, sp, #0
 8008bc4:	6078      	str	r0, [r7, #4]
 8008bc6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008bc8:	2180      	movs	r1, #128	@ 0x80
 8008bca:	6878      	ldr	r0, [r7, #4]
 8008bcc:	f000 fc02 	bl	80093d4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008bd0:	2100      	movs	r1, #0
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	f000 fbfe 	bl	80093d4 <USBD_LL_StallEP>
}
 8008bd8:	bf00      	nop
 8008bda:	3708      	adds	r7, #8
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	bd80      	pop	{r7, pc}

08008be0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b086      	sub	sp, #24
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	60f8      	str	r0, [r7, #12]
 8008be8:	60b9      	str	r1, [r7, #8]
 8008bea:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008bec:	2300      	movs	r3, #0
 8008bee:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d042      	beq.n	8008c7c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008bfa:	6938      	ldr	r0, [r7, #16]
 8008bfc:	f000 f842 	bl	8008c84 <USBD_GetLen>
 8008c00:	4603      	mov	r3, r0
 8008c02:	3301      	adds	r3, #1
 8008c04:	005b      	lsls	r3, r3, #1
 8008c06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c0a:	d808      	bhi.n	8008c1e <USBD_GetString+0x3e>
 8008c0c:	6938      	ldr	r0, [r7, #16]
 8008c0e:	f000 f839 	bl	8008c84 <USBD_GetLen>
 8008c12:	4603      	mov	r3, r0
 8008c14:	3301      	adds	r3, #1
 8008c16:	b29b      	uxth	r3, r3
 8008c18:	005b      	lsls	r3, r3, #1
 8008c1a:	b29a      	uxth	r2, r3
 8008c1c:	e001      	b.n	8008c22 <USBD_GetString+0x42>
 8008c1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008c26:	7dfb      	ldrb	r3, [r7, #23]
 8008c28:	68ba      	ldr	r2, [r7, #8]
 8008c2a:	4413      	add	r3, r2
 8008c2c:	687a      	ldr	r2, [r7, #4]
 8008c2e:	7812      	ldrb	r2, [r2, #0]
 8008c30:	701a      	strb	r2, [r3, #0]
  idx++;
 8008c32:	7dfb      	ldrb	r3, [r7, #23]
 8008c34:	3301      	adds	r3, #1
 8008c36:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008c38:	7dfb      	ldrb	r3, [r7, #23]
 8008c3a:	68ba      	ldr	r2, [r7, #8]
 8008c3c:	4413      	add	r3, r2
 8008c3e:	2203      	movs	r2, #3
 8008c40:	701a      	strb	r2, [r3, #0]
  idx++;
 8008c42:	7dfb      	ldrb	r3, [r7, #23]
 8008c44:	3301      	adds	r3, #1
 8008c46:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008c48:	e013      	b.n	8008c72 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8008c4a:	7dfb      	ldrb	r3, [r7, #23]
 8008c4c:	68ba      	ldr	r2, [r7, #8]
 8008c4e:	4413      	add	r3, r2
 8008c50:	693a      	ldr	r2, [r7, #16]
 8008c52:	7812      	ldrb	r2, [r2, #0]
 8008c54:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008c56:	693b      	ldr	r3, [r7, #16]
 8008c58:	3301      	adds	r3, #1
 8008c5a:	613b      	str	r3, [r7, #16]
    idx++;
 8008c5c:	7dfb      	ldrb	r3, [r7, #23]
 8008c5e:	3301      	adds	r3, #1
 8008c60:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008c62:	7dfb      	ldrb	r3, [r7, #23]
 8008c64:	68ba      	ldr	r2, [r7, #8]
 8008c66:	4413      	add	r3, r2
 8008c68:	2200      	movs	r2, #0
 8008c6a:	701a      	strb	r2, [r3, #0]
    idx++;
 8008c6c:	7dfb      	ldrb	r3, [r7, #23]
 8008c6e:	3301      	adds	r3, #1
 8008c70:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008c72:	693b      	ldr	r3, [r7, #16]
 8008c74:	781b      	ldrb	r3, [r3, #0]
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d1e7      	bne.n	8008c4a <USBD_GetString+0x6a>
 8008c7a:	e000      	b.n	8008c7e <USBD_GetString+0x9e>
    return;
 8008c7c:	bf00      	nop
  }
}
 8008c7e:	3718      	adds	r7, #24
 8008c80:	46bd      	mov	sp, r7
 8008c82:	bd80      	pop	{r7, pc}

08008c84 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008c84:	b480      	push	{r7}
 8008c86:	b085      	sub	sp, #20
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008c94:	e005      	b.n	8008ca2 <USBD_GetLen+0x1e>
  {
    len++;
 8008c96:	7bfb      	ldrb	r3, [r7, #15]
 8008c98:	3301      	adds	r3, #1
 8008c9a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008c9c:	68bb      	ldr	r3, [r7, #8]
 8008c9e:	3301      	adds	r3, #1
 8008ca0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008ca2:	68bb      	ldr	r3, [r7, #8]
 8008ca4:	781b      	ldrb	r3, [r3, #0]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d1f5      	bne.n	8008c96 <USBD_GetLen+0x12>
  }

  return len;
 8008caa:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cac:	4618      	mov	r0, r3
 8008cae:	3714      	adds	r7, #20
 8008cb0:	46bd      	mov	sp, r7
 8008cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb6:	4770      	bx	lr

08008cb8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	b084      	sub	sp, #16
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	60f8      	str	r0, [r7, #12]
 8008cc0:	60b9      	str	r1, [r7, #8]
 8008cc2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	2202      	movs	r2, #2
 8008cc8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	687a      	ldr	r2, [r7, #4]
 8008cd0:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	68ba      	ldr	r2, [r7, #8]
 8008cd6:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	687a      	ldr	r2, [r7, #4]
 8008cdc:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	68ba      	ldr	r2, [r7, #8]
 8008ce2:	2100      	movs	r1, #0
 8008ce4:	68f8      	ldr	r0, [r7, #12]
 8008ce6:	f000 fbfe 	bl	80094e6 <USBD_LL_Transmit>

  return USBD_OK;
 8008cea:	2300      	movs	r3, #0
}
 8008cec:	4618      	mov	r0, r3
 8008cee:	3710      	adds	r7, #16
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	bd80      	pop	{r7, pc}

08008cf4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b084      	sub	sp, #16
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	60f8      	str	r0, [r7, #12]
 8008cfc:	60b9      	str	r1, [r7, #8]
 8008cfe:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	68ba      	ldr	r2, [r7, #8]
 8008d04:	2100      	movs	r1, #0
 8008d06:	68f8      	ldr	r0, [r7, #12]
 8008d08:	f000 fbed 	bl	80094e6 <USBD_LL_Transmit>

  return USBD_OK;
 8008d0c:	2300      	movs	r3, #0
}
 8008d0e:	4618      	mov	r0, r3
 8008d10:	3710      	adds	r7, #16
 8008d12:	46bd      	mov	sp, r7
 8008d14:	bd80      	pop	{r7, pc}

08008d16 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008d16:	b580      	push	{r7, lr}
 8008d18:	b084      	sub	sp, #16
 8008d1a:	af00      	add	r7, sp, #0
 8008d1c:	60f8      	str	r0, [r7, #12]
 8008d1e:	60b9      	str	r1, [r7, #8]
 8008d20:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	68ba      	ldr	r2, [r7, #8]
 8008d26:	2100      	movs	r1, #0
 8008d28:	68f8      	ldr	r0, [r7, #12]
 8008d2a:	f000 fbfd 	bl	8009528 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008d2e:	2300      	movs	r3, #0
}
 8008d30:	4618      	mov	r0, r3
 8008d32:	3710      	adds	r7, #16
 8008d34:	46bd      	mov	sp, r7
 8008d36:	bd80      	pop	{r7, pc}

08008d38 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008d38:	b580      	push	{r7, lr}
 8008d3a:	b082      	sub	sp, #8
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2204      	movs	r2, #4
 8008d44:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008d48:	2300      	movs	r3, #0
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	2100      	movs	r1, #0
 8008d4e:	6878      	ldr	r0, [r7, #4]
 8008d50:	f000 fbc9 	bl	80094e6 <USBD_LL_Transmit>

  return USBD_OK;
 8008d54:	2300      	movs	r3, #0
}
 8008d56:	4618      	mov	r0, r3
 8008d58:	3708      	adds	r7, #8
 8008d5a:	46bd      	mov	sp, r7
 8008d5c:	bd80      	pop	{r7, pc}

08008d5e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008d5e:	b580      	push	{r7, lr}
 8008d60:	b082      	sub	sp, #8
 8008d62:	af00      	add	r7, sp, #0
 8008d64:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	2205      	movs	r2, #5
 8008d6a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008d6e:	2300      	movs	r3, #0
 8008d70:	2200      	movs	r2, #0
 8008d72:	2100      	movs	r1, #0
 8008d74:	6878      	ldr	r0, [r7, #4]
 8008d76:	f000 fbd7 	bl	8009528 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008d7a:	2300      	movs	r3, #0
}
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	3708      	adds	r7, #8
 8008d80:	46bd      	mov	sp, r7
 8008d82:	bd80      	pop	{r7, pc}

08008d84 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008d88:	2200      	movs	r2, #0
 8008d8a:	490e      	ldr	r1, [pc, #56]	@ (8008dc4 <MX_USB_DEVICE_Init+0x40>)
 8008d8c:	480e      	ldr	r0, [pc, #56]	@ (8008dc8 <MX_USB_DEVICE_Init+0x44>)
 8008d8e:	f7fe fcfb 	bl	8007788 <USBD_Init>
 8008d92:	4603      	mov	r3, r0
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d001      	beq.n	8008d9c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008d98:	f7f8 fdaa 	bl	80018f0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK)
 8008d9c:	490b      	ldr	r1, [pc, #44]	@ (8008dcc <MX_USB_DEVICE_Init+0x48>)
 8008d9e:	480a      	ldr	r0, [pc, #40]	@ (8008dc8 <MX_USB_DEVICE_Init+0x44>)
 8008da0:	f7fe fd22 	bl	80077e8 <USBD_RegisterClass>
 8008da4:	4603      	mov	r3, r0
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d001      	beq.n	8008dae <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008daa:	f7f8 fda1 	bl	80018f0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008dae:	4806      	ldr	r0, [pc, #24]	@ (8008dc8 <MX_USB_DEVICE_Init+0x44>)
 8008db0:	f7fe fd50 	bl	8007854 <USBD_Start>
 8008db4:	4603      	mov	r3, r0
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d001      	beq.n	8008dbe <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 8008dba:	f7f8 fd99 	bl	80018f0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008dbe:	bf00      	nop
 8008dc0:	bd80      	pop	{r7, pc}
 8008dc2:	bf00      	nop
 8008dc4:	200000d0 	.word	0x200000d0
 8008dc8:	20000270 	.word	0x20000270
 8008dcc:	20000010 	.word	0x20000010

08008dd0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008dd0:	b480      	push	{r7}
 8008dd2:	b083      	sub	sp, #12
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	4603      	mov	r3, r0
 8008dd8:	6039      	str	r1, [r7, #0]
 8008dda:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	2212      	movs	r2, #18
 8008de0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008de2:	4b03      	ldr	r3, [pc, #12]	@ (8008df0 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008de4:	4618      	mov	r0, r3
 8008de6:	370c      	adds	r7, #12
 8008de8:	46bd      	mov	sp, r7
 8008dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dee:	4770      	bx	lr
 8008df0:	200000ec 	.word	0x200000ec

08008df4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008df4:	b480      	push	{r7}
 8008df6:	b083      	sub	sp, #12
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	4603      	mov	r3, r0
 8008dfc:	6039      	str	r1, [r7, #0]
 8008dfe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	2204      	movs	r2, #4
 8008e04:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008e06:	4b03      	ldr	r3, [pc, #12]	@ (8008e14 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008e08:	4618      	mov	r0, r3
 8008e0a:	370c      	adds	r7, #12
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e12:	4770      	bx	lr
 8008e14:	20000100 	.word	0x20000100

08008e18 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008e18:	b580      	push	{r7, lr}
 8008e1a:	b082      	sub	sp, #8
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	4603      	mov	r3, r0
 8008e20:	6039      	str	r1, [r7, #0]
 8008e22:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008e24:	79fb      	ldrb	r3, [r7, #7]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d105      	bne.n	8008e36 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008e2a:	683a      	ldr	r2, [r7, #0]
 8008e2c:	4907      	ldr	r1, [pc, #28]	@ (8008e4c <USBD_FS_ProductStrDescriptor+0x34>)
 8008e2e:	4808      	ldr	r0, [pc, #32]	@ (8008e50 <USBD_FS_ProductStrDescriptor+0x38>)
 8008e30:	f7ff fed6 	bl	8008be0 <USBD_GetString>
 8008e34:	e004      	b.n	8008e40 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008e36:	683a      	ldr	r2, [r7, #0]
 8008e38:	4904      	ldr	r1, [pc, #16]	@ (8008e4c <USBD_FS_ProductStrDescriptor+0x34>)
 8008e3a:	4805      	ldr	r0, [pc, #20]	@ (8008e50 <USBD_FS_ProductStrDescriptor+0x38>)
 8008e3c:	f7ff fed0 	bl	8008be0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008e40:	4b02      	ldr	r3, [pc, #8]	@ (8008e4c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008e42:	4618      	mov	r0, r3
 8008e44:	3708      	adds	r7, #8
 8008e46:	46bd      	mov	sp, r7
 8008e48:	bd80      	pop	{r7, pc}
 8008e4a:	bf00      	nop
 8008e4c:	2000054c 	.word	0x2000054c
 8008e50:	08009680 	.word	0x08009680

08008e54 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	b082      	sub	sp, #8
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	4603      	mov	r3, r0
 8008e5c:	6039      	str	r1, [r7, #0]
 8008e5e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008e60:	683a      	ldr	r2, [r7, #0]
 8008e62:	4904      	ldr	r1, [pc, #16]	@ (8008e74 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008e64:	4804      	ldr	r0, [pc, #16]	@ (8008e78 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008e66:	f7ff febb 	bl	8008be0 <USBD_GetString>
  return USBD_StrDesc;
 8008e6a:	4b02      	ldr	r3, [pc, #8]	@ (8008e74 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	3708      	adds	r7, #8
 8008e70:	46bd      	mov	sp, r7
 8008e72:	bd80      	pop	{r7, pc}
 8008e74:	2000054c 	.word	0x2000054c
 8008e78:	0800968c 	.word	0x0800968c

08008e7c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008e7c:	b580      	push	{r7, lr}
 8008e7e:	b082      	sub	sp, #8
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	4603      	mov	r3, r0
 8008e84:	6039      	str	r1, [r7, #0]
 8008e86:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	221a      	movs	r2, #26
 8008e8c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008e8e:	f000 f843 	bl	8008f18 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008e92:	4b02      	ldr	r3, [pc, #8]	@ (8008e9c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008e94:	4618      	mov	r0, r3
 8008e96:	3708      	adds	r7, #8
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	bd80      	pop	{r7, pc}
 8008e9c:	20000104 	.word	0x20000104

08008ea0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	b082      	sub	sp, #8
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	4603      	mov	r3, r0
 8008ea8:	6039      	str	r1, [r7, #0]
 8008eaa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008eac:	79fb      	ldrb	r3, [r7, #7]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d105      	bne.n	8008ebe <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008eb2:	683a      	ldr	r2, [r7, #0]
 8008eb4:	4907      	ldr	r1, [pc, #28]	@ (8008ed4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008eb6:	4808      	ldr	r0, [pc, #32]	@ (8008ed8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008eb8:	f7ff fe92 	bl	8008be0 <USBD_GetString>
 8008ebc:	e004      	b.n	8008ec8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008ebe:	683a      	ldr	r2, [r7, #0]
 8008ec0:	4904      	ldr	r1, [pc, #16]	@ (8008ed4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008ec2:	4805      	ldr	r0, [pc, #20]	@ (8008ed8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008ec4:	f7ff fe8c 	bl	8008be0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008ec8:	4b02      	ldr	r3, [pc, #8]	@ (8008ed4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008eca:	4618      	mov	r0, r3
 8008ecc:	3708      	adds	r7, #8
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	bd80      	pop	{r7, pc}
 8008ed2:	bf00      	nop
 8008ed4:	2000054c 	.word	0x2000054c
 8008ed8:	080096a0 	.word	0x080096a0

08008edc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b082      	sub	sp, #8
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	4603      	mov	r3, r0
 8008ee4:	6039      	str	r1, [r7, #0]
 8008ee6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008ee8:	79fb      	ldrb	r3, [r7, #7]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d105      	bne.n	8008efa <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008eee:	683a      	ldr	r2, [r7, #0]
 8008ef0:	4907      	ldr	r1, [pc, #28]	@ (8008f10 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008ef2:	4808      	ldr	r0, [pc, #32]	@ (8008f14 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008ef4:	f7ff fe74 	bl	8008be0 <USBD_GetString>
 8008ef8:	e004      	b.n	8008f04 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008efa:	683a      	ldr	r2, [r7, #0]
 8008efc:	4904      	ldr	r1, [pc, #16]	@ (8008f10 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008efe:	4805      	ldr	r0, [pc, #20]	@ (8008f14 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008f00:	f7ff fe6e 	bl	8008be0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008f04:	4b02      	ldr	r3, [pc, #8]	@ (8008f10 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008f06:	4618      	mov	r0, r3
 8008f08:	3708      	adds	r7, #8
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	bd80      	pop	{r7, pc}
 8008f0e:	bf00      	nop
 8008f10:	2000054c 	.word	0x2000054c
 8008f14:	080096ac 	.word	0x080096ac

08008f18 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b084      	sub	sp, #16
 8008f1c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008f1e:	4b0f      	ldr	r3, [pc, #60]	@ (8008f5c <Get_SerialNum+0x44>)
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008f24:	4b0e      	ldr	r3, [pc, #56]	@ (8008f60 <Get_SerialNum+0x48>)
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008f2a:	4b0e      	ldr	r3, [pc, #56]	@ (8008f64 <Get_SerialNum+0x4c>)
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008f30:	68fa      	ldr	r2, [r7, #12]
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	4413      	add	r3, r2
 8008f36:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d009      	beq.n	8008f52 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008f3e:	2208      	movs	r2, #8
 8008f40:	4909      	ldr	r1, [pc, #36]	@ (8008f68 <Get_SerialNum+0x50>)
 8008f42:	68f8      	ldr	r0, [r7, #12]
 8008f44:	f000 f814 	bl	8008f70 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008f48:	2204      	movs	r2, #4
 8008f4a:	4908      	ldr	r1, [pc, #32]	@ (8008f6c <Get_SerialNum+0x54>)
 8008f4c:	68b8      	ldr	r0, [r7, #8]
 8008f4e:	f000 f80f 	bl	8008f70 <IntToUnicode>
  }
}
 8008f52:	bf00      	nop
 8008f54:	3710      	adds	r7, #16
 8008f56:	46bd      	mov	sp, r7
 8008f58:	bd80      	pop	{r7, pc}
 8008f5a:	bf00      	nop
 8008f5c:	1fff7a10 	.word	0x1fff7a10
 8008f60:	1fff7a14 	.word	0x1fff7a14
 8008f64:	1fff7a18 	.word	0x1fff7a18
 8008f68:	20000106 	.word	0x20000106
 8008f6c:	20000116 	.word	0x20000116

08008f70 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008f70:	b480      	push	{r7}
 8008f72:	b087      	sub	sp, #28
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	60f8      	str	r0, [r7, #12]
 8008f78:	60b9      	str	r1, [r7, #8]
 8008f7a:	4613      	mov	r3, r2
 8008f7c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008f7e:	2300      	movs	r3, #0
 8008f80:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008f82:	2300      	movs	r3, #0
 8008f84:	75fb      	strb	r3, [r7, #23]
 8008f86:	e027      	b.n	8008fd8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	0f1b      	lsrs	r3, r3, #28
 8008f8c:	2b09      	cmp	r3, #9
 8008f8e:	d80b      	bhi.n	8008fa8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	0f1b      	lsrs	r3, r3, #28
 8008f94:	b2da      	uxtb	r2, r3
 8008f96:	7dfb      	ldrb	r3, [r7, #23]
 8008f98:	005b      	lsls	r3, r3, #1
 8008f9a:	4619      	mov	r1, r3
 8008f9c:	68bb      	ldr	r3, [r7, #8]
 8008f9e:	440b      	add	r3, r1
 8008fa0:	3230      	adds	r2, #48	@ 0x30
 8008fa2:	b2d2      	uxtb	r2, r2
 8008fa4:	701a      	strb	r2, [r3, #0]
 8008fa6:	e00a      	b.n	8008fbe <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	0f1b      	lsrs	r3, r3, #28
 8008fac:	b2da      	uxtb	r2, r3
 8008fae:	7dfb      	ldrb	r3, [r7, #23]
 8008fb0:	005b      	lsls	r3, r3, #1
 8008fb2:	4619      	mov	r1, r3
 8008fb4:	68bb      	ldr	r3, [r7, #8]
 8008fb6:	440b      	add	r3, r1
 8008fb8:	3237      	adds	r2, #55	@ 0x37
 8008fba:	b2d2      	uxtb	r2, r2
 8008fbc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	011b      	lsls	r3, r3, #4
 8008fc2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008fc4:	7dfb      	ldrb	r3, [r7, #23]
 8008fc6:	005b      	lsls	r3, r3, #1
 8008fc8:	3301      	adds	r3, #1
 8008fca:	68ba      	ldr	r2, [r7, #8]
 8008fcc:	4413      	add	r3, r2
 8008fce:	2200      	movs	r2, #0
 8008fd0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008fd2:	7dfb      	ldrb	r3, [r7, #23]
 8008fd4:	3301      	adds	r3, #1
 8008fd6:	75fb      	strb	r3, [r7, #23]
 8008fd8:	7dfa      	ldrb	r2, [r7, #23]
 8008fda:	79fb      	ldrb	r3, [r7, #7]
 8008fdc:	429a      	cmp	r2, r3
 8008fde:	d3d3      	bcc.n	8008f88 <IntToUnicode+0x18>
  }
}
 8008fe0:	bf00      	nop
 8008fe2:	bf00      	nop
 8008fe4:	371c      	adds	r7, #28
 8008fe6:	46bd      	mov	sp, r7
 8008fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fec:	4770      	bx	lr
	...

08008ff0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b08a      	sub	sp, #40	@ 0x28
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008ff8:	f107 0314 	add.w	r3, r7, #20
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	601a      	str	r2, [r3, #0]
 8009000:	605a      	str	r2, [r3, #4]
 8009002:	609a      	str	r2, [r3, #8]
 8009004:	60da      	str	r2, [r3, #12]
 8009006:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009010:	d13a      	bne.n	8009088 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009012:	2300      	movs	r3, #0
 8009014:	613b      	str	r3, [r7, #16]
 8009016:	4b1e      	ldr	r3, [pc, #120]	@ (8009090 <HAL_PCD_MspInit+0xa0>)
 8009018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800901a:	4a1d      	ldr	r2, [pc, #116]	@ (8009090 <HAL_PCD_MspInit+0xa0>)
 800901c:	f043 0301 	orr.w	r3, r3, #1
 8009020:	6313      	str	r3, [r2, #48]	@ 0x30
 8009022:	4b1b      	ldr	r3, [pc, #108]	@ (8009090 <HAL_PCD_MspInit+0xa0>)
 8009024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009026:	f003 0301 	and.w	r3, r3, #1
 800902a:	613b      	str	r3, [r7, #16]
 800902c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800902e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8009032:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009034:	2302      	movs	r3, #2
 8009036:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009038:	2300      	movs	r3, #0
 800903a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800903c:	2303      	movs	r3, #3
 800903e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009040:	230a      	movs	r3, #10
 8009042:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009044:	f107 0314 	add.w	r3, r7, #20
 8009048:	4619      	mov	r1, r3
 800904a:	4812      	ldr	r0, [pc, #72]	@ (8009094 <HAL_PCD_MspInit+0xa4>)
 800904c:	f7f8 ff6e 	bl	8001f2c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009050:	4b0f      	ldr	r3, [pc, #60]	@ (8009090 <HAL_PCD_MspInit+0xa0>)
 8009052:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009054:	4a0e      	ldr	r2, [pc, #56]	@ (8009090 <HAL_PCD_MspInit+0xa0>)
 8009056:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800905a:	6353      	str	r3, [r2, #52]	@ 0x34
 800905c:	2300      	movs	r3, #0
 800905e:	60fb      	str	r3, [r7, #12]
 8009060:	4b0b      	ldr	r3, [pc, #44]	@ (8009090 <HAL_PCD_MspInit+0xa0>)
 8009062:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009064:	4a0a      	ldr	r2, [pc, #40]	@ (8009090 <HAL_PCD_MspInit+0xa0>)
 8009066:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800906a:	6453      	str	r3, [r2, #68]	@ 0x44
 800906c:	4b08      	ldr	r3, [pc, #32]	@ (8009090 <HAL_PCD_MspInit+0xa0>)
 800906e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009070:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009074:	60fb      	str	r3, [r7, #12]
 8009076:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009078:	2200      	movs	r2, #0
 800907a:	2100      	movs	r1, #0
 800907c:	2043      	movs	r0, #67	@ 0x43
 800907e:	f7f8 ff1e 	bl	8001ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009082:	2043      	movs	r0, #67	@ 0x43
 8009084:	f7f8 ff37 	bl	8001ef6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009088:	bf00      	nop
 800908a:	3728      	adds	r7, #40	@ 0x28
 800908c:	46bd      	mov	sp, r7
 800908e:	bd80      	pop	{r7, pc}
 8009090:	40023800 	.word	0x40023800
 8009094:	40020000 	.word	0x40020000

08009098 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b082      	sub	sp, #8
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80090ac:	4619      	mov	r1, r3
 80090ae:	4610      	mov	r0, r2
 80090b0:	f7fe fc1d 	bl	80078ee <USBD_LL_SetupStage>
}
 80090b4:	bf00      	nop
 80090b6:	3708      	adds	r7, #8
 80090b8:	46bd      	mov	sp, r7
 80090ba:	bd80      	pop	{r7, pc}

080090bc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80090bc:	b580      	push	{r7, lr}
 80090be:	b082      	sub	sp, #8
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	6078      	str	r0, [r7, #4]
 80090c4:	460b      	mov	r3, r1
 80090c6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80090ce:	78fa      	ldrb	r2, [r7, #3]
 80090d0:	6879      	ldr	r1, [r7, #4]
 80090d2:	4613      	mov	r3, r2
 80090d4:	00db      	lsls	r3, r3, #3
 80090d6:	4413      	add	r3, r2
 80090d8:	009b      	lsls	r3, r3, #2
 80090da:	440b      	add	r3, r1
 80090dc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80090e0:	681a      	ldr	r2, [r3, #0]
 80090e2:	78fb      	ldrb	r3, [r7, #3]
 80090e4:	4619      	mov	r1, r3
 80090e6:	f7fe fc57 	bl	8007998 <USBD_LL_DataOutStage>
}
 80090ea:	bf00      	nop
 80090ec:	3708      	adds	r7, #8
 80090ee:	46bd      	mov	sp, r7
 80090f0:	bd80      	pop	{r7, pc}

080090f2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80090f2:	b580      	push	{r7, lr}
 80090f4:	b082      	sub	sp, #8
 80090f6:	af00      	add	r7, sp, #0
 80090f8:	6078      	str	r0, [r7, #4]
 80090fa:	460b      	mov	r3, r1
 80090fc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009104:	78fa      	ldrb	r2, [r7, #3]
 8009106:	6879      	ldr	r1, [r7, #4]
 8009108:	4613      	mov	r3, r2
 800910a:	00db      	lsls	r3, r3, #3
 800910c:	4413      	add	r3, r2
 800910e:	009b      	lsls	r3, r3, #2
 8009110:	440b      	add	r3, r1
 8009112:	3320      	adds	r3, #32
 8009114:	681a      	ldr	r2, [r3, #0]
 8009116:	78fb      	ldrb	r3, [r7, #3]
 8009118:	4619      	mov	r1, r3
 800911a:	f7fe fcf9 	bl	8007b10 <USBD_LL_DataInStage>
}
 800911e:	bf00      	nop
 8009120:	3708      	adds	r7, #8
 8009122:	46bd      	mov	sp, r7
 8009124:	bd80      	pop	{r7, pc}

08009126 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009126:	b580      	push	{r7, lr}
 8009128:	b082      	sub	sp, #8
 800912a:	af00      	add	r7, sp, #0
 800912c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009134:	4618      	mov	r0, r3
 8009136:	f7fe fe3d 	bl	8007db4 <USBD_LL_SOF>
}
 800913a:	bf00      	nop
 800913c:	3708      	adds	r7, #8
 800913e:	46bd      	mov	sp, r7
 8009140:	bd80      	pop	{r7, pc}

08009142 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009142:	b580      	push	{r7, lr}
 8009144:	b084      	sub	sp, #16
 8009146:	af00      	add	r7, sp, #0
 8009148:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800914a:	2301      	movs	r3, #1
 800914c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	79db      	ldrb	r3, [r3, #7]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d102      	bne.n	800915c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009156:	2300      	movs	r3, #0
 8009158:	73fb      	strb	r3, [r7, #15]
 800915a:	e008      	b.n	800916e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	79db      	ldrb	r3, [r3, #7]
 8009160:	2b02      	cmp	r3, #2
 8009162:	d102      	bne.n	800916a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009164:	2301      	movs	r3, #1
 8009166:	73fb      	strb	r3, [r7, #15]
 8009168:	e001      	b.n	800916e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800916a:	f7f8 fbc1 	bl	80018f0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009174:	7bfa      	ldrb	r2, [r7, #15]
 8009176:	4611      	mov	r1, r2
 8009178:	4618      	mov	r0, r3
 800917a:	f7fe fdd7 	bl	8007d2c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009184:	4618      	mov	r0, r3
 8009186:	f7fe fd7e 	bl	8007c86 <USBD_LL_Reset>
}
 800918a:	bf00      	nop
 800918c:	3710      	adds	r7, #16
 800918e:	46bd      	mov	sp, r7
 8009190:	bd80      	pop	{r7, pc}
	...

08009194 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009194:	b580      	push	{r7, lr}
 8009196:	b082      	sub	sp, #8
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80091a2:	4618      	mov	r0, r3
 80091a4:	f7fe fdd2 	bl	8007d4c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	687a      	ldr	r2, [r7, #4]
 80091b4:	6812      	ldr	r2, [r2, #0]
 80091b6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80091ba:	f043 0301 	orr.w	r3, r3, #1
 80091be:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	7adb      	ldrb	r3, [r3, #11]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d005      	beq.n	80091d4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80091c8:	4b04      	ldr	r3, [pc, #16]	@ (80091dc <HAL_PCD_SuspendCallback+0x48>)
 80091ca:	691b      	ldr	r3, [r3, #16]
 80091cc:	4a03      	ldr	r2, [pc, #12]	@ (80091dc <HAL_PCD_SuspendCallback+0x48>)
 80091ce:	f043 0306 	orr.w	r3, r3, #6
 80091d2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80091d4:	bf00      	nop
 80091d6:	3708      	adds	r7, #8
 80091d8:	46bd      	mov	sp, r7
 80091da:	bd80      	pop	{r7, pc}
 80091dc:	e000ed00 	.word	0xe000ed00

080091e0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b082      	sub	sp, #8
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80091ee:	4618      	mov	r0, r3
 80091f0:	f7fe fdc8 	bl	8007d84 <USBD_LL_Resume>
}
 80091f4:	bf00      	nop
 80091f6:	3708      	adds	r7, #8
 80091f8:	46bd      	mov	sp, r7
 80091fa:	bd80      	pop	{r7, pc}

080091fc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b082      	sub	sp, #8
 8009200:	af00      	add	r7, sp, #0
 8009202:	6078      	str	r0, [r7, #4]
 8009204:	460b      	mov	r3, r1
 8009206:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800920e:	78fa      	ldrb	r2, [r7, #3]
 8009210:	4611      	mov	r1, r2
 8009212:	4618      	mov	r0, r3
 8009214:	f7fe fe20 	bl	8007e58 <USBD_LL_IsoOUTIncomplete>
}
 8009218:	bf00      	nop
 800921a:	3708      	adds	r7, #8
 800921c:	46bd      	mov	sp, r7
 800921e:	bd80      	pop	{r7, pc}

08009220 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009220:	b580      	push	{r7, lr}
 8009222:	b082      	sub	sp, #8
 8009224:	af00      	add	r7, sp, #0
 8009226:	6078      	str	r0, [r7, #4]
 8009228:	460b      	mov	r3, r1
 800922a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009232:	78fa      	ldrb	r2, [r7, #3]
 8009234:	4611      	mov	r1, r2
 8009236:	4618      	mov	r0, r3
 8009238:	f7fe fddc 	bl	8007df4 <USBD_LL_IsoINIncomplete>
}
 800923c:	bf00      	nop
 800923e:	3708      	adds	r7, #8
 8009240:	46bd      	mov	sp, r7
 8009242:	bd80      	pop	{r7, pc}

08009244 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009244:	b580      	push	{r7, lr}
 8009246:	b082      	sub	sp, #8
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009252:	4618      	mov	r0, r3
 8009254:	f7fe fe32 	bl	8007ebc <USBD_LL_DevConnected>
}
 8009258:	bf00      	nop
 800925a:	3708      	adds	r7, #8
 800925c:	46bd      	mov	sp, r7
 800925e:	bd80      	pop	{r7, pc}

08009260 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b082      	sub	sp, #8
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800926e:	4618      	mov	r0, r3
 8009270:	f7fe fe2f 	bl	8007ed2 <USBD_LL_DevDisconnected>
}
 8009274:	bf00      	nop
 8009276:	3708      	adds	r7, #8
 8009278:	46bd      	mov	sp, r7
 800927a:	bd80      	pop	{r7, pc}

0800927c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800927c:	b580      	push	{r7, lr}
 800927e:	b082      	sub	sp, #8
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	781b      	ldrb	r3, [r3, #0]
 8009288:	2b00      	cmp	r3, #0
 800928a:	d13c      	bne.n	8009306 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800928c:	4a20      	ldr	r2, [pc, #128]	@ (8009310 <USBD_LL_Init+0x94>)
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	4a1e      	ldr	r2, [pc, #120]	@ (8009310 <USBD_LL_Init+0x94>)
 8009298:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800929c:	4b1c      	ldr	r3, [pc, #112]	@ (8009310 <USBD_LL_Init+0x94>)
 800929e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80092a2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80092a4:	4b1a      	ldr	r3, [pc, #104]	@ (8009310 <USBD_LL_Init+0x94>)
 80092a6:	2204      	movs	r2, #4
 80092a8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80092aa:	4b19      	ldr	r3, [pc, #100]	@ (8009310 <USBD_LL_Init+0x94>)
 80092ac:	2202      	movs	r2, #2
 80092ae:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80092b0:	4b17      	ldr	r3, [pc, #92]	@ (8009310 <USBD_LL_Init+0x94>)
 80092b2:	2200      	movs	r2, #0
 80092b4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80092b6:	4b16      	ldr	r3, [pc, #88]	@ (8009310 <USBD_LL_Init+0x94>)
 80092b8:	2202      	movs	r2, #2
 80092ba:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80092bc:	4b14      	ldr	r3, [pc, #80]	@ (8009310 <USBD_LL_Init+0x94>)
 80092be:	2200      	movs	r2, #0
 80092c0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80092c2:	4b13      	ldr	r3, [pc, #76]	@ (8009310 <USBD_LL_Init+0x94>)
 80092c4:	2200      	movs	r2, #0
 80092c6:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80092c8:	4b11      	ldr	r3, [pc, #68]	@ (8009310 <USBD_LL_Init+0x94>)
 80092ca:	2200      	movs	r2, #0
 80092cc:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80092ce:	4b10      	ldr	r3, [pc, #64]	@ (8009310 <USBD_LL_Init+0x94>)
 80092d0:	2200      	movs	r2, #0
 80092d2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80092d4:	4b0e      	ldr	r3, [pc, #56]	@ (8009310 <USBD_LL_Init+0x94>)
 80092d6:	2200      	movs	r2, #0
 80092d8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80092da:	480d      	ldr	r0, [pc, #52]	@ (8009310 <USBD_LL_Init+0x94>)
 80092dc:	f7f8 fff4 	bl	80022c8 <HAL_PCD_Init>
 80092e0:	4603      	mov	r3, r0
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d001      	beq.n	80092ea <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80092e6:	f7f8 fb03 	bl	80018f0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80092ea:	2180      	movs	r1, #128	@ 0x80
 80092ec:	4808      	ldr	r0, [pc, #32]	@ (8009310 <USBD_LL_Init+0x94>)
 80092ee:	f7fa fa08 	bl	8003702 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80092f2:	2240      	movs	r2, #64	@ 0x40
 80092f4:	2100      	movs	r1, #0
 80092f6:	4806      	ldr	r0, [pc, #24]	@ (8009310 <USBD_LL_Init+0x94>)
 80092f8:	f7fa f9bc 	bl	8003674 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80092fc:	2280      	movs	r2, #128	@ 0x80
 80092fe:	2101      	movs	r1, #1
 8009300:	4803      	ldr	r0, [pc, #12]	@ (8009310 <USBD_LL_Init+0x94>)
 8009302:	f7fa f9b7 	bl	8003674 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009306:	2300      	movs	r3, #0
}
 8009308:	4618      	mov	r0, r3
 800930a:	3708      	adds	r7, #8
 800930c:	46bd      	mov	sp, r7
 800930e:	bd80      	pop	{r7, pc}
 8009310:	2000074c 	.word	0x2000074c

08009314 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b084      	sub	sp, #16
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800931c:	2300      	movs	r3, #0
 800931e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009320:	2300      	movs	r3, #0
 8009322:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800932a:	4618      	mov	r0, r3
 800932c:	f7f9 f8db 	bl	80024e6 <HAL_PCD_Start>
 8009330:	4603      	mov	r3, r0
 8009332:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009334:	7bfb      	ldrb	r3, [r7, #15]
 8009336:	4618      	mov	r0, r3
 8009338:	f000 f930 	bl	800959c <USBD_Get_USB_Status>
 800933c:	4603      	mov	r3, r0
 800933e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009340:	7bbb      	ldrb	r3, [r7, #14]
}
 8009342:	4618      	mov	r0, r3
 8009344:	3710      	adds	r7, #16
 8009346:	46bd      	mov	sp, r7
 8009348:	bd80      	pop	{r7, pc}

0800934a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800934a:	b580      	push	{r7, lr}
 800934c:	b084      	sub	sp, #16
 800934e:	af00      	add	r7, sp, #0
 8009350:	6078      	str	r0, [r7, #4]
 8009352:	4608      	mov	r0, r1
 8009354:	4611      	mov	r1, r2
 8009356:	461a      	mov	r2, r3
 8009358:	4603      	mov	r3, r0
 800935a:	70fb      	strb	r3, [r7, #3]
 800935c:	460b      	mov	r3, r1
 800935e:	70bb      	strb	r3, [r7, #2]
 8009360:	4613      	mov	r3, r2
 8009362:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009364:	2300      	movs	r3, #0
 8009366:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009368:	2300      	movs	r3, #0
 800936a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009372:	78bb      	ldrb	r3, [r7, #2]
 8009374:	883a      	ldrh	r2, [r7, #0]
 8009376:	78f9      	ldrb	r1, [r7, #3]
 8009378:	f7f9 fdaf 	bl	8002eda <HAL_PCD_EP_Open>
 800937c:	4603      	mov	r3, r0
 800937e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009380:	7bfb      	ldrb	r3, [r7, #15]
 8009382:	4618      	mov	r0, r3
 8009384:	f000 f90a 	bl	800959c <USBD_Get_USB_Status>
 8009388:	4603      	mov	r3, r0
 800938a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800938c:	7bbb      	ldrb	r3, [r7, #14]
}
 800938e:	4618      	mov	r0, r3
 8009390:	3710      	adds	r7, #16
 8009392:	46bd      	mov	sp, r7
 8009394:	bd80      	pop	{r7, pc}

08009396 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009396:	b580      	push	{r7, lr}
 8009398:	b084      	sub	sp, #16
 800939a:	af00      	add	r7, sp, #0
 800939c:	6078      	str	r0, [r7, #4]
 800939e:	460b      	mov	r3, r1
 80093a0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80093a2:	2300      	movs	r3, #0
 80093a4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80093a6:	2300      	movs	r3, #0
 80093a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80093b0:	78fa      	ldrb	r2, [r7, #3]
 80093b2:	4611      	mov	r1, r2
 80093b4:	4618      	mov	r0, r3
 80093b6:	f7f9 fdfa 	bl	8002fae <HAL_PCD_EP_Close>
 80093ba:	4603      	mov	r3, r0
 80093bc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80093be:	7bfb      	ldrb	r3, [r7, #15]
 80093c0:	4618      	mov	r0, r3
 80093c2:	f000 f8eb 	bl	800959c <USBD_Get_USB_Status>
 80093c6:	4603      	mov	r3, r0
 80093c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80093ca:	7bbb      	ldrb	r3, [r7, #14]
}
 80093cc:	4618      	mov	r0, r3
 80093ce:	3710      	adds	r7, #16
 80093d0:	46bd      	mov	sp, r7
 80093d2:	bd80      	pop	{r7, pc}

080093d4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80093d4:	b580      	push	{r7, lr}
 80093d6:	b084      	sub	sp, #16
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
 80093dc:	460b      	mov	r3, r1
 80093de:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80093e0:	2300      	movs	r3, #0
 80093e2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80093e4:	2300      	movs	r3, #0
 80093e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80093ee:	78fa      	ldrb	r2, [r7, #3]
 80093f0:	4611      	mov	r1, r2
 80093f2:	4618      	mov	r0, r3
 80093f4:	f7f9 fe9a 	bl	800312c <HAL_PCD_EP_SetStall>
 80093f8:	4603      	mov	r3, r0
 80093fa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80093fc:	7bfb      	ldrb	r3, [r7, #15]
 80093fe:	4618      	mov	r0, r3
 8009400:	f000 f8cc 	bl	800959c <USBD_Get_USB_Status>
 8009404:	4603      	mov	r3, r0
 8009406:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009408:	7bbb      	ldrb	r3, [r7, #14]
}
 800940a:	4618      	mov	r0, r3
 800940c:	3710      	adds	r7, #16
 800940e:	46bd      	mov	sp, r7
 8009410:	bd80      	pop	{r7, pc}

08009412 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009412:	b580      	push	{r7, lr}
 8009414:	b084      	sub	sp, #16
 8009416:	af00      	add	r7, sp, #0
 8009418:	6078      	str	r0, [r7, #4]
 800941a:	460b      	mov	r3, r1
 800941c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800941e:	2300      	movs	r3, #0
 8009420:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009422:	2300      	movs	r3, #0
 8009424:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800942c:	78fa      	ldrb	r2, [r7, #3]
 800942e:	4611      	mov	r1, r2
 8009430:	4618      	mov	r0, r3
 8009432:	f7f9 fede 	bl	80031f2 <HAL_PCD_EP_ClrStall>
 8009436:	4603      	mov	r3, r0
 8009438:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800943a:	7bfb      	ldrb	r3, [r7, #15]
 800943c:	4618      	mov	r0, r3
 800943e:	f000 f8ad 	bl	800959c <USBD_Get_USB_Status>
 8009442:	4603      	mov	r3, r0
 8009444:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009446:	7bbb      	ldrb	r3, [r7, #14]
}
 8009448:	4618      	mov	r0, r3
 800944a:	3710      	adds	r7, #16
 800944c:	46bd      	mov	sp, r7
 800944e:	bd80      	pop	{r7, pc}

08009450 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009450:	b480      	push	{r7}
 8009452:	b085      	sub	sp, #20
 8009454:	af00      	add	r7, sp, #0
 8009456:	6078      	str	r0, [r7, #4]
 8009458:	460b      	mov	r3, r1
 800945a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009462:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009464:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009468:	2b00      	cmp	r3, #0
 800946a:	da0b      	bge.n	8009484 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800946c:	78fb      	ldrb	r3, [r7, #3]
 800946e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009472:	68f9      	ldr	r1, [r7, #12]
 8009474:	4613      	mov	r3, r2
 8009476:	00db      	lsls	r3, r3, #3
 8009478:	4413      	add	r3, r2
 800947a:	009b      	lsls	r3, r3, #2
 800947c:	440b      	add	r3, r1
 800947e:	3316      	adds	r3, #22
 8009480:	781b      	ldrb	r3, [r3, #0]
 8009482:	e00b      	b.n	800949c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009484:	78fb      	ldrb	r3, [r7, #3]
 8009486:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800948a:	68f9      	ldr	r1, [r7, #12]
 800948c:	4613      	mov	r3, r2
 800948e:	00db      	lsls	r3, r3, #3
 8009490:	4413      	add	r3, r2
 8009492:	009b      	lsls	r3, r3, #2
 8009494:	440b      	add	r3, r1
 8009496:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800949a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800949c:	4618      	mov	r0, r3
 800949e:	3714      	adds	r7, #20
 80094a0:	46bd      	mov	sp, r7
 80094a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a6:	4770      	bx	lr

080094a8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80094a8:	b580      	push	{r7, lr}
 80094aa:	b084      	sub	sp, #16
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	6078      	str	r0, [r7, #4]
 80094b0:	460b      	mov	r3, r1
 80094b2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80094b4:	2300      	movs	r3, #0
 80094b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80094b8:	2300      	movs	r3, #0
 80094ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80094c2:	78fa      	ldrb	r2, [r7, #3]
 80094c4:	4611      	mov	r1, r2
 80094c6:	4618      	mov	r0, r3
 80094c8:	f7f9 fce3 	bl	8002e92 <HAL_PCD_SetAddress>
 80094cc:	4603      	mov	r3, r0
 80094ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80094d0:	7bfb      	ldrb	r3, [r7, #15]
 80094d2:	4618      	mov	r0, r3
 80094d4:	f000 f862 	bl	800959c <USBD_Get_USB_Status>
 80094d8:	4603      	mov	r3, r0
 80094da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80094dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80094de:	4618      	mov	r0, r3
 80094e0:	3710      	adds	r7, #16
 80094e2:	46bd      	mov	sp, r7
 80094e4:	bd80      	pop	{r7, pc}

080094e6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80094e6:	b580      	push	{r7, lr}
 80094e8:	b086      	sub	sp, #24
 80094ea:	af00      	add	r7, sp, #0
 80094ec:	60f8      	str	r0, [r7, #12]
 80094ee:	607a      	str	r2, [r7, #4]
 80094f0:	603b      	str	r3, [r7, #0]
 80094f2:	460b      	mov	r3, r1
 80094f4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80094f6:	2300      	movs	r3, #0
 80094f8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80094fa:	2300      	movs	r3, #0
 80094fc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009504:	7af9      	ldrb	r1, [r7, #11]
 8009506:	683b      	ldr	r3, [r7, #0]
 8009508:	687a      	ldr	r2, [r7, #4]
 800950a:	f7f9 fdd5 	bl	80030b8 <HAL_PCD_EP_Transmit>
 800950e:	4603      	mov	r3, r0
 8009510:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009512:	7dfb      	ldrb	r3, [r7, #23]
 8009514:	4618      	mov	r0, r3
 8009516:	f000 f841 	bl	800959c <USBD_Get_USB_Status>
 800951a:	4603      	mov	r3, r0
 800951c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800951e:	7dbb      	ldrb	r3, [r7, #22]
}
 8009520:	4618      	mov	r0, r3
 8009522:	3718      	adds	r7, #24
 8009524:	46bd      	mov	sp, r7
 8009526:	bd80      	pop	{r7, pc}

08009528 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009528:	b580      	push	{r7, lr}
 800952a:	b086      	sub	sp, #24
 800952c:	af00      	add	r7, sp, #0
 800952e:	60f8      	str	r0, [r7, #12]
 8009530:	607a      	str	r2, [r7, #4]
 8009532:	603b      	str	r3, [r7, #0]
 8009534:	460b      	mov	r3, r1
 8009536:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009538:	2300      	movs	r3, #0
 800953a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800953c:	2300      	movs	r3, #0
 800953e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009546:	7af9      	ldrb	r1, [r7, #11]
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	687a      	ldr	r2, [r7, #4]
 800954c:	f7f9 fd79 	bl	8003042 <HAL_PCD_EP_Receive>
 8009550:	4603      	mov	r3, r0
 8009552:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009554:	7dfb      	ldrb	r3, [r7, #23]
 8009556:	4618      	mov	r0, r3
 8009558:	f000 f820 	bl	800959c <USBD_Get_USB_Status>
 800955c:	4603      	mov	r3, r0
 800955e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009560:	7dbb      	ldrb	r3, [r7, #22]
}
 8009562:	4618      	mov	r0, r3
 8009564:	3718      	adds	r7, #24
 8009566:	46bd      	mov	sp, r7
 8009568:	bd80      	pop	{r7, pc}
	...

0800956c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800956c:	b480      	push	{r7}
 800956e:	b083      	sub	sp, #12
 8009570:	af00      	add	r7, sp, #0
 8009572:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009574:	4b03      	ldr	r3, [pc, #12]	@ (8009584 <USBD_static_malloc+0x18>)
}
 8009576:	4618      	mov	r0, r3
 8009578:	370c      	adds	r7, #12
 800957a:	46bd      	mov	sp, r7
 800957c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009580:	4770      	bx	lr
 8009582:	bf00      	nop
 8009584:	20000c30 	.word	0x20000c30

08009588 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009588:	b480      	push	{r7}
 800958a:	b083      	sub	sp, #12
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]

}
 8009590:	bf00      	nop
 8009592:	370c      	adds	r7, #12
 8009594:	46bd      	mov	sp, r7
 8009596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800959a:	4770      	bx	lr

0800959c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800959c:	b480      	push	{r7}
 800959e:	b085      	sub	sp, #20
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	4603      	mov	r3, r0
 80095a4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80095a6:	2300      	movs	r3, #0
 80095a8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80095aa:	79fb      	ldrb	r3, [r7, #7]
 80095ac:	2b03      	cmp	r3, #3
 80095ae:	d817      	bhi.n	80095e0 <USBD_Get_USB_Status+0x44>
 80095b0:	a201      	add	r2, pc, #4	@ (adr r2, 80095b8 <USBD_Get_USB_Status+0x1c>)
 80095b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095b6:	bf00      	nop
 80095b8:	080095c9 	.word	0x080095c9
 80095bc:	080095cf 	.word	0x080095cf
 80095c0:	080095d5 	.word	0x080095d5
 80095c4:	080095db 	.word	0x080095db
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80095c8:	2300      	movs	r3, #0
 80095ca:	73fb      	strb	r3, [r7, #15]
    break;
 80095cc:	e00b      	b.n	80095e6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80095ce:	2303      	movs	r3, #3
 80095d0:	73fb      	strb	r3, [r7, #15]
    break;
 80095d2:	e008      	b.n	80095e6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80095d4:	2301      	movs	r3, #1
 80095d6:	73fb      	strb	r3, [r7, #15]
    break;
 80095d8:	e005      	b.n	80095e6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80095da:	2303      	movs	r3, #3
 80095dc:	73fb      	strb	r3, [r7, #15]
    break;
 80095de:	e002      	b.n	80095e6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80095e0:	2303      	movs	r3, #3
 80095e2:	73fb      	strb	r3, [r7, #15]
    break;
 80095e4:	bf00      	nop
  }
  return usb_status;
 80095e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80095e8:	4618      	mov	r0, r3
 80095ea:	3714      	adds	r7, #20
 80095ec:	46bd      	mov	sp, r7
 80095ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f2:	4770      	bx	lr

080095f4 <memset>:
 80095f4:	4402      	add	r2, r0
 80095f6:	4603      	mov	r3, r0
 80095f8:	4293      	cmp	r3, r2
 80095fa:	d100      	bne.n	80095fe <memset+0xa>
 80095fc:	4770      	bx	lr
 80095fe:	f803 1b01 	strb.w	r1, [r3], #1
 8009602:	e7f9      	b.n	80095f8 <memset+0x4>

08009604 <__libc_init_array>:
 8009604:	b570      	push	{r4, r5, r6, lr}
 8009606:	4d0d      	ldr	r5, [pc, #52]	@ (800963c <__libc_init_array+0x38>)
 8009608:	4c0d      	ldr	r4, [pc, #52]	@ (8009640 <__libc_init_array+0x3c>)
 800960a:	1b64      	subs	r4, r4, r5
 800960c:	10a4      	asrs	r4, r4, #2
 800960e:	2600      	movs	r6, #0
 8009610:	42a6      	cmp	r6, r4
 8009612:	d109      	bne.n	8009628 <__libc_init_array+0x24>
 8009614:	4d0b      	ldr	r5, [pc, #44]	@ (8009644 <__libc_init_array+0x40>)
 8009616:	4c0c      	ldr	r4, [pc, #48]	@ (8009648 <__libc_init_array+0x44>)
 8009618:	f000 f826 	bl	8009668 <_init>
 800961c:	1b64      	subs	r4, r4, r5
 800961e:	10a4      	asrs	r4, r4, #2
 8009620:	2600      	movs	r6, #0
 8009622:	42a6      	cmp	r6, r4
 8009624:	d105      	bne.n	8009632 <__libc_init_array+0x2e>
 8009626:	bd70      	pop	{r4, r5, r6, pc}
 8009628:	f855 3b04 	ldr.w	r3, [r5], #4
 800962c:	4798      	blx	r3
 800962e:	3601      	adds	r6, #1
 8009630:	e7ee      	b.n	8009610 <__libc_init_array+0xc>
 8009632:	f855 3b04 	ldr.w	r3, [r5], #4
 8009636:	4798      	blx	r3
 8009638:	3601      	adds	r6, #1
 800963a:	e7f2      	b.n	8009622 <__libc_init_array+0x1e>
 800963c:	080096dc 	.word	0x080096dc
 8009640:	080096dc 	.word	0x080096dc
 8009644:	080096dc 	.word	0x080096dc
 8009648:	080096e0 	.word	0x080096e0

0800964c <memcpy>:
 800964c:	440a      	add	r2, r1
 800964e:	4291      	cmp	r1, r2
 8009650:	f100 33ff 	add.w	r3, r0, #4294967295
 8009654:	d100      	bne.n	8009658 <memcpy+0xc>
 8009656:	4770      	bx	lr
 8009658:	b510      	push	{r4, lr}
 800965a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800965e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009662:	4291      	cmp	r1, r2
 8009664:	d1f9      	bne.n	800965a <memcpy+0xe>
 8009666:	bd10      	pop	{r4, pc}

08009668 <_init>:
 8009668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800966a:	bf00      	nop
 800966c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800966e:	bc08      	pop	{r3}
 8009670:	469e      	mov	lr, r3
 8009672:	4770      	bx	lr

08009674 <_fini>:
 8009674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009676:	bf00      	nop
 8009678:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800967a:	bc08      	pop	{r3}
 800967c:	469e      	mov	lr, r3
 800967e:	4770      	bx	lr
