// Defining a module
module adder(input [3:0] a, b, // 4-bit inputs
            input carry_in,     // input for carry
            output [3:0] sum,   // 4-bit sum output
            output carry_out);  // output for carry

    // Defining 4-bit signals
    wire [4:0] temp;            // temp signal for calculating sum
    wire [3:0] sum_temp;        // temp signal for sum output

    // Adding the carry input to the inputs
    assign temp = a + b + carry_in;

    // Assigning the sum output using ternary operator
    assign sum_temp = (temp[4] == 1) ? temp[3:0] + 1 : temp[3:0];

    // Assigning the sum and carry output
    assign sum = sum_temp[3:0];
    assign carry_out = sum_temp[4];

endmodule