;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	ADD @-27, 100
	ADD @-29, 638
	SLT -4, <-20
	DJN -4, @-20
	ADD @-27, 100
	ADD @-27, 100
	SPL 0, <753
	SUB @-124, 106
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <753
	SUB @174, 106
	SUB -207, <120
	SUB -207, <120
	SUB @121, 106
	JMP @12, #200
	SLT 100, 100
	SUB @0, @2
	SUB -207, <120
	ADD <300, 90
	SPL 200, 80
	MOV #114, -7
	SUB 0, 10
	JMZ <124, 101
	DJN <-30, 9
	SUB 0, 10
	SUB @-27, 100
	DJN <-30, 9
	JMN -0, -1
	JMP <124, 106
	SPL 0
	ADD -207, <120
	JMP <124, 106
	SUB @124, 106
	JMP -4, @-20
	SUB @174, 106
	SUB @-27, 100
	JMP -4, @-20
	JMP -4, @-20
	SUB @-27, 100
	ADD 210, 60
	ADD 210, 60
	SUB @-27, 100
	CMP @121, 106
	SUB @-27, 100
	DJN -1, @-20
	ADD @-27, 100
	CMP @121, 106
	MOV -4, <-20
	SPL 0, <753
	SPL -207, @120
