#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Thu Mar 13 14:20:18 2025
# Process ID: 7820
# Current directory: W:/ECE532/IP/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3600 W:\ECE532\IP\ip_repo\edit_xcoord_dma_v1_0.xpr
# Log file: W:/ECE532/IP/ip_repo/vivado.log
# Journal file: W:/ECE532/IP/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project W:/ECE532/IP/ip_repo/edit_xcoord_dma_v1_0.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [W:/ECE532/IP/ip_repo/xcoord_dma_1.0/hdl/xcoord_dma_v1_0_M00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [W:/ECE532/IP/ip_repo/xcoord_dma_1.0/hdl/xcoord_dma_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [W:/ECE532/IP/ip_repo/xcoord_dma_1.0/hdl/xcoord_dma_v1_0.v:]
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/ECE532/IP/ip_repo/xcoord_dma_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/ECE532/IP/ip_repo/mask_axi532_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/DESL/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:49 . Memory (MB): peak = 787.469 ; gain = 151.219
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 13 14:45:33 2025...
