# do /home/borg/.local/lib/python3.6/site-packages/vunit/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/borg/Desktop/Z01.1-macarrao/Projetos/C-LogicaCombinacional/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Desktop/Z01.1-macarrao/Projetos/C-LogicaCombinacional/vunit_out/test_output/lib.tb_or16.all_cfb9f3841c28e91861188c31754b6dea4385f15a/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_or16(tb) -L vunit_lib -L lib -g/tb_or16/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Desktop/Z01.1-macarrao/Projetos/C-LogicaCombinacional/vunit_out/test_output/lib.tb_or16.all_cfb9f3841c28e91861188c31754b6dea4385f15a/,tb path : /home/borg/Desktop/Z01.1-macarrao/Projetos/C-LogicaCombinacional/tests/tst/,use_color : true" 
# Start time: 08:55:46 on Aug 30,2019
# ** Warning: Design size of 20856 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Break in Subprogram stop at /home/borg/.local/lib/python3.6/site-packages/vunit/vhdl/core/src/stop_body_2008.vhd line 13
# Stopped at /home/borg/.local/lib/python3.6/site-packages/vunit/vhdl/core/src/stop_body_2008.vhd line 13
# End time: 08:55:48 on Aug 30,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 2
