==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Analyzing design file '../filter_c_top.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../filter_c_top.cpp:226:19
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.602 ; gain = 45.887
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 103.602 ; gain = 45.887
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 123.551 ; gain = 65.836
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 135.082 ; gain = 77.367
INFO: [XFORM 203-101] Partitioning array 'cfg.filt_en' (../filter_c_top.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'filter_c_top', detected/extracted 1 process function(s): 
	 'Block_codeRepl5_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:89:63) to (../filter_c_top.cpp:186:2) in function 'filter_c_engine'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:278:55) to (../filter_c_top.cpp:279:7) in function 'Block_codeRepl5_proc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:255:14) to (../filter_c_top.cpp:270:41) in function 'Block_codeRepl5_proc'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 167.039 ; gain = 109.324
INFO: [XFORM 203-151] Mapping array 'filter_buf.yn_1.V' with offset 0, array 'filter_buf.yn_2.V' with offset 18, array 'filter_buf.xn_1.V' with offset 36, array 'filter_buf.xn_2.V' with offset 54 and array 'delay_buf.V' with offset 72 into array 'mem' horizontally.
INFO: [XFORM 203-151] Mapping array 'coeff.gain.V' (../filter_c_top.cpp:193) with offset 0, array 'coeff.b0.V' (../filter_c_top.cpp:193) with offset 18, array 'coeff.b1.V' (../filter_c_top.cpp:193) with offset 36, array 'coeff.b2.V' (../filter_c_top.cpp:193) with offset 54, array 'coeff.a1_n.V' (../filter_c_top.cpp:193) with offset 72 and array 'coeff.a2_n.V' (../filter_c_top.cpp:193) with offset 90 into array 'coeff_mem' horizontally.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 183.680 ; gain = 125.965
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter_c_top' ...
WARNING: [SYN 201-223] Checking resource limit in 'filter_c_top': cannot find any operation of 'mul'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.441 seconds; current allocated memory: 137.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 1082
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     103    17      1082   
INFO: [BIND 205-100]   1     33     20      0      0     103    17     1005.4  
INFO: [BIND 205-100]   2     25     18      0      0     103    17      925.2  
INFO: [BIND 205-100]   3     22     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   4     23     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   5     23     21      0      0     103    17      925.2  
INFO: [BIND 205-100] Final cost: 925.2
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 1.82 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.982 seconds; current allocated memory: 138.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  axis read on port 'xn_0_V'
   b  wire read on port 'cfg_gain_val_V'
  DSP48 Expression: p_Val2_s = OP2_V * OP1_V
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 139.134 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2904.92
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     191    83     2904.92 
INFO: [BIND 205-100]   1     70     18      0      0     191    83     2698.72 
INFO: [BIND 205-100]   2     50     16      0      0     191    83     2614.32 
INFO: [BIND 205-100]   3     37     16      0      0     191    83     2587.72 
INFO: [BIND 205-100]   4     38     20      0      0     191    83     2557.12 
INFO: [BIND 205-100]   5     61     23      0      0     191    83     2574.32 
INFO: [BIND 205-100]   6     36     21      0      0     191    83     2530.72 
INFO: [BIND 205-100]   7     27     22      0      0     191    83     2527.12 
INFO: [BIND 205-100]   8     30     22      0      0     191    83     2524.12 
INFO: [BIND 205-100]   9     26     22      0      0     191    83     2524.12 
INFO: [BIND 205-100]   10    25     21      0      0     191    83     2524.12 
INFO: [BIND 205-100]   11    24     22      0      0     191    83     2524.12 
INFO: [BIND 205-100] Final cost: 2524.12
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 3.821 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.161 seconds; current allocated memory: 140.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.448 seconds; current allocated memory: 140.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2748.57
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     24     23     2748.57 
INFO: [BIND 205-100]   1     11     11      0      0     24     23     2748.57 
INFO: [BIND 205-100]   2     11     11      0      0     24     23     2748.57 
INFO: [BIND 205-100]   3     11     11      0      0     24     23     2748.57 
INFO: [BIND 205-100] Final cost: 2748.57
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.283 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 141.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0.001 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_engine'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 141.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'delay_ptr_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'filter_c_top_srem_6s_6ns_5_10_seq_1' to 'filter_c_top_srembkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'filter_c_top_mul_mul_24s_6ns_30_1_1' to 'filter_c_top_mul_cud' due to the length limit 20
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_mul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_srembkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl5_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 143.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/xn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/buf_clr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_gain_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_sel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_mem' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/mem' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'filter_c_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_top'.
INFO: [HLS 200-111]  Elapsed time: 1.087 seconds; current allocated memory: 144.546 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'filter_c_top_srembkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 205.734 ; gain = 148.020
INFO: [SYSC 207-301] Generating SystemC RTL for filter_c_top.
INFO: [VHDL 208-304] Generating VHDL RTL for filter_c_top.
INFO: [VLOG 209-307] Generating Verilog RTL for filter_c_top.
INFO: [HLS 200-112] Total elapsed time: 28.806 seconds; peak allocated memory: 144.546 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file '../filter_c_top.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../filter_c_top.cpp:226:19
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.664 ; gain = 46.309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.664 ; gain = 46.309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 123.133 ; gain = 65.777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 134.773 ; gain = 77.418
INFO: [XFORM 203-101] Partitioning array 'cfg.filt_en' (../filter_c_top.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'filter_c_top', detected/extracted 1 process function(s): 
	 'Block_codeRepl5_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:89:63) to (../filter_c_top.cpp:186:2) in function 'filter_c_engine'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:284:55) to (../filter_c_top.cpp:285:7) in function 'Block_codeRepl5_proc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:255:14) to (../filter_c_top.cpp:256:6) in function 'Block_codeRepl5_proc'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 167.723 ; gain = 110.367
INFO: [XFORM 203-151] Mapping array 'filter_buf.yn_1.V' with offset 0, array 'filter_buf.yn_2.V' with offset 18, array 'filter_buf.xn_1.V' with offset 36, array 'filter_buf.xn_2.V' with offset 54 and array 'delay_buf.V' with offset 72 into array 'mem' horizontally.
INFO: [XFORM 203-151] Mapping array 'coeff.gain.V' (../filter_c_top.cpp:193) with offset 0, array 'coeff.b0.V' (../filter_c_top.cpp:193) with offset 18, array 'coeff.b1.V' (../filter_c_top.cpp:193) with offset 36, array 'coeff.b2.V' (../filter_c_top.cpp:193) with offset 54, array 'coeff.a1_n.V' (../filter_c_top.cpp:193) with offset 72 and array 'coeff.a2_n.V' (../filter_c_top.cpp:193) with offset 90 into array 'coeff_mem' horizontally.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 183.930 ; gain = 126.574
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter_c_top' ...
WARNING: [SYN 201-223] Checking resource limit in 'filter_c_top': cannot find any operation of 'mul'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.49 seconds; current allocated memory: 137.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 1082
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     103    17      1082   
INFO: [BIND 205-100]   1     33     20      0      0     103    17     1005.4  
INFO: [BIND 205-100]   2     25     18      0      0     103    17      925.2  
INFO: [BIND 205-100]   3     22     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   4     23     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   5     23     21      0      0     103    17      925.2  
INFO: [BIND 205-100] Final cost: 925.2
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 1.551 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.692 seconds; current allocated memory: 138.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  axis read on port 'xn_0_V'
   b  wire read on port 'cfg_gain_val_V'
  DSP48 Expression: p_Val2_s = OP2_V * OP1_V
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 139.260 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2942.32
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     194    85     2942.32 
INFO: [BIND 205-100]   1     70     18      0      0     194    85     2756.12 
INFO: [BIND 205-100]   2     40     17      0      0     194    85     2637.52 
INFO: [BIND 205-100]   3     63     18      0      0     194    85     2637.92 
INFO: [BIND 205-100]   4     34     18      0      0     194    85     2572.52 
INFO: [BIND 205-100]   5     35     20      0      0     194    85     2579.92 
INFO: [BIND 205-100]   6     35     20      0      0     194    85     2548.12 
INFO: [BIND 205-100]   7     25     23      0      0     194    85     2548.12 
INFO: [BIND 205-100]   8     26     23      0      0     194    85     2548.12 
INFO: [BIND 205-100]   9     27     24      0      0     194    85     2548.12 
INFO: [BIND 205-100] Final cost: 2548.12
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 2.956 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.191 seconds; current allocated memory: 140.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 140.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2771.5
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     24     23     2771.5  
INFO: [BIND 205-100]   1     11     11      0      0     24     23     2771.5  
INFO: [BIND 205-100]   2     11     11      0      0     24     23     2771.5  
INFO: [BIND 205-100]   3     11     11      0      0     24     23     2771.5  
INFO: [BIND 205-100] Final cost: 2771.5
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.26 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 141.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0.001 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_engine'.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 142.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'delay_ptr_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'filter_c_top_srem_6s_6ns_5_10_seq_1' to 'filter_c_top_srembkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'filter_c_top_mul_mul_24s_6ns_30_1_1' to 'filter_c_top_mul_cud' due to the length limit 20
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_mul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_srembkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl5_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.634 seconds; current allocated memory: 143.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/xn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/buf_clr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_gain_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_sel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_mem' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/mem' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'filter_c_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_top'.
INFO: [HLS 200-111]  Elapsed time: 1.158 seconds; current allocated memory: 144.636 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'filter_c_top_srembkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 204.879 ; gain = 147.523
INFO: [SYSC 207-301] Generating SystemC RTL for filter_c_top.
INFO: [VHDL 208-304] Generating VHDL RTL for filter_c_top.
INFO: [VLOG 209-307] Generating Verilog RTL for filter_c_top.
INFO: [HLS 200-112] Total elapsed time: 27.608 seconds; peak allocated memory: 144.636 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Analyzing design file '../filter_c_top.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../filter_c_top.cpp:226:20
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 103.582 ; gain = 46.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 103.582 ; gain = 46.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 122.801 ; gain = 65.809
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 133.715 ; gain = 76.723
INFO: [XFORM 203-101] Partitioning array 'cfg.filt_en' (../filter_c_top.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'filter_c_top', detected/extracted 1 process function(s): 
	 'Block_codeRepl5_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:89:63) to (../filter_c_top.cpp:186:2) in function 'filter_c_engine'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:285:55) to (../filter_c_top.cpp:286:7) in function 'Block_codeRepl5_proc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:255:14) to (../filter_c_top.cpp:256:6) in function 'Block_codeRepl5_proc'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 165.863 ; gain = 108.871
INFO: [XFORM 203-151] Mapping array 'filter_buf.yn_1.V' with offset 0, array 'filter_buf.yn_2.V' with offset 18, array 'filter_buf.xn_1.V' with offset 36, array 'filter_buf.xn_2.V' with offset 54 and array 'delay_buf.V' with offset 72 into array 'mem' horizontally.
INFO: [XFORM 203-151] Mapping array 'coeff.gain.V' (../filter_c_top.cpp:193) with offset 0, array 'coeff.b0.V' (../filter_c_top.cpp:193) with offset 18, array 'coeff.b1.V' (../filter_c_top.cpp:193) with offset 36, array 'coeff.b2.V' (../filter_c_top.cpp:193) with offset 54, array 'coeff.a1_n.V' (../filter_c_top.cpp:193) with offset 72 and array 'coeff.a2_n.V' (../filter_c_top.cpp:193) with offset 90 into array 'coeff_mem' horizontally.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 181.848 ; gain = 124.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter_c_top' ...
WARNING: [SYN 201-223] Checking resource limit in 'filter_c_top': cannot find any operation of 'mul'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.079 seconds; current allocated memory: 136.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 1082
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     103    17      1082   
INFO: [BIND 205-100]   1     33     20      0      0     103    17     1005.4  
INFO: [BIND 205-100]   2     25     18      0      0     103    17      925.2  
INFO: [BIND 205-100]   3     22     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   4     23     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   5     23     21      0      0     103    17      925.2  
INFO: [BIND 205-100] Final cost: 925.2
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 1.601 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.718 seconds; current allocated memory: 137.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  axis read on port 'xn_0_V'
   b  wire read on port 'cfg_gain_val_V'
  DSP48 Expression: p_Val2_s = OP2_V * OP1_V
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 138.069 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2908.32
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     187    86     2908.32 
INFO: [BIND 205-100]   1     74     18      0      0     187    86     2745.32 
INFO: [BIND 205-100]   2     42     15      0      0     187    86     2610.92 
INFO: [BIND 205-100]   3     43     17      0      0     187    86     2563.92 
INFO: [BIND 205-100]   4     35     16      0      0     187    86     2536.52 
INFO: [BIND 205-100]   5     27     17      0      0     187    86     2509.72 
INFO: [BIND 205-100]   6     24     19      0      0     187    86     2509.72 
INFO: [BIND 205-100]   7     25     20      0      0     187    86     2509.72 
INFO: [BIND 205-100]   8     25     20      0      0     187    86     2509.72 
INFO: [BIND 205-100] Final cost: 2509.72
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 2.595 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.832 seconds; current allocated memory: 139.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 139.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2735.35
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     24     23     2735.35 
INFO: [BIND 205-100]   1     11     11      0      0     24     23     2735.35 
INFO: [BIND 205-100]   2     11     11      0      0     24     23     2735.35 
INFO: [BIND 205-100]   3     11     11      0      0     24     23     2735.35 
INFO: [BIND 205-100] Final cost: 2735.35
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.256 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 140.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_engine'.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 140.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'delay_ptr_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'filter_c_top_urem_5ns_5ns_5_9_seq_1' to 'filter_c_top_urembkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'filter_c_top_mul_mul_24s_6ns_30_1_1' to 'filter_c_top_mul_cud' due to the length limit 20
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_mul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_urembkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl5_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.576 seconds; current allocated memory: 142.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/xn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/buf_clr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_gain_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_sel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_mem' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/mem' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'filter_c_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_top'.
INFO: [HLS 200-111]  Elapsed time: 1.078 seconds; current allocated memory: 143.344 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'filter_c_top_urembkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 203.828 ; gain = 146.836
INFO: [SYSC 207-301] Generating SystemC RTL for filter_c_top.
INFO: [VHDL 208-304] Generating VHDL RTL for filter_c_top.
INFO: [VLOG 209-307] Generating Verilog RTL for filter_c_top.
INFO: [HLS 200-112] Total elapsed time: 26.747 seconds; peak allocated memory: 143.344 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Analyzing design file '../filter_c_top.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../filter_c_top.cpp:228:21
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 103.543 ; gain = 46.152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 103.543 ; gain = 46.152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 123.020 ; gain = 65.629
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 134.012 ; gain = 76.621
INFO: [XFORM 203-101] Partitioning array 'cfg.filt_en' (../filter_c_top.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'filter_c_top', detected/extracted 1 process function(s): 
	 'Block_codeRepl5_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:89:63) to (../filter_c_top.cpp:186:2) in function 'filter_c_engine'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:290:55) to (../filter_c_top.cpp:291:7) in function 'Block_codeRepl5_proc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:257:14) to (../filter_c_top.cpp:258:6) in function 'Block_codeRepl5_proc'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 166.309 ; gain = 108.918
INFO: [XFORM 203-151] Mapping array 'filter_buf.yn_1.V' with offset 0, array 'filter_buf.yn_2.V' with offset 18, array 'filter_buf.xn_1.V' with offset 36, array 'filter_buf.xn_2.V' with offset 54 and array 'delay_buf.V' with offset 72 into array 'mem' horizontally.
INFO: [XFORM 203-151] Mapping array 'coeff.gain.V' (../filter_c_top.cpp:193) with offset 0, array 'coeff.b0.V' (../filter_c_top.cpp:193) with offset 18, array 'coeff.b1.V' (../filter_c_top.cpp:193) with offset 36, array 'coeff.b2.V' (../filter_c_top.cpp:193) with offset 54, array 'coeff.a1_n.V' (../filter_c_top.cpp:193) with offset 72 and array 'coeff.a2_n.V' (../filter_c_top.cpp:193) with offset 90 into array 'coeff_mem' horizontally.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 182.793 ; gain = 125.402
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter_c_top' ...
WARNING: [SYN 201-223] Checking resource limit in 'filter_c_top': cannot find any operation of 'mul'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.87 seconds; current allocated memory: 136.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 1082
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     103    17      1082   
INFO: [BIND 205-100]   1     33     20      0      0     103    17     1005.4  
INFO: [BIND 205-100]   2     25     18      0      0     103    17      925.2  
INFO: [BIND 205-100]   3     22     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   4     23     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   5     23     21      0      0     103    17      925.2  
INFO: [BIND 205-100] Final cost: 925.2
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 1.846 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.998 seconds; current allocated memory: 137.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  axis read on port 'xn_0_V'
   b  wire read on port 'cfg_gain_val_V'
  DSP48 Expression: p_Val2_s = OP2_V * OP1_V
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 138.172 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2915.52
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     195    90     2915.52 
INFO: [BIND 205-100]   1     74     19      0      0     195    90     2742.72 
INFO: [BIND 205-100]   2     54     19      0      0     195    90     2643.72 
INFO: [BIND 205-100]   3     58     16      0      0     195    90     2575.32 
INFO: [BIND 205-100]   4     35     20      0      0     195    90     2506.52 
INFO: [BIND 205-100]   5     26     20      0      0     195    90     2505.52 
INFO: [BIND 205-100]   6     24     21      0      0     195    90     2502.52 
INFO: [BIND 205-100]   7     23     21      0      0     195    90     2502.52 
INFO: [BIND 205-100]   8     24     21      0      0     195    90     2499.52 
INFO: [BIND 205-100]   9     23     21      0      0     195    90     2499.52 
INFO: [BIND 205-100]   10    22     20      0      0     195    90     2499.52 
INFO: [BIND 205-100] Final cost: 2499.52
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 4.473 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.748 seconds; current allocated memory: 139.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 139.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2720.81
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     24     23     2720.81 
INFO: [BIND 205-100]   1     11     11      0      0     24     23     2720.81 
INFO: [BIND 205-100]   2     11     11      0      0     24     23     2720.81 
INFO: [BIND 205-100]   3     11     11      0      0     24     23     2720.81 
INFO: [BIND 205-100] Final cost: 2720.81
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.299 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 140.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_engine'.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 140.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'delay_ptr_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'filter_c_top_urem_5ns_5ns_5_9_seq_1' to 'filter_c_top_urembkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'filter_c_top_mul_mul_24s_6ns_30_1_1' to 'filter_c_top_mul_cud' due to the length limit 20
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_mul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_urembkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl5_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.665 seconds; current allocated memory: 142.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/xn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/buf_clr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_gain_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_sel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_mem' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/mem' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'filter_c_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_top'.
INFO: [HLS 200-111]  Elapsed time: 1.383 seconds; current allocated memory: 143.628 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'filter_c_top_urembkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 204.754 ; gain = 147.363
INFO: [SYSC 207-301] Generating SystemC RTL for filter_c_top.
INFO: [VHDL 208-304] Generating VHDL RTL for filter_c_top.
INFO: [VLOG 209-307] Generating Verilog RTL for filter_c_top.
INFO: [HLS 200-112] Total elapsed time: 34.374 seconds; peak allocated memory: 143.628 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Analyzing design file '../filter_c_top.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../filter_c_top.cpp:228:21
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 103.555 ; gain = 46.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 103.555 ; gain = 46.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 123.086 ; gain = 65.922
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 134.395 ; gain = 77.230
INFO: [XFORM 203-101] Partitioning array 'cfg.filt_en' (../filter_c_top.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'filter_c_top', detected/extracted 1 process function(s): 
	 'Block_codeRepl5_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:89:63) to (../filter_c_top.cpp:186:2) in function 'filter_c_engine'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:292:55) to (../filter_c_top.cpp:293:7) in function 'Block_codeRepl5_proc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:259:14) to (../filter_c_top.cpp:260:6) in function 'Block_codeRepl5_proc'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 166.598 ; gain = 109.434
WARNING: [XFORM 203-152] Cannot apply array mapping directives (../filter_c_top.cpp:206:1, ../filter_c_top.cpp:206:1, ../filter_c_top.cpp:206:1, ../filter_c_top.cpp:206:1, ../filter_c_top.cpp:207:1, ../filter_c_top.cpp:215:1, ../filter_c_top.cpp:215:1, ../filter_c_top.cpp:215:1, ../filter_c_top.cpp:215:1, ../filter_c_top.cpp:215:1, ../filter_c_top.cpp:215:1) with instance name 'mem': array arguments cannot be merged with global/local variables.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 182.195 ; gain = 125.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter_c_top' ...
WARNING: [SYN 201-223] Checking resource limit in 'filter_c_top': cannot find any operation of 'mul'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.905 seconds; current allocated memory: 136.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 1082
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     103    17      1082   
INFO: [BIND 205-100]   1     33     20      0      0     103    17     1005.4  
INFO: [BIND 205-100]   2     25     18      0      0     103    17      925.2  
INFO: [BIND 205-100]   3     22     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   4     23     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   5     23     21      0      0     103    17      925.2  
INFO: [BIND 205-100] Final cost: 925.2
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 2.081 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.292 seconds; current allocated memory: 136.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  axis read on port 'xn_0_V'
   b  wire read on port 'cfg_gain_val_V'
  DSP48 Expression: p_Val2_s = OP2_V * OP1_V
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 137.642 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2677.12
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     162    81     2677.12 
INFO: [BIND 205-100]   1     39     16      0      0     162    81     2611.92 
INFO: [BIND 205-100]   2     27     15      0      0     162    81     2589.32 
INFO: [BIND 205-100]   3     25     15      0      0     162    81     2575.12 
INFO: [BIND 205-100]   4     24     16      0      0     162    81     2576.12 
INFO: [BIND 205-100]   5     24     16      0      0     162    81     2570.92 
INFO: [BIND 205-100]   6     24     15      0      0     162    81     2571.92 
INFO: [BIND 205-100]   7     21     16      0      0     162    81     2571.92 
INFO: [BIND 205-100]   8     20     15      0      0     162    81     2571.92 
INFO: [BIND 205-100]   9     21     16      0      0     162    81     2571.92 
INFO: [BIND 205-100] Final cost: 2571.92
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 1.928 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.224 seconds; current allocated memory: 138.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.442 seconds; current allocated memory: 139.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2837.23
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     24     23     2837.23 
INFO: [BIND 205-100]   1     11     11      0      0     24     23     2837.23 
INFO: [BIND 205-100]   2     11     11      0      0     24     23     2837.23 
INFO: [BIND 205-100]   3     11     11      0      0     24     23     2837.23 
INFO: [BIND 205-100] Final cost: 2837.23
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.303 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 139.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0.001 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_engine'.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 140.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'delay_ptr_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'filter_c_top_urem_5ns_5ns_5_9_seq_1' to 'filter_c_top_urembkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'filter_c_top_mul_mul_24s_6ns_30_1_1' to 'filter_c_top_mul_cud' due to the length limit 20
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_mul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_urembkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl5_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.946 seconds; current allocated memory: 142.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/xn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/buf_clr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_gain_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_sel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_gain_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_b0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_b1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_b2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_a1_n_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_a2_n_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/filter_buf_xn_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/filter_buf_xn_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/filter_buf_yn_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/filter_buf_yn_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/delay_buf_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'filter_c_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_top'.
INFO: [HLS 200-111]  Elapsed time: 1.494 seconds; current allocated memory: 143.111 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'filter_c_top_urembkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 204.238 ; gain = 147.074
INFO: [SYSC 207-301] Generating SystemC RTL for filter_c_top.
INFO: [VHDL 208-304] Generating VHDL RTL for filter_c_top.
INFO: [VLOG 209-307] Generating Verilog RTL for filter_c_top.
INFO: [HLS 200-112] Total elapsed time: 31.44 seconds; peak allocated memory: 143.111 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file '../filter_c_top.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../filter_c_top.cpp:229:21
WARNING: [HLS 200-40] In file included from C:/kstrohma/Projects/Leda1/2v0/filter/hls/filter/filter/solution1/.autopilot/db/filter_c_top.pragma.1.cpp:1:
In file included from ../filter_c_top.cpp:1:
../filter_c_top.cpp:218:22: error: use of undeclared identifier 'coeff_mem'
_ssdm_SpecArrayMap( &coeff_mem, "mem", -1, "HORIZONTAL", "");
                     ^
1 error generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file '../filter_c_top.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../filter_c_top.cpp:229:21
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 103.633 ; gain = 46.121
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 103.633 ; gain = 46.121
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 122.996 ; gain = 65.484
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 134.004 ; gain = 76.492
INFO: [XFORM 203-101] Partitioning array 'cfg.filt_en' (../filter_c_top.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'filter_c_top', detected/extracted 1 process function(s): 
	 'Block_codeRepl5_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:89:63) to (../filter_c_top.cpp:186:2) in function 'filter_c_engine'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:293:55) to (../filter_c_top.cpp:294:7) in function 'Block_codeRepl5_proc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:260:14) to (../filter_c_top.cpp:261:6) in function 'Block_codeRepl5_proc'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 166.258 ; gain = 108.746
ERROR: [XFORM 203-153] Incorrect array mappivng directives (../filter_c_top.cpp:218:1, ../filter_c_top.cpp:216:1) on array 'coeff.gain.V': one array cannot appear in multiple array mapping directives.
ERROR: [HLS 200-70] Failed building synthesis data model.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file '../filter_c_top.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../filter_c_top.cpp:228:21
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 103.688 ; gain = 46.809
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 103.688 ; gain = 46.809
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 123.512 ; gain = 66.633
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 133.992 ; gain = 77.113
INFO: [XFORM 203-101] Partitioning array 'cfg.filt_en' (../filter_c_top.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'filter_c_top', detected/extracted 1 process function(s): 
	 'Block_codeRepl5_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:89:63) to (../filter_c_top.cpp:186:2) in function 'filter_c_engine'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:292:55) to (../filter_c_top.cpp:293:7) in function 'Block_codeRepl5_proc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:259:14) to (../filter_c_top.cpp:260:6) in function 'Block_codeRepl5_proc'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 166.977 ; gain = 110.098
INFO: [XFORM 203-151] Mapping array 'filter_buf.yn_1.V' with offset 0, array 'filter_buf.yn_2.V' with offset 18, array 'filter_buf.xn_1.V' with offset 36, array 'filter_buf.xn_2.V' with offset 54 and array 'delay_buf.V' with offset 72 into array 'mem' horizontally.
INFO: [XFORM 203-151] Mapping array 'coeff.gain.V' (../filter_c_top.cpp:193) with offset 0, array 'coeff.b0.V' (../filter_c_top.cpp:193) with offset 18, array 'coeff.b1.V' (../filter_c_top.cpp:193) with offset 36, array 'coeff.b2.V' (../filter_c_top.cpp:193) with offset 54, array 'coeff.a1_n.V' (../filter_c_top.cpp:193) with offset 72 and array 'coeff.a2_n.V' (../filter_c_top.cpp:193) with offset 90 into array 'coeff_mem' horizontally.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 182.445 ; gain = 125.566
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter_c_top' ...
WARNING: [SYN 201-223] Checking resource limit in 'filter_c_top': cannot find any operation of 'mul'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.371 seconds; current allocated memory: 136.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 1082
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     103    17      1082   
INFO: [BIND 205-100]   1     33     20      0      0     103    17     1005.4  
INFO: [BIND 205-100]   2     25     18      0      0     103    17      925.2  
INFO: [BIND 205-100]   3     22     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   4     23     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   5     23     21      0      0     103    17      925.2  
INFO: [BIND 205-100] Final cost: 925.2
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 1.69 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.826 seconds; current allocated memory: 137.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  axis read on port 'xn_0_V'
   b  wire read on port 'cfg_gain_val_V'
  DSP48 Expression: p_Val2_s = OP2_V * OP1_V
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 138.214 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2915.52
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     195    90     2915.52 
INFO: [BIND 205-100]   1     74     19      0      0     195    90     2742.72 
INFO: [BIND 205-100]   2     54     19      0      0     195    90     2643.72 
INFO: [BIND 205-100]   3     58     16      0      0     195    90     2575.32 
INFO: [BIND 205-100]   4     35     20      0      0     195    90     2506.52 
INFO: [BIND 205-100]   5     26     20      0      0     195    90     2505.52 
INFO: [BIND 205-100]   6     24     21      0      0     195    90     2502.52 
INFO: [BIND 205-100]   7     23     21      0      0     195    90     2502.52 
INFO: [BIND 205-100]   8     24     21      0      0     195    90     2499.52 
INFO: [BIND 205-100]   9     23     21      0      0     195    90     2499.52 
INFO: [BIND 205-100]   10    22     20      0      0     195    90     2499.52 
INFO: [BIND 205-100] Final cost: 2499.52
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 4.414 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.687 seconds; current allocated memory: 139.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 139.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2720.81
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     24     23     2720.81 
INFO: [BIND 205-100]   1     11     11      0      0     24     23     2720.81 
INFO: [BIND 205-100]   2     11     11      0      0     24     23     2720.81 
INFO: [BIND 205-100]   3     11     11      0      0     24     23     2720.81 
INFO: [BIND 205-100] Final cost: 2720.81
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.288 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 140.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_engine'.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 141.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'delay_ptr_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'filter_c_top_urem_5ns_5ns_5_9_seq_1' to 'filter_c_top_urembkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'filter_c_top_mul_mul_24s_6ns_30_1_1' to 'filter_c_top_mul_cud' due to the length limit 20
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0.001 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_mul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_urembkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl5_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.719 seconds; current allocated memory: 142.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/xn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/buf_clr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_gain_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_sel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_mem' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/mem' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'filter_c_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_top'.
INFO: [HLS 200-111]  Elapsed time: 1.436 seconds; current allocated memory: 143.674 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'filter_c_top_urembkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 204.246 ; gain = 147.367
INFO: [SYSC 207-301] Generating SystemC RTL for filter_c_top.
INFO: [VHDL 208-304] Generating VHDL RTL for filter_c_top.
INFO: [VLOG 209-307] Generating Verilog RTL for filter_c_top.
INFO: [HLS 200-112] Total elapsed time: 31.265 seconds; peak allocated memory: 143.674 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file '../filter_c_top.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../filter_c_top.cpp:230:21
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.500 ; gain = 46.551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.500 ; gain = 46.551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 123.102 ; gain = 66.152
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 134.016 ; gain = 77.066
INFO: [XFORM 203-101] Partitioning array 'cfg.filt_en' (../filter_c_top.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'filter_c_top', detected/extracted 1 process function(s): 
	 'Block_codeRepl5_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:89:63) to (../filter_c_top.cpp:186:2) in function 'filter_c_engine'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:294:55) to (../filter_c_top.cpp:295:7) in function 'Block_codeRepl5_proc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:261:14) to (../filter_c_top.cpp:262:6) in function 'Block_codeRepl5_proc'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 165.707 ; gain = 108.758
WARNING: [XFORM 203-152] Cannot apply array mapping directives (../filter_c_top.cpp:206:1, ../filter_c_top.cpp:206:1, ../filter_c_top.cpp:206:1, ../filter_c_top.cpp:206:1, ../filter_c_top.cpp:207:1, ../filter_c_top.cpp:216:1, ../filter_c_top.cpp:216:1, ../filter_c_top.cpp:216:1, ../filter_c_top.cpp:216:1, ../filter_c_top.cpp:216:1, ../filter_c_top.cpp:216:1) with instance name 'mem': array arguments cannot be merged with global/local variables.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 181.883 ; gain = 124.934
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter_c_top' ...
WARNING: [SYN 201-223] Checking resource limit in 'filter_c_top': cannot find any operation of 'mul'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.077 seconds; current allocated memory: 136.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 1082
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     103    17      1082   
INFO: [BIND 205-100]   1     33     20      0      0     103    17     1005.4  
INFO: [BIND 205-100]   2     25     18      0      0     103    17      925.2  
INFO: [BIND 205-100]   3     22     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   4     23     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   5     23     21      0      0     103    17      925.2  
INFO: [BIND 205-100] Final cost: 925.2
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 1.629 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.783 seconds; current allocated memory: 136.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  axis read on port 'xn_0_V'
   b  wire read on port 'cfg_gain_val_V'
  DSP48 Expression: p_Val2_s = OP2_V * OP1_V
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 137.673 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2677.12
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     162    81     2677.12 
INFO: [BIND 205-100]   1     39     16      0      0     162    81     2611.92 
INFO: [BIND 205-100]   2     27     15      0      0     162    81     2589.32 
INFO: [BIND 205-100]   3     25     15      0      0     162    81     2575.12 
INFO: [BIND 205-100]   4     24     16      0      0     162    81     2576.12 
INFO: [BIND 205-100]   5     24     16      0      0     162    81     2570.92 
INFO: [BIND 205-100]   6     24     15      0      0     162    81     2571.92 
INFO: [BIND 205-100]   7     21     16      0      0     162    81     2571.92 
INFO: [BIND 205-100]   8     20     15      0      0     162    81     2571.92 
INFO: [BIND 205-100]   9     21     16      0      0     162    81     2571.92 
INFO: [BIND 205-100] Final cost: 2571.92
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 1.84 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.073 seconds; current allocated memory: 138.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 139.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2837.23
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     24     23     2837.23 
INFO: [BIND 205-100]   1     11     11      0      0     24     23     2837.23 
INFO: [BIND 205-100]   2     11     11      0      0     24     23     2837.23 
INFO: [BIND 205-100]   3     11     11      0      0     24     23     2837.23 
INFO: [BIND 205-100] Final cost: 2837.23
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.288 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 139.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_engine'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 140.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'delay_ptr_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'filter_c_top_urem_5ns_5ns_5_9_seq_1' to 'filter_c_top_urembkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'filter_c_top_mul_mul_24s_6ns_30_1_1' to 'filter_c_top_mul_cud' due to the length limit 20
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_mul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_urembkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl5_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.705 seconds; current allocated memory: 142.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/xn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/buf_clr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_gain_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_sel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_gain_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_b0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_b1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_b2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_a1_n_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_a2_n_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/filter_buf_xn_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/filter_buf_xn_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/filter_buf_yn_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/filter_buf_yn_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/delay_buf_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'filter_c_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_top'.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 143.127 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'filter_c_top_urembkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 204.570 ; gain = 147.621
INFO: [SYSC 207-301] Generating SystemC RTL for filter_c_top.
INFO: [VHDL 208-304] Generating VHDL RTL for filter_c_top.
INFO: [VLOG 209-307] Generating Verilog RTL for filter_c_top.
INFO: [HLS 200-112] Total elapsed time: 26.493 seconds; peak allocated memory: 143.127 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file '../filter_c_top.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../filter_c_top.cpp:230:21
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 103.590 ; gain = 46.254
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 103.590 ; gain = 46.254
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 123.371 ; gain = 66.035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 134.066 ; gain = 76.730
INFO: [XFORM 203-101] Partitioning array 'cfg.filt_en' (../filter_c_top.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'filter_c_top', detected/extracted 1 process function(s): 
	 'Block_codeRepl5_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:89:63) to (../filter_c_top.cpp:186:2) in function 'filter_c_engine'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:294:55) to (../filter_c_top.cpp:295:7) in function 'Block_codeRepl5_proc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:261:14) to (../filter_c_top.cpp:262:6) in function 'Block_codeRepl5_proc'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 166.625 ; gain = 109.289
INFO: [XFORM 203-151] Mapping array 'filter_buf.yn_1.V' with offset 0, array 'filter_buf.yn_2.V' with offset 18, array 'filter_buf.xn_1.V' with offset 36, array 'filter_buf.xn_2.V' with offset 54 and array 'delay_buf.V' with offset 72 into array 'mem' horizontally.
INFO: [XFORM 203-151] Mapping array 'coeff.gain.V' (../filter_c_top.cpp:193) with offset 0, array 'coeff.b0.V' (../filter_c_top.cpp:193) with offset 18, array 'coeff.b1.V' (../filter_c_top.cpp:193) with offset 36, array 'coeff.b2.V' (../filter_c_top.cpp:193) with offset 54, array 'coeff.a1_n.V' (../filter_c_top.cpp:193) with offset 72 and array 'coeff.a2_n.V' (../filter_c_top.cpp:193) with offset 90 into array 'coeff_mem' horizontally.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 182.754 ; gain = 125.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter_c_top' ...
WARNING: [SYN 201-223] Checking resource limit in 'filter_c_top': cannot find any operation of 'mul'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.513 seconds; current allocated memory: 136.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 1082
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     103    17      1082   
INFO: [BIND 205-100]   1     33     20      0      0     103    17     1005.4  
INFO: [BIND 205-100]   2     25     18      0      0     103    17      925.2  
INFO: [BIND 205-100]   3     22     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   4     23     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   5     23     21      0      0     103    17      925.2  
INFO: [BIND 205-100] Final cost: 925.2
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 1.593 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.725 seconds; current allocated memory: 137.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  axis read on port 'xn_0_V'
   b  wire read on port 'cfg_gain_val_V'
  DSP48 Expression: p_Val2_s = OP2_V * OP1_V
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 138.214 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2915.52
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     195    90     2915.52 
INFO: [BIND 205-100]   1     74     19      0      0     195    90     2742.72 
INFO: [BIND 205-100]   2     54     19      0      0     195    90     2643.72 
INFO: [BIND 205-100]   3     58     16      0      0     195    90     2575.32 
INFO: [BIND 205-100]   4     35     20      0      0     195    90     2506.52 
INFO: [BIND 205-100]   5     26     20      0      0     195    90     2505.52 
INFO: [BIND 205-100]   6     24     21      0      0     195    90     2502.52 
INFO: [BIND 205-100]   7     23     21      0      0     195    90     2502.52 
INFO: [BIND 205-100]   8     24     21      0      0     195    90     2499.52 
INFO: [BIND 205-100]   9     23     21      0      0     195    90     2499.52 
INFO: [BIND 205-100]   10    22     20      0      0     195    90     2499.52 
INFO: [BIND 205-100] Final cost: 2499.52
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 3.778 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.034 seconds; current allocated memory: 139.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 139.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2720.81
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     24     23     2720.81 
INFO: [BIND 205-100]   1     11     11      0      0     24     23     2720.81 
INFO: [BIND 205-100]   2     11     11      0      0     24     23     2720.81 
INFO: [BIND 205-100]   3     11     11      0      0     24     23     2720.81 
INFO: [BIND 205-100] Final cost: 2720.81
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.265 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 140.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_engine'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 141.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'delay_ptr_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'filter_c_top_urem_5ns_5ns_5_9_seq_1' to 'filter_c_top_urembkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'filter_c_top_mul_mul_24s_6ns_30_1_1' to 'filter_c_top_mul_cud' due to the length limit 20
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0.001 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_mul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_urembkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl5_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.649 seconds; current allocated memory: 142.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/xn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/buf_clr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_gain_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_sel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_mem' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/mem' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'filter_c_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_top'.
INFO: [HLS 200-111]  Elapsed time: 1.156 seconds; current allocated memory: 143.674 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'filter_c_top_urembkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 204.637 ; gain = 147.301
INFO: [SYSC 207-301] Generating SystemC RTL for filter_c_top.
INFO: [VHDL 208-304] Generating VHDL RTL for filter_c_top.
INFO: [VLOG 209-307] Generating Verilog RTL for filter_c_top.
INFO: [HLS 200-112] Total elapsed time: 28.7 seconds; peak allocated memory: 143.674 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file '../filter_c_top.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../filter_c_top.cpp:231:21
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.574 ; gain = 46.680
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.574 ; gain = 46.680
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 122.996 ; gain = 66.102
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 133.273 ; gain = 76.379
INFO: [XFORM 203-101] Partitioning array 'cfg.filt_en' (../filter_c_top.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'filter_c_top', detected/extracted 1 process function(s): 
	 'Block_codeRepl5_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:89:63) to (../filter_c_top.cpp:186:2) in function 'filter_c_engine'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:295:55) to (../filter_c_top.cpp:296:7) in function 'Block_codeRepl5_proc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:262:14) to (../filter_c_top.cpp:263:6) in function 'Block_codeRepl5_proc'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 166.785 ; gain = 109.891
WARNING: [XFORM 203-152] Cannot apply array mapping directives (../filter_c_top.cpp:206:1, ../filter_c_top.cpp:206:1, ../filter_c_top.cpp:206:1, ../filter_c_top.cpp:206:1, ../filter_c_top.cpp:207:1, ../filter_c_top.cpp:216:1, ../filter_c_top.cpp:216:1, ../filter_c_top.cpp:216:1, ../filter_c_top.cpp:216:1, ../filter_c_top.cpp:216:1, ../filter_c_top.cpp:216:1) with instance name 'mem': array arguments cannot be merged with global/local variables.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 181.922 ; gain = 125.027
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter_c_top' ...
WARNING: [SYN 201-223] Checking resource limit in 'filter_c_top': cannot find any operation of 'mul'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.145 seconds; current allocated memory: 136.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 1082
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     103    17      1082   
INFO: [BIND 205-100]   1     33     20      0      0     103    17     1005.4  
INFO: [BIND 205-100]   2     25     18      0      0     103    17      925.2  
INFO: [BIND 205-100]   3     22     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   4     23     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   5     23     21      0      0     103    17      925.2  
INFO: [BIND 205-100] Final cost: 925.2
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 1.956 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.176 seconds; current allocated memory: 136.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  axis read on port 'xn_0_V'
   b  wire read on port 'cfg_gain_val_V'
  DSP48 Expression: p_Val2_s = OP2_V * OP1_V
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 137.673 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2677.12
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     162    81     2677.12 
INFO: [BIND 205-100]   1     39     16      0      0     162    81     2611.92 
INFO: [BIND 205-100]   2     27     15      0      0     162    81     2589.32 
INFO: [BIND 205-100]   3     25     15      0      0     162    81     2575.12 
INFO: [BIND 205-100]   4     24     16      0      0     162    81     2576.12 
INFO: [BIND 205-100]   5     24     16      0      0     162    81     2570.92 
INFO: [BIND 205-100]   6     24     15      0      0     162    81     2571.92 
INFO: [BIND 205-100]   7     21     16      0      0     162    81     2571.92 
INFO: [BIND 205-100]   8     20     15      0      0     162    81     2571.92 
INFO: [BIND 205-100]   9     21     16      0      0     162    81     2571.92 
INFO: [BIND 205-100] Final cost: 2571.92
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 2.307 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.549 seconds; current allocated memory: 138.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 139.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2837.23
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     24     23     2837.23 
INFO: [BIND 205-100]   1     11     11      0      0     24     23     2837.23 
INFO: [BIND 205-100]   2     11     11      0      0     24     23     2837.23 
INFO: [BIND 205-100]   3     11     11      0      0     24     23     2837.23 
INFO: [BIND 205-100] Final cost: 2837.23
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.288 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 139.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_engine'.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 140.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'delay_ptr_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'filter_c_top_urem_5ns_5ns_5_9_seq_1' to 'filter_c_top_urembkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'filter_c_top_mul_mul_24s_6ns_30_1_1' to 'filter_c_top_mul_cud' due to the length limit 20
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0.001 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_mul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_urembkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl5_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.722 seconds; current allocated memory: 142.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/xn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/buf_clr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_gain_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_sel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_gain_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_b0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_b1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_b2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_a1_n_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_a2_n_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/filter_buf_xn_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/filter_buf_xn_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/filter_buf_yn_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/filter_buf_yn_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/delay_buf_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'filter_c_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_top'.
INFO: [HLS 200-111]  Elapsed time: 1.353 seconds; current allocated memory: 143.128 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'filter_c_top_urembkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 204.719 ; gain = 147.824
INFO: [SYSC 207-301] Generating SystemC RTL for filter_c_top.
INFO: [VHDL 208-304] Generating VHDL RTL for filter_c_top.
INFO: [VLOG 209-307] Generating Verilog RTL for filter_c_top.
INFO: [HLS 200-112] Total elapsed time: 27.799 seconds; peak allocated memory: 143.128 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file '../filter_c_top.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../filter_c_top.cpp:249:21
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 103.543 ; gain = 46.477
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 103.543 ; gain = 46.477
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 123.035 ; gain = 65.969
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 134.035 ; gain = 76.969
INFO: [XFORM 203-101] Partitioning array 'cfg.filt_en' (../filter_c_top.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'filter_c_top', detected/extracted 1 process function(s): 
	 'Block_codeRepl5_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:89:63) to (../filter_c_top.cpp:186:2) in function 'filter_c_engine'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:313:55) to (../filter_c_top.cpp:314:7) in function 'Block_codeRepl5_proc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:280:14) to (../filter_c_top.cpp:281:6) in function 'Block_codeRepl5_proc'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 166.676 ; gain = 109.609
WARNING: [XFORM 203-152] Cannot apply array mapping directives (../filter_c_top.cpp:206:1, ../filter_c_top.cpp:206:1, ../filter_c_top.cpp:206:1, ../filter_c_top.cpp:206:1, ../filter_c_top.cpp:207:1, ../filter_c_top.cpp:216:1, ../filter_c_top.cpp:216:1, ../filter_c_top.cpp:216:1, ../filter_c_top.cpp:216:1, ../filter_c_top.cpp:216:1, ../filter_c_top.cpp:216:1) with instance name 'mem': array arguments cannot be merged with global/local variables.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 182.086 ; gain = 125.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter_c_top' ...
WARNING: [SYN 201-223] Checking resource limit in 'filter_c_top': cannot find any operation of 'mul'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.081 seconds; current allocated memory: 136.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 1082
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     103    17      1082   
INFO: [BIND 205-100]   1     33     20      0      0     103    17     1005.4  
INFO: [BIND 205-100]   2     25     18      0      0     103    17      925.2  
INFO: [BIND 205-100]   3     22     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   4     23     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   5     23     21      0      0     103    17      925.2  
INFO: [BIND 205-100] Final cost: 925.2
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 1.669 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.861 seconds; current allocated memory: 136.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  axis read on port 'xn_0_V'
   b  wire read on port 'cfg_gain_val_V'
  DSP48 Expression: p_Val2_s = OP2_V * OP1_V
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 137.662 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2677.12
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     162    81     2677.12 
INFO: [BIND 205-100]   1     39     16      0      0     162    81     2611.92 
INFO: [BIND 205-100]   2     27     15      0      0     162    81     2589.32 
INFO: [BIND 205-100]   3     25     15      0      0     162    81     2575.12 
INFO: [BIND 205-100]   4     24     16      0      0     162    81     2576.12 
INFO: [BIND 205-100]   5     24     16      0      0     162    81     2570.92 
INFO: [BIND 205-100]   6     24     15      0      0     162    81     2571.92 
INFO: [BIND 205-100]   7     21     16      0      0     162    81     2571.92 
INFO: [BIND 205-100]   8     20     15      0      0     162    81     2571.92 
INFO: [BIND 205-100]   9     21     16      0      0     162    81     2571.92 
INFO: [BIND 205-100] Final cost: 2571.92
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 1.877 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.113 seconds; current allocated memory: 138.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 139.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2837.23
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     24     23     2837.23 
INFO: [BIND 205-100]   1     11     11      0      0     24     23     2837.23 
INFO: [BIND 205-100]   2     11     11      0      0     24     23     2837.23 
INFO: [BIND 205-100]   3     11     11      0      0     24     23     2837.23 
INFO: [BIND 205-100] Final cost: 2837.23
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.275 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 139.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_engine'.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 140.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'delay_ptr_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'filter_c_top_urem_5ns_5ns_5_9_seq_1' to 'filter_c_top_urembkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'filter_c_top_mul_mul_24s_6ns_30_1_1' to 'filter_c_top_mul_cud' due to the length limit 20
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_mul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_urembkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl5_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.652 seconds; current allocated memory: 142.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/xn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/buf_clr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_gain_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_sel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_gain_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_b0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_b1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_b2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_a1_n_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_a2_n_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/filter_buf_xn_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/filter_buf_xn_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/filter_buf_yn_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/filter_buf_yn_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/delay_buf_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'filter_c_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_top'.
INFO: [HLS 200-111]  Elapsed time: 1.197 seconds; current allocated memory: 143.157 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'filter_c_top_urembkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 205.555 ; gain = 148.488
INFO: [SYSC 207-301] Generating SystemC RTL for filter_c_top.
INFO: [VHDL 208-304] Generating VHDL RTL for filter_c_top.
INFO: [VLOG 209-307] Generating Verilog RTL for filter_c_top.
INFO: [HLS 200-112] Total elapsed time: 26.658 seconds; peak allocated memory: 143.157 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file '../filter_c_top.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../filter_c_top.cpp:266:21
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.648 ; gain = 46.566
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.648 ; gain = 46.566
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 123.141 ; gain = 66.059
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 134.512 ; gain = 77.430
INFO: [XFORM 203-101] Partitioning array 'cfg.filt_en' (../filter_c_top.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'filter_c_top', detected/extracted 1 process function(s): 
	 'Block_codeRepl5_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:89:63) to (../filter_c_top.cpp:186:2) in function 'filter_c_engine'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:330:55) to (../filter_c_top.cpp:331:7) in function 'Block_codeRepl5_proc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:297:14) to (../filter_c_top.cpp:298:6) in function 'Block_codeRepl5_proc'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 167.023 ; gain = 109.941
WARNING: [XFORM 203-152] Cannot apply array mapping directives (../filter_c_top.cpp:206:1, ../filter_c_top.cpp:206:1, ../filter_c_top.cpp:206:1, ../filter_c_top.cpp:206:1, ../filter_c_top.cpp:207:1, ../filter_c_top.cpp:216:1, ../filter_c_top.cpp:216:1, ../filter_c_top.cpp:216:1, ../filter_c_top.cpp:216:1, ../filter_c_top.cpp:216:1, ../filter_c_top.cpp:216:1) with instance name 'mem': array arguments cannot be merged with global/local variables.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 183.211 ; gain = 126.129
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter_c_top' ...
WARNING: [SYN 201-223] Checking resource limit in 'filter_c_top': cannot find any operation of 'mul'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.846 seconds; current allocated memory: 137.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 1082
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     103    17      1082   
INFO: [BIND 205-100]   1     33     20      0      0     103    17     1005.4  
INFO: [BIND 205-100]   2     25     18      0      0     103    17      925.2  
INFO: [BIND 205-100]   3     22     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   4     23     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   5     23     21      0      0     103    17      925.2  
INFO: [BIND 205-100] Final cost: 925.2
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 1.642 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.791 seconds; current allocated memory: 137.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  axis read on port 'xn_0_V'
   b  wire read on port 'cfg_gain_val_V'
  DSP48 Expression: p_Val2_s = OP2_V * OP1_V
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 138.992 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2738.32
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     264    81     2738.32 
INFO: [BIND 205-100]   1     39     16      0      0     264    81     2673.12 
INFO: [BIND 205-100]   2     27     15      0      0     264    81     2650.52 
INFO: [BIND 205-100]   3     25     15      0      0     264    81     2636.32 
INFO: [BIND 205-100]   4     24     16      0      0     264    81     2637.32 
INFO: [BIND 205-100]   5     24     16      0      0     264    81     2632.12 
INFO: [BIND 205-100]   6     24     15      0      0     264    81     2633.12 
INFO: [BIND 205-100]   7     21     16      0      0     264    81     2633.12 
INFO: [BIND 205-100]   8     20     15      0      0     264    81     2633.12 
INFO: [BIND 205-100]   9     21     16      0      0     264    81     2633.12 
INFO: [BIND 205-100] Final cost: 2633.12
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 1.822 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.088 seconds; current allocated memory: 140.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 140.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2837.23
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     24     23     2837.23 
INFO: [BIND 205-100]   1     11     11      0      0     24     23     2837.23 
INFO: [BIND 205-100]   2     11     11      0      0     24     23     2837.23 
INFO: [BIND 205-100]   3     11     11      0      0     24     23     2837.23 
INFO: [BIND 205-100] Final cost: 2837.23
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.286 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 141.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0.001 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_engine'.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 142.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'delay_ptr_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'filter_c_top_urem_5ns_5ns_5_9_seq_1' to 'filter_c_top_urembkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'filter_c_top_mul_mul_24s_6ns_30_1_1' to 'filter_c_top_mul_cud' due to the length limit 20
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0.001 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_mul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_urembkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl5_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 144.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/xn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/buf_clr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_gain_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_sel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_gain_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_b0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_b1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_b2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_a1_n_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_a2_n_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/filter_buf_xn_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/filter_buf_xn_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/filter_buf_yn_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/filter_buf_yn_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/delay_buf_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'filter_c_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_top'.
INFO: [HLS 200-111]  Elapsed time: 1.405 seconds; current allocated memory: 145.055 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'filter_c_top_urembkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 208.633 ; gain = 151.551
INFO: [SYSC 207-301] Generating SystemC RTL for filter_c_top.
INFO: [VHDL 208-304] Generating VHDL RTL for filter_c_top.
INFO: [VLOG 209-307] Generating Verilog RTL for filter_c_top.
INFO: [HLS 200-112] Total elapsed time: 28.486 seconds; peak allocated memory: 145.055 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file '../filter_c_top.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../filter_c_top.cpp:231:21
ERROR: [HLS 200-70] C:\kstrohma\Projects\Leda1\2v0\filter\hls\filter\filter\solution1\.autopilot\db\filter_c_top.pp.0.cpp:24762:31: error: use of undeclared identifier 'coeff_gain' [clang-diagnostic-error]
#pragma HLS RESOURCE variable=coeff_gain core=RAM_1P
                              ^
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file '../filter_c_top.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../filter_c_top.cpp:231:21
WARNING: [HLS 200-40] In file included from C:/kstrohma/Projects/Leda1/2v0/filter/hls/filter/filter/solution1/.autopilot/db/filter_c_top.pragma.1.cpp:1:
In file included from ../filter_c_top.cpp:1:
../filter_c_top.cpp:216:27: error: use of undeclared identifier 'gain'
_ssdm_SpecArrayMap( coeff/gain, "mem", -1, "HORIZONTAL", "");
                          ^
../filter_c_top.cpp:217:29: error: use of undeclared identifier 'gain'
_ssdm_op_SpecResource(coeff/gain, "", "RAM_1P", "", -1, "", "", "", "", "");
                            ^
2 errors generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file '../filter_c_top.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../filter_c_top.cpp:231:21
WARNING: [HLS 200-40] In file included from C:/kstrohma/Projects/Leda1/2v0/filter/hls/filter/filter/solution1/.autopilot/db/filter_c_top.pragma.1.cpp:1:
In file included from ../filter_c_top.cpp:1:
../filter_c_top.cpp:216:30: error: use of undeclared identifier 'gain'
_ssdm_SpecArrayMap( coeff[0]/gain, "mem", -1, "HORIZONTAL", "");
                             ^
../filter_c_top.cpp:217:32: error: use of undeclared identifier 'gain'
_ssdm_op_SpecResource(coeff[0]/gain, "", "RAM_1P", "", -1, "", "", "", "", "");
                               ^
2 errors generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file '../filter_c_top.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../filter_c_top.cpp:231:21
WARNING: [HLS 200-40] In file included from C:/kstrohma/Projects/Leda1/2v0/filter/hls/filter/filter/solution1/.autopilot/db/filter_c_top.pragma.1.cpp:1:
In file included from ../filter_c_top.cpp:1:
../filter_c_top.cpp:216:28: error: cannot pass object of non-POD type 'coeff_gain_t' (aka 'ap_fixed<16, 4, SC_RND, SC_SAT>') through variadic function; call will abort at runtime [-Wnon-pod-varargs]
_ssdm_SpecArrayMap( coeff->gain, "mem", -1, "HORIZONTAL", "");
                           ^
../filter_c_top.cpp:217:30: error: cannot pass object of non-POD type 'coeff_gain_t' (aka 'ap_fixed<16, 4, SC_RND, SC_SAT>') through variadic function; call will abort at runtime [-Wnon-pod-varargs]
_ssdm_op_SpecResource(coeff->gain, "", "RAM_1P", "", -1, "", "", "", "", "");
                             ^
2 errors generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file '../filter_c_top.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../filter_c_top.cpp:231:21
WARNING: [HLS 200-40] In file included from C:/kstrohma/Projects/Leda1/2v0/filter/hls/filter/filter/solution1/.autopilot/db/filter_c_top.pragma.1.cpp:1:
In file included from ../filter_c_top.cpp:1:
../filter_c_top.cpp:216:30: error: cannot pass object of non-POD type 'coeff_gain_t' (aka 'ap_fixed<16, 4, SC_RND, SC_SAT>') through variadic function; call will abort at runtime [-Wnon-pod-varargs]
_ssdm_SpecArrayMap( coeff[0].gain, "mem", -1, "HORIZONTAL", "");
                             ^
../filter_c_top.cpp:217:32: error: cannot pass object of non-POD type 'coeff_gain_t' (aka 'ap_fixed<16, 4, SC_RND, SC_SAT>') through variadic function; call will abort at runtime [-Wnon-pod-varargs]
_ssdm_op_SpecResource(coeff[0].gain, "", "RAM_1P", "", -1, "", "", "", "", "");
                               ^
2 errors generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file '../filter_c_top.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../filter_c_top.cpp:231:21
WARNING: [HLS 200-40] In file included from C:/kstrohma/Projects/Leda1/2v0/filter/hls/filter/filter/solution1/.autopilot/db/filter_c_top.pragma.1.cpp:1:
In file included from ../filter_c_top.cpp:1:
../filter_c_top.cpp:216:30: error: cannot pass object of non-POD type 'coeff_gain_t' (aka 'ap_fixed<16, 4, SC_RND, SC_SAT>') through variadic function; call will abort at runtime [-Wnon-pod-varargs]
_ssdm_SpecArrayMap( coeff[0].gain, "mem", -1, "HORIZONTAL", "");
                             ^
../filter_c_top.cpp:217:32: error: cannot pass object of non-POD type 'coeff_gain_t' (aka 'ap_fixed<16, 4, SC_RND, SC_SAT>') through variadic function; call will abort at runtime [-Wnon-pod-varargs]
_ssdm_op_SpecResource(coeff[0].gain, "", "RAM_1P", "", -1, "", "", "", "", "");
                               ^
2 errors generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file '../filter_c_top.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../filter_c_top.cpp:231:21
WARNING: [HLS 200-40] In file included from C:/kstrohma/Projects/Leda1/2v0/filter/hls/filter/filter/solution1/.autopilot/db/filter_c_top.pragma.1.cpp:1:
In file included from ../filter_c_top.cpp:1:
../filter_c_top.cpp:216:28: error: cannot pass object of non-POD type 'coeff_gain_t' (aka 'ap_fixed<16, 4, SC_RND, SC_SAT>') through variadic function; call will abort at runtime [-Wnon-pod-varargs]
_ssdm_SpecArrayMap( coeff->gain, "mem", -1, "HORIZONTAL", "");
                           ^
../filter_c_top.cpp:217:30: error: cannot pass object of non-POD type 'coeff_gain_t' (aka 'ap_fixed<16, 4, SC_RND, SC_SAT>') through variadic function; call will abort at runtime [-Wnon-pod-varargs]
_ssdm_op_SpecResource(coeff->gain, "", "RAM_1P", "", -1, "", "", "", "", "");
                             ^
2 errors generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file '../filter_c_top.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../filter_c_top.cpp:231:21
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.832 ; gain = 46.574
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.832 ; gain = 46.574
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 123.195 ; gain = 65.938
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 134.324 ; gain = 77.066
INFO: [XFORM 203-1101] Packing variable 'coeff' (../filter_c_top.cpp:193) into a 96-bit variable.
INFO: [XFORM 203-101] Partitioning array 'cfg.filt_en' (../filter_c_top.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'filter_c_top', detected/extracted 1 process function(s): 
	 'Block_codeRepl5_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:89:63) to (../filter_c_top.cpp:186:2) in function 'filter_c_engine'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:295:55) to (../filter_c_top.cpp:296:7) in function 'Block_codeRepl5_proc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:262:14) to (../filter_c_top.cpp:263:6) in function 'Block_codeRepl5_proc'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 166.906 ; gain = 109.648
INFO: [XFORM 203-151] Mapping array 'filter_buf.yn_1.V' with offset 0, array 'filter_buf.yn_2.V' with offset 18, array 'filter_buf.xn_1.V' with offset 36, array 'filter_buf.xn_2.V' with offset 54 and array 'delay_buf.V' with offset 72 into array 'mem' horizontally.
WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'coeff_mem' (../filter_c_top.cpp:193): cannot find another array to be merged with.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 182.652 ; gain = 125.395
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter_c_top' ...
WARNING: [SYN 201-223] Checking resource limit in 'filter_c_top': cannot find any operation of 'mul'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.277 seconds; current allocated memory: 136.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 1082
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     103    17      1082   
INFO: [BIND 205-100]   1     33     20      0      0     103    17     1005.4  
INFO: [BIND 205-100]   2     25     18      0      0     103    17      925.2  
INFO: [BIND 205-100]   3     22     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   4     23     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   5     23     21      0      0     103    17      925.2  
INFO: [BIND 205-100] Final cost: 925.2
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 1.631 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.757 seconds; current allocated memory: 136.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  axis read on port 'xn_0_V'
   b  wire read on port 'cfg_gain_val_V'
  DSP48 Expression: p_Val2_s = OP2_V * OP1_V
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 138.005 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2863.92
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     179    82     2863.92 
INFO: [BIND 205-100]   1     61     20      0      0     179    82     2737.92 
INFO: [BIND 205-100]   2     57     21      0      0     179    82     2672.92 
INFO: [BIND 205-100]   3     37     20      0      0     179    82     2567.72 
INFO: [BIND 205-100]   4     29     22      0      0     179    82     2547.32 
INFO: [BIND 205-100]   5     26     23      0      0     179    82     2544.12 
INFO: [BIND 205-100]   6     25     23      0      0     179    82     2544.12 
INFO: [BIND 205-100]   7     25     23      0      0     179    82     2544.12 
INFO: [BIND 205-100]   8     25     23      0      0     179    82     2544.12 
INFO: [BIND 205-100] Final cost: 2544.12
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 2.454 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.697 seconds; current allocated memory: 139.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 139.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2780.41
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     24     23     2780.41 
INFO: [BIND 205-100]   1     11     11      0      0     24     23     2780.41 
INFO: [BIND 205-100]   2     11     11      0      0     24     23     2780.41 
INFO: [BIND 205-100]   3     11     11      0      0     24     23     2780.41 
INFO: [BIND 205-100] Final cost: 2780.41
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.283 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 139.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_engine'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 140.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'delay_ptr_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'filter_c_top_urem_5ns_5ns_5_9_seq_1' to 'filter_c_top_urembkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'filter_c_top_mul_mul_24s_6ns_30_1_1' to 'filter_c_top_mul_cud' due to the length limit 20
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0.001 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_mul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_urembkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl5_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.627 seconds; current allocated memory: 142.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/xn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/buf_clr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_gain_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_sel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_mem' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/mem' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'filter_c_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_top'.
INFO: [HLS 200-111]  Elapsed time: 1.083 seconds; current allocated memory: 143.353 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'filter_c_top_urembkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 203.988 ; gain = 146.730
INFO: [SYSC 207-301] Generating SystemC RTL for filter_c_top.
INFO: [VHDL 208-304] Generating VHDL RTL for filter_c_top.
INFO: [VLOG 209-307] Generating Verilog RTL for filter_c_top.
INFO: [HLS 200-112] Total elapsed time: 29.06 seconds; peak allocated memory: 143.353 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file '../filter_c_top.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../filter_c_top.cpp:233:21
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 103.637 ; gain = 46.676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 103.637 ; gain = 46.676
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 123.227 ; gain = 66.266
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 133.512 ; gain = 76.551
INFO: [XFORM 203-1101] Packing variable 'coeff' (../filter_c_top.cpp:193) into a 96-bit variable.
INFO: [XFORM 203-101] Partitioning array 'cfg.filt_en' (../filter_c_top.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'filter_c_top', detected/extracted 1 process function(s): 
	 'Block_codeRepl5_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:89:63) to (../filter_c_top.cpp:186:2) in function 'filter_c_engine'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:297:55) to (../filter_c_top.cpp:298:7) in function 'Block_codeRepl5_proc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:264:14) to (../filter_c_top.cpp:265:6) in function 'Block_codeRepl5_proc'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 166.613 ; gain = 109.652
WARNING: [XFORM 203-152] Cannot apply array mapping directives (../filter_c_top.cpp:206:1, ../filter_c_top.cpp:206:1, ../filter_c_top.cpp:206:1, ../filter_c_top.cpp:206:1, ../filter_c_top.cpp:207:1) with instance name 'mem': array arguments cannot be merged with global/local variables.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 182.340 ; gain = 125.379
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter_c_top' ...
WARNING: [SYN 201-223] Checking resource limit in 'filter_c_top': cannot find any operation of 'mul'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.019 seconds; current allocated memory: 136.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 1082
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     103    17      1082   
INFO: [BIND 205-100]   1     33     20      0      0     103    17     1005.4  
INFO: [BIND 205-100]   2     25     18      0      0     103    17      925.2  
INFO: [BIND 205-100]   3     22     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   4     23     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   5     23     21      0      0     103    17      925.2  
INFO: [BIND 205-100] Final cost: 925.2
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 1.621 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.771 seconds; current allocated memory: 136.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  axis read on port 'xn_0_V'
   b  wire read on port 'cfg_gain_val_V'
  DSP48 Expression: p_Val2_s = OP2_V * OP1_V
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 137.605 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2543.12
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     154    72     2543.12 
INFO: [BIND 205-100]   1     36     17      0      0     154    72     2475.72 
INFO: [BIND 205-100]   2     33     16      0      0     154    72     2459.32 
INFO: [BIND 205-100]   3     25     16      0      0     154    72     2431.72 
INFO: [BIND 205-100]   4     25     17      0      0     154    72     2431.72 
INFO: [BIND 205-100]   5     19     16      0      0     154    72     2430.72 
INFO: [BIND 205-100]   6     19     17      0      0     154    72     2430.72 
INFO: [BIND 205-100]   7     19     17      0      0     154    72     2430.72 
INFO: [BIND 205-100] Final cost: 2430.72
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 1.349 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.567 seconds; current allocated memory: 138.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 138.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2685.88
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     24     23     2685.88 
INFO: [BIND 205-100]   1     11     11      0      0     24     23     2685.88 
INFO: [BIND 205-100]   2     11     11      0      0     24     23     2685.88 
INFO: [BIND 205-100]   3     11     11      0      0     24     23     2685.88 
INFO: [BIND 205-100] Final cost: 2685.88
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.281 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 139.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0.001 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_engine'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 140.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'delay_ptr_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'filter_c_top_urem_5ns_5ns_5_9_seq_1' to 'filter_c_top_urembkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'filter_c_top_mul_mul_24s_6ns_30_1_1' to 'filter_c_top_mul_cud' due to the length limit 20
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0.001 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_mul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_urembkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl5_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.647 seconds; current allocated memory: 141.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/xn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/buf_clr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_gain_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_sel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/filter_buf_xn_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/filter_buf_xn_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/filter_buf_yn_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/filter_buf_yn_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/delay_buf_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'filter_c_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_top'.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 142.755 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'filter_c_top_urembkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 203.594 ; gain = 146.633
INFO: [SYSC 207-301] Generating SystemC RTL for filter_c_top.
INFO: [VHDL 208-304] Generating VHDL RTL for filter_c_top.
INFO: [VLOG 209-307] Generating Verilog RTL for filter_c_top.
INFO: [HLS 200-112] Total elapsed time: 25.36 seconds; peak allocated memory: 142.755 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file '../filter_c_top.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../filter_c_top.cpp:233:21
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.469 ; gain = 46.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.469 ; gain = 46.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 123.184 ; gain = 66.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 133.625 ; gain = 76.746
INFO: [XFORM 203-1101] Packing variable 'coeff' (../filter_c_top.cpp:193) into a 96-bit variable.
INFO: [XFORM 203-101] Partitioning array 'cfg.filt_en' (../filter_c_top.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'filter_c_top', detected/extracted 1 process function(s): 
	 'Block_codeRepl5_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:89:63) to (../filter_c_top.cpp:186:2) in function 'filter_c_engine'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:297:55) to (../filter_c_top.cpp:298:7) in function 'Block_codeRepl5_proc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:264:14) to (../filter_c_top.cpp:265:6) in function 'Block_codeRepl5_proc'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 166.500 ; gain = 109.621
WARNING: [XFORM 203-152] Cannot apply array mapping directives (../filter_c_top.cpp:206:1, ../filter_c_top.cpp:206:1, ../filter_c_top.cpp:206:1, ../filter_c_top.cpp:206:1, ../filter_c_top.cpp:207:1) with instance name 'mem': array arguments cannot be merged with global/local variables.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 181.598 ; gain = 124.719
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter_c_top' ...
WARNING: [SYN 201-223] Checking resource limit in 'filter_c_top': cannot find any operation of 'mul'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.071 seconds; current allocated memory: 136.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 1082
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     103    17      1082   
INFO: [BIND 205-100]   1     33     20      0      0     103    17     1005.4  
INFO: [BIND 205-100]   2     25     18      0      0     103    17      925.2  
INFO: [BIND 205-100]   3     22     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   4     23     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   5     23     21      0      0     103    17      925.2  
INFO: [BIND 205-100] Final cost: 925.2
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 1.638 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.765 seconds; current allocated memory: 136.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  axis read on port 'xn_0_V'
   b  wire read on port 'cfg_gain_val_V'
  DSP48 Expression: p_Val2_s = OP2_V * OP1_V
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 137.621 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2543.12
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     154    72     2543.12 
INFO: [BIND 205-100]   1     36     17      0      0     154    72     2475.72 
INFO: [BIND 205-100]   2     33     16      0      0     154    72     2459.32 
INFO: [BIND 205-100]   3     25     16      0      0     154    72     2431.72 
INFO: [BIND 205-100]   4     25     17      0      0     154    72     2431.72 
INFO: [BIND 205-100]   5     19     16      0      0     154    72     2430.72 
INFO: [BIND 205-100]   6     19     17      0      0     154    72     2430.72 
INFO: [BIND 205-100]   7     19     17      0      0     154    72     2430.72 
INFO: [BIND 205-100] Final cost: 2430.72
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 1.384 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.604 seconds; current allocated memory: 138.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.462 seconds; current allocated memory: 138.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2685.88
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     24     23     2685.88 
INFO: [BIND 205-100]   1     11     11      0      0     24     23     2685.88 
INFO: [BIND 205-100]   2     11     11      0      0     24     23     2685.88 
INFO: [BIND 205-100]   3     11     11      0      0     24     23     2685.88 
INFO: [BIND 205-100] Final cost: 2685.88
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.279 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 139.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_engine'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 140.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'delay_ptr_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'filter_c_top_urem_5ns_5ns_5_9_seq_1' to 'filter_c_top_urembkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'filter_c_top_mul_mul_24s_6ns_30_1_1' to 'filter_c_top_mul_cud' due to the length limit 20
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_mul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_urembkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl5_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 141.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/xn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/buf_clr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_gain_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_sel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/filter_buf_xn_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/filter_buf_xn_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/filter_buf_yn_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/filter_buf_yn_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/delay_buf_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'filter_c_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_top'.
INFO: [HLS 200-111]  Elapsed time: 1.162 seconds; current allocated memory: 142.740 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'filter_c_top_urembkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 203.195 ; gain = 146.316
INFO: [SYSC 207-301] Generating SystemC RTL for filter_c_top.
INFO: [VHDL 208-304] Generating VHDL RTL for filter_c_top.
INFO: [VLOG 209-307] Generating Verilog RTL for filter_c_top.
INFO: [HLS 200-112] Total elapsed time: 25.38 seconds; peak allocated memory: 142.740 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file '../filter_c_top.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: ../filter_c_top.cpp:232:21
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.488 ; gain = 46.297
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.488 ; gain = 46.297
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<30, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<24, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<45, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 123.145 ; gain = 65.953
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 133.855 ; gain = 76.664
INFO: [XFORM 203-101] Partitioning array 'cfg.filt_en' (../filter_c_top.cpp:193) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'filter_c_top', detected/extracted 1 process function(s): 
	 'Block_codeRepl5_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:89:63) to (../filter_c_top.cpp:186:2) in function 'filter_c_engine'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:296:55) to (../filter_c_top.cpp:297:7) in function 'Block_codeRepl5_proc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../filter_c_top.cpp:263:14) to (../filter_c_top.cpp:264:6) in function 'Block_codeRepl5_proc'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 166.363 ; gain = 109.172
INFO: [XFORM 203-151] Mapping array 'filter_buf.yn_1.V' with offset 0, array 'filter_buf.yn_2.V' with offset 18, array 'filter_buf.xn_1.V' with offset 36, array 'filter_buf.xn_2.V' with offset 54 and array 'delay_buf.V' with offset 72 into array 'mem' horizontally.
INFO: [XFORM 203-151] Mapping array 'coeff.gain.V' (../filter_c_top.cpp:193) with offset 0, array 'coeff.b0.V' (../filter_c_top.cpp:193) with offset 18, array 'coeff.b1.V' (../filter_c_top.cpp:193) with offset 36, array 'coeff.b2.V' (../filter_c_top.cpp:193) with offset 54, array 'coeff.a1_n.V' (../filter_c_top.cpp:193) with offset 72 and array 'coeff.a2_n.V' (../filter_c_top.cpp:193) with offset 90 into array 'coeff_mem' horizontally.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 182.254 ; gain = 125.063
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'filter_c_top' ...
WARNING: [SYN 201-223] Checking resource limit in 'filter_c_top': cannot find any operation of 'mul'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.122 seconds; current allocated memory: 136.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 1082
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     103    17      1082   
INFO: [BIND 205-100]   1     33     20      0      0     103    17     1005.4  
INFO: [BIND 205-100]   2     25     18      0      0     103    17      925.2  
INFO: [BIND 205-100]   3     22     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   4     23     20      0      0     103    17      925.2  
INFO: [BIND 205-100]   5     23     21      0      0     103    17      925.2  
INFO: [BIND 205-100] Final cost: 925.2
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 1.689 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.823 seconds; current allocated memory: 137.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  axis read on port 'xn_0_V'
   b  wire read on port 'cfg_gain_val_V'
  DSP48 Expression: p_Val2_s = OP2_V * OP1_V
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 138.230 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2915.52
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     195    90     2915.52 
INFO: [BIND 205-100]   1     74     19      0      0     195    90     2742.72 
INFO: [BIND 205-100]   2     54     19      0      0     195    90     2643.72 
INFO: [BIND 205-100]   3     58     16      0      0     195    90     2575.32 
INFO: [BIND 205-100]   4     35     20      0      0     195    90     2506.52 
INFO: [BIND 205-100]   5     26     20      0      0     195    90     2505.52 
INFO: [BIND 205-100]   6     24     21      0      0     195    90     2502.52 
INFO: [BIND 205-100]   7     23     21      0      0     195    90     2502.52 
INFO: [BIND 205-100]   8     24     21      0      0     195    90     2499.52 
INFO: [BIND 205-100]   9     23     21      0      0     195    90     2499.52 
INFO: [BIND 205-100]   10    22     20      0      0     195    90     2499.52 
INFO: [BIND 205-100] Final cost: 2499.52
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 4.443 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.695 seconds; current allocated memory: 139.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 139.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Start micro-architecture refinement ...
INFO: [BIND 205-100] Current cost: 2720.81
INFO: [BIND 205-100]  Iter  Moves  Swaps Merges  Swept   Fu     Reg     Cost   
INFO: [BIND 205-100]   0      0      0      0      0     24     23     2720.81 
INFO: [BIND 205-100]   1     11     11      0      0     24     23     2720.81 
INFO: [BIND 205-100]   2     11     11      0      0     24     23     2720.81 
INFO: [BIND 205-100]   3     11     11      0      0     24     23     2720.81 
INFO: [BIND 205-100] Final cost: 2720.81
INFO: [BIND 205-101] Done micro-architecture refinement; elapsed 0.273 sec.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 140.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_engine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_engine'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 141.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl5_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'delay_ptr_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'filter_c_top_urem_5ns_5ns_5_9_seq_1' to 'filter_c_top_urembkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'filter_c_top_mul_mul_24s_6ns_30_1_1' to 'filter_c_top_mul_cud' due to the length limit 20
INFO: [RTGEN 206-100] Bit-level constant propagation starts.
INFO: [RTGEN 206-100] Register cleanup starts.
INFO: [RTGEN 206-100] Register reset fixing starts.
INFO: [RTGEN 206-100] Done fixing register reset; elapsed 0 sec.
INFO: [RTGEN 206-100] Align assignment widths ...
INFO: [RTGEN 206-100] Merging identical assignments ...
INFO: [RTGEN 206-100] Condition unfication starts.
INFO: [RTGEN 206-100] Unused element sweeping starts.
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_mul_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'filter_c_top_urembkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl5_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 142.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_c_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/xn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/yn_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/buf_clr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_filt_en_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_gain_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_sel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/cfg_delay_val_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/coeff_mem' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_c_top/mem' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'filter_c_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_c_top'.
INFO: [HLS 200-111]  Elapsed time: 1.258 seconds; current allocated memory: 143.673 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'filter_c_top_urembkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 204.199 ; gain = 147.008
INFO: [SYSC 207-301] Generating SystemC RTL for filter_c_top.
INFO: [VHDL 208-304] Generating VHDL RTL for filter_c_top.
INFO: [VLOG 209-307] Generating Verilog RTL for filter_c_top.
INFO: [HLS 200-112] Total elapsed time: 30.328 seconds; peak allocated memory: 143.673 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7_fpv6.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7_fpv6'.
INFO: [HLS 200-10] Setting target device to 'xa7a12t-csg325-1Q'
ERROR: [HLS 200-101] 'config_rtl': Unknown option '-vivado_impl_strategy=default'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7_fpv6.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7_fpv6'.
INFO: [HLS 200-10] Setting target device to 'xa7a12t-csg325-1Q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7_fpv6.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7_fpv6'.
INFO: [HLS 200-10] Setting target device to 'xa7a12t-csg325-1Q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7_fpv6.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7_fpv6'.
INFO: [HLS 200-10] Setting target device to 'xa7a12t-csg325-1Q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7_fpv6.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7_fpv6'.
INFO: [HLS 200-10] Setting target device to 'xa7a12t-csg325-1Q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7_fpv6.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7_fpv6'.
INFO: [HLS 200-10] Setting target device to 'xa7a12t-csg325-1Q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx_vitis/Vivado/2019.2/common/technology/xilinx/aartix7/aartix7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx_vitis/Vivado/2019.2/common/technology/xilinx/aartix7/aartix7_fpv6.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7_fpv6'.
INFO: [HLS 200-10] Setting target device to 'xa7a12t-csg325-1Q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
