{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718394698985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718394698990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 14 16:51:38 2024 " "Processing started: Fri Jun 14 16:51:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718394698990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394698990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ahbmasterfpga -c ahbmasterfpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off ahbmasterfpga -c ahbmasterfpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394698990 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718394699342 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718394699342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor " "Found entity 1: multiplexor" {  } { { "multiplexor.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/multiplexor.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718394704904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394704904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahbmasterfpga.v 1 1 " "Found 1 design units, including 1 entities, in source file ahbmasterfpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahbmasterfpga " "Found entity 1: ahbmasterfpga" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718394704907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394704907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file displaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 displaydecoder " "Found entity 1: displaydecoder" {  } { { "displaydecoder.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/displaydecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718394704911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394704911 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ahbmaster.v(83) " "Verilog HDL information at ahbmaster.v(83): always construct contains both blocking and non-blocking assignments" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718394704913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahbmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file ahbmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahbmaster " "Found entity 1: ahbmaster" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718394704914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394704914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/decoder.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718394704916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394704916 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "idecoder.v(17) " "Verilog HDL information at idecoder.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "idecoder.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/idecoder.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718394704919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file idecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 idecoder " "Found entity 1: idecoder" {  } { { "idecoder.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/idecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718394704920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394704920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionmemory " "Found entity 1: instructionmemory" {  } { { "instructionmemory.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/instructionmemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718394704922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394704922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorialeitura.v 1 1 " "Found 1 design units, including 1 entities, in source file memorialeitura.v" { { "Info" "ISGN_ENTITY_NAME" "1 memorialeitura " "Found entity 1: memorialeitura" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718394704927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394704927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ffd.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ffd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718394704930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394704930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hresetnou ahbmasterfpga.v(83) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(83): created implicit net for \"hresetnou\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394704930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hready ahbmasterfpga.v(104) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(104): created implicit net for \"hready\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394704930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data ahbmasterfpga.v(119) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(119): created implicit net for \"data\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394704930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hsize ahbmasterfpga.v(124) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(124): created implicit net for \"hsize\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394704930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hprot ahbmasterfpga.v(126) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(126): created implicit net for \"hprot\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394704930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hmastlock ahbmasterfpga.v(129) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(129): created implicit net for \"hmastlock\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394704930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem ahbmasterfpga.v(165) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(165): created implicit net for \"mem\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394704930 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memos10 ahbmasterfpga.v(184) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(184): created implicit net for \"memos10\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394704930 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ahbmasterfpga " "Elaborating entity \"ahbmasterfpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718394704949 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hresetnou ahbmasterfpga.v(83) " "Verilog HDL or VHDL warning at ahbmasterfpga.v(83): object \"hresetnou\" assigned a value but never read" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718394704950 "|ahbmasterfpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 ahbmasterfpga.v(97) " "Verilog HDL assignment warning at ahbmasterfpga.v(97): truncated value with size 11 to match size of target (10)" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718394704950 "|ahbmasterfpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ahbmasterfpga.v(184) " "Verilog HDL assignment warning at ahbmasterfpga.v(184): truncated value with size 4 to match size of target (1)" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718394704950 "|ahbmasterfpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hresetnout ahbmasterfpga.v(73) " "Output port \"hresetnout\" at ahbmasterfpga.v(73) has no driver" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718394704950 "|ahbmasterfpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idecoder idecoder:U1 " "Elaborating entity \"idecoder\" for hierarchy \"idecoder:U1\"" {  } { { "ahbmasterfpga.v" "U1" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394704951 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 idecoder.v(22) " "Verilog HDL assignment warning at idecoder.v(22): truncated value with size 32 to match size of target (10)" {  } { { "idecoder.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/idecoder.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718394704952 "|ahbmasterfpga|idecoder:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionmemory idecoder:U1\|instructionmemory:U1 " "Elaborating entity \"instructionmemory\" for hierarchy \"idecoder:U1\|instructionmemory:U1\"" {  } { { "idecoder.v" "U1" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/idecoder.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394704953 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.data_a 0 instructionmemory.v(7) " "Net \"memoria.data_a\" at instructionmemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionmemory.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/instructionmemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718394704953 "|ahbmasterfpga|idecoder:U1|instructionmemory:U1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.waddr_a 0 instructionmemory.v(7) " "Net \"memoria.waddr_a\" at instructionmemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionmemory.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/instructionmemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718394704953 "|ahbmasterfpga|idecoder:U1|instructionmemory:U1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.we_a 0 instructionmemory.v(7) " "Net \"memoria.we_a\" at instructionmemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionmemory.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/instructionmemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718394704953 "|ahbmasterfpga|idecoder:U1|instructionmemory:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahbmaster ahbmaster:master " "Elaborating entity \"ahbmaster\" for hierarchy \"ahbmaster:master\"" {  } { { "ahbmasterfpga.v" "master" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394704954 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hsize ahbmaster.v(83) " "Verilog HDL Always Construct warning at ahbmaster.v(83): inferring latch(es) for variable \"hsize\", which holds its previous value in one or more paths through the always construct" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718394704955 "|ahbmasterfpga|ahbmaster:master"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hprot ahbmaster.v(83) " "Verilog HDL Always Construct warning at ahbmaster.v(83): inferring latch(es) for variable \"hprot\", which holds its previous value in one or more paths through the always construct" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718394704955 "|ahbmasterfpga|ahbmaster:master"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hmastlock ahbmaster.v(83) " "Verilog HDL Always Construct warning at ahbmaster.v(83): inferring latch(es) for variable \"hmastlock\", which holds its previous value in one or more paths through the always construct" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718394704955 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hmastlock ahbmaster.v(83) " "Inferred latch for \"hmastlock\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394704955 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hprot\[0\] ahbmaster.v(83) " "Inferred latch for \"hprot\[0\]\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394704955 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hprot\[1\] ahbmaster.v(83) " "Inferred latch for \"hprot\[1\]\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394704955 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hprot\[2\] ahbmaster.v(83) " "Inferred latch for \"hprot\[2\]\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394704955 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hprot\[3\] ahbmaster.v(83) " "Inferred latch for \"hprot\[3\]\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394704955 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hsize\[0\] ahbmaster.v(83) " "Inferred latch for \"hsize\[0\]\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394704955 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hsize\[1\] ahbmaster.v(83) " "Inferred latch for \"hsize\[1\]\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394704955 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hsize\[2\] ahbmaster.v(83) " "Inferred latch for \"hsize\[2\]\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394704955 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:deco " "Elaborating entity \"decoder\" for hierarchy \"decoder:deco\"" {  } { { "ahbmasterfpga.v" "deco" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394704956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor multiplexor:multip " "Elaborating entity \"multiplexor\" for hierarchy \"multiplexor:multip\"" {  } { { "ahbmasterfpga.v" "multip" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394704957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memorialeitura memorialeitura:memory " "Elaborating entity \"memorialeitura\" for hierarchy \"memorialeitura:memory\"" {  } { { "ahbmasterfpga.v" "memory" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394704959 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i memorialeitura.v(14) " "Verilog HDL Always Construct warning at memorialeitura.v(14): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1718394704960 "|ahbmasterfpga|memorialeitura:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i memorialeitura.v(15) " "Verilog HDL Always Construct warning at memorialeitura.v(15): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memorialeitura.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/memorialeitura.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1718394704960 "|ahbmasterfpga|memorialeitura:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd ffd:valor0 " "Elaborating entity \"ffd\" for hierarchy \"ffd:valor0\"" {  } { { "ahbmasterfpga.v" "valor0" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394704967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydecoder displaydecoder:display0 " "Elaborating entity \"displaydecoder\" for hierarchy \"displaydecoder:display0\"" {  } { { "ahbmasterfpga.v" "display0" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394704969 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "multiplexor:multip\|hreadyout " "Found clock multiplexer multiplexor:multip\|hreadyout" {  } { { "multiplexor.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/multiplexor.v" 17 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1718394705071 "|ahbmasterfpga|multiplexor:multip|hreadyout"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1718394705071 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/db/ahbmasterfpga.ram0_instructionmemory_56655cf4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/db/ahbmasterfpga.ram0_instructionmemory_56655cf4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1718394705095 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "idecoder:U1\|instructionmemory:U1\|memoria " "RAM logic \"idecoder:U1\|instructionmemory:U1\|memoria\" is uninferred because MIF is not supported for the selected family" {  } { { "instructionmemory.v" "memoria" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/instructionmemory.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1718394705105 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1718394705105 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/db/ahbmasterfpga.ram0_instructionmemory_56655cf4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/db/ahbmasterfpga.ram0_instructionmemory_56655cf4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1718394705109 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "idecoder:U1\|instructionmemory:U1\|memoria~0 " "Found clock multiplexer idecoder:U1\|instructionmemory:U1\|memoria~0" {  } { { "instructionmemory.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/instructionmemory.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1718394705139 "|ahbmasterfpga|idecoder:U1|instructionmemory:U1|memoria~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1718394705139 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1718394705308 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ahbmaster.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmaster.v" 96 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1718394705318 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1718394705319 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hwdata\[4\] GND " "Pin \"hwdata\[4\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|hwdata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hwdata\[5\] GND " "Pin \"hwdata\[5\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|hwdata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hwdata\[6\] GND " "Pin \"hwdata\[6\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|hwdata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hwdata\[7\] GND " "Pin \"hwdata\[7\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|hwdata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[4\] GND " "Pin \"addr\[4\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[5\] GND " "Pin \"addr\[5\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[6\] GND " "Pin \"addr\[6\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[7\] GND " "Pin \"addr\[7\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[8\] GND " "Pin \"addr\[8\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[9\] GND " "Pin \"addr\[9\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bursttype\[0\] GND " "Pin \"bursttype\[0\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|bursttype[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bursttype\[1\] GND " "Pin \"bursttype\[1\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|bursttype[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bursttype\[2\] GND " "Pin \"bursttype\[2\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|bursttype[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "htrans\[0\] GND " "Pin \"htrans\[0\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|htrans[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bs1 GND " "Pin \"Bs1\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Bs1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cs1 GND " "Pin \"Cs1\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Cs1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Gs1 VCC " "Pin \"Gs1\" is stuck at VCC" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Gs1"} { "Warning" "WMLS_MLS_STUCK_PIN" "As2 GND " "Pin \"As2\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|As2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bs2 GND " "Pin \"Bs2\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Bs2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cs2 GND " "Pin \"Cs2\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Cs2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ds2 GND " "Pin \"Ds2\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Ds2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Es2 GND " "Pin \"Es2\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Es2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Fs2 GND " "Pin \"Fs2\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Fs2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Gs2 VCC " "Pin \"Gs2\" is stuck at VCC" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Gs2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bs3 GND " "Pin \"Bs3\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Bs3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cs3 GND " "Pin \"Cs3\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Cs3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Gs3 VCC " "Pin \"Gs3\" is stuck at VCC" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Gs3"} { "Warning" "WMLS_MLS_STUCK_PIN" "As4 GND " "Pin \"As4\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|As4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bs4 GND " "Pin \"Bs4\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Bs4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cs4 GND " "Pin \"Cs4\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Cs4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ds4 GND " "Pin \"Ds4\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Ds4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Es4 GND " "Pin \"Es4\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Es4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Fs4 GND " "Pin \"Fs4\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Fs4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Gs4 VCC " "Pin \"Gs4\" is stuck at VCC" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Gs4"} { "Warning" "WMLS_MLS_STUCK_PIN" "As5 GND " "Pin \"As5\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|As5"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bs5 GND " "Pin \"Bs5\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Bs5"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cs5 GND " "Pin \"Cs5\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Cs5"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ds5 GND " "Pin \"Ds5\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Ds5"} { "Warning" "WMLS_MLS_STUCK_PIN" "Es5 GND " "Pin \"Es5\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Es5"} { "Warning" "WMLS_MLS_STUCK_PIN" "Fs5 GND " "Pin \"Fs5\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Fs5"} { "Warning" "WMLS_MLS_STUCK_PIN" "Gs5 VCC " "Pin \"Gs5\" is stuck at VCC" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Gs5"} { "Warning" "WMLS_MLS_STUCK_PIN" "As6 GND " "Pin \"As6\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|As6"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bs6 GND " "Pin \"Bs6\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Bs6"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cs6 GND " "Pin \"Cs6\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Cs6"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ds6 GND " "Pin \"Ds6\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Ds6"} { "Warning" "WMLS_MLS_STUCK_PIN" "Es6 GND " "Pin \"Es6\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Es6"} { "Warning" "WMLS_MLS_STUCK_PIN" "Fs6 GND " "Pin \"Fs6\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Fs6"} { "Warning" "WMLS_MLS_STUCK_PIN" "Gs6 VCC " "Pin \"Gs6\" is stuck at VCC" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|Gs6"} { "Warning" "WMLS_MLS_STUCK_PIN" "hresetnout GND " "Pin \"hresetnout\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718394705406 "|ahbmasterfpga|hresetnout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1718394705406 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1718394705456 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718394705800 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/output_files/ahbmasterfpga.map.smsg " "Generated suppressed messages file C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/output_files/ahbmasterfpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394705825 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718394705896 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718394705896 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_1\[1\] " "No output dependent on input pin \"hrdata_1\[1\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718394705943 "|ahbmasterfpga|hrdata_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_1\[2\] " "No output dependent on input pin \"hrdata_1\[2\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718394705943 "|ahbmasterfpga|hrdata_1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_1\[3\] " "No output dependent on input pin \"hrdata_1\[3\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718394705943 "|ahbmasterfpga|hrdata_1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_1\[4\] " "No output dependent on input pin \"hrdata_1\[4\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718394705943 "|ahbmasterfpga|hrdata_1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_1\[5\] " "No output dependent on input pin \"hrdata_1\[5\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718394705943 "|ahbmasterfpga|hrdata_1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_1\[6\] " "No output dependent on input pin \"hrdata_1\[6\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718394705943 "|ahbmasterfpga|hrdata_1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_1\[7\] " "No output dependent on input pin \"hrdata_1\[7\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718394705943 "|ahbmasterfpga|hrdata_1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hresp_1 " "No output dependent on input pin \"hresp_1\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718394705943 "|ahbmasterfpga|hresp_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_2\[1\] " "No output dependent on input pin \"hrdata_2\[1\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718394705943 "|ahbmasterfpga|hrdata_2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_2\[2\] " "No output dependent on input pin \"hrdata_2\[2\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718394705943 "|ahbmasterfpga|hrdata_2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_2\[3\] " "No output dependent on input pin \"hrdata_2\[3\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718394705943 "|ahbmasterfpga|hrdata_2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_2\[4\] " "No output dependent on input pin \"hrdata_2\[4\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718394705943 "|ahbmasterfpga|hrdata_2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_2\[5\] " "No output dependent on input pin \"hrdata_2\[5\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718394705943 "|ahbmasterfpga|hrdata_2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_2\[6\] " "No output dependent on input pin \"hrdata_2\[6\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718394705943 "|ahbmasterfpga|hrdata_2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_2\[7\] " "No output dependent on input pin \"hrdata_2\[7\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718394705943 "|ahbmasterfpga|hrdata_2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hresp_2 " "No output dependent on input pin \"hresp_2\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBmaster/ahbmasterfpga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718394705943 "|ahbmasterfpga|hresp_2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1718394705943 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1555 " "Implemented 1555 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718394705943 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718394705943 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1452 " "Implemented 1452 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718394705943 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718394705943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 96 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718394705953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 14 16:51:45 2024 " "Processing ended: Fri Jun 14 16:51:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718394705953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718394705953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718394705953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718394705953 ""}
