Release 14.2 ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: D:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-4 -nt timestamp -bm system.bmm
F:/ecom/lab2/Week2_project2/FPGALEDS/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"F:/ecom/lab2/Week2_project2/FPGALEDS/implementation/system.ngc" ...
Loading design module
"F:/ecom/lab2/Week2_project2/FPGALEDS/implementation/system_microblaze_0_wrapper
.ngc"...
Loading design module
"F:/ecom/lab2/Week2_project2/FPGALEDS/implementation/system_mb_plb_wrapper.ngc".
..
Loading design module
"F:/ecom/lab2/Week2_project2/FPGALEDS/implementation/system_ilmb_wrapper.ngc"...
Loading design module
"F:/ecom/lab2/Week2_project2/FPGALEDS/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"F:/ecom/lab2/Week2_project2/FPGALEDS/implementation/system_dlmb_cntlr_wrapper.n
gc"...
Loading design module
"F:/ecom/lab2/Week2_project2/FPGALEDS/implementation/system_ilmb_cntlr_wrapper.n
gc"...
Loading design module
"F:/ecom/lab2/Week2_project2/FPGALEDS/implementation/system_lmb_bram_wrapper.ngc
"...
Loading design module
"F:/ecom/lab2/Week2_project2/FPGALEDS/implementation/system_clock_generator_0_wr
apper.ngc"...
Loading design module
"F:/ecom/lab2/Week2_project2/FPGALEDS/implementation/system_mdm_0_wrapper.ngc"..
.
Loading design module
"F:/ecom/lab2/Week2_project2/FPGALEDS/implementation/system_proc_sys_reset_0_wra
pper.ngc"...
Loading design module
"F:/ecom/lab2/Week2_project2/FPGALEDS/implementation/system_leds_gpio_wrapper.ng
c"...
Loading design module
"F:/ecom/lab2/Week2_project2/FPGALEDS/implementation/system_vga_interface_0_wrap
per.ngc"...
Loading design module
"F:/ecom/lab2/Week2_project2/FPGALEDS/implementation/system_camera_interface_0_w
rapper.ngc"...
Loading design module
"F:/ecom/lab2/Week2_project2/FPGALEDS/implementation/system_camera2mb_wrapper.ng
c"...
Loading design module
"F:/ecom/lab2/Week2_project2/FPGALEDS/implementation/system_mb2vga_wrapper.ngc".
..
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

WARNING:NgdBuild:1345 - The constraint <TIMESPEC TS_sys_clk_pin = PERIOD
   sys_clk_pin 50000 kHz;> [system.ucf(2)] is overridden by the constraint
   <TIMESPEC "TS_sys_clk_pin" = PERIOD "sys_clk_pin" 20 ns HIGH 50 %;>
   [system.ucf(24)]. The overriden constraint usually comes from the input
   netlist or ncf files. Please set XIL_NGDBUILD_CONSTR_OVERRIDE_ERROR to
   promote this message to an error.
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Total memory usage is 227900 kilobytes

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  17 sec
Total CPU time to NGDBUILD completion:   16 sec

Writing NGDBUILD log file "system.bld"...
