Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Aug  7 07:58:39 2020
| Host         : DESKTOP-9UKB43H running 64-bit major release  (build 9200)
| Command      : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
| Design       : main
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+--------+----------+---------------------------------+------------+
| Rule   | Severity | Description                     | Violations |
+--------+----------+---------------------------------+------------+
| RPBF-3 | Warning  | IO port buffering is incomplete | 2          |
+--------+----------+---------------------------------+------------+

2. REPORT DETAILS
-----------------
RPBF-3#1 Warning
IO port buffering is incomplete  
Device port ja_1 expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#2 Warning
IO port buffering is incomplete  
Device port ja_6 expects both input and output buffering but the buffers are incomplete.
Related violations: <none>


