<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="0" build_time="0">
            <Task name="IBIS" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVlg" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVHD" build_result="0" update_result="3" update_time="0"/>
            <Task name="Bitgen" build_result="0" update_result="3" update_time="0"/>
            <Task name="Jedecgen" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1598133736">
            <Task name="Map" build_result="2" update_result="0" update_time="1598133736"/>
            <Task name="MapTrace" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVerilogSimFile" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVHDLSimFile" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="PAR" build_result="0" build_time="0">
            <Task name="PAR" build_result="0" update_result="3" update_time="0"/>
            <Task name="PARTrace" build_result="0" update_result="3" update_time="0"/>
            <Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1598133733">
            <Task name="Lattice_Synthesis" build_result="2" update_result="0" update_time="1598133733"/>
            <Task name="LSE_Compile" build_result="2" update_result="0" update_time="1598133736"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0">
            <Task name="HDLE" build_result="2" update_result="0" update_time="1598133719"/>
        </Milestone>
        <Report name=".vdbs/xo2_vhdl_xo2_vhdl_map.vdb" last_build_time="1597879409" last_build_size="57684"/>
        <Report name="xo2_vhdl_xo2_vhdl.lsedata" last_build_time="1597879400" last_build_size="90864"/>
        <Report name="xo2_vhdl_xo2_vhdl.ngd" last_build_time="1597879405" last_build_size="86845"/>
        <Report name="xo2_vhdl_xo2_vhdl_map.ncd" last_build_time="1597879408" last_build_size="73854"/>
    </Strategy>
</BuildStatus>
