Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Dec 13 00:37:28 2019
| Host         : giulioc-G7-7790 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   959 |
|    Minimum number of control sets                        |   959 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3567 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   959 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |   154 |
| >= 6 to < 8        |    66 |
| >= 8 to < 10       |   192 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |    23 |
| >= 16              |   503 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             327 |          169 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             814 |          417 |
| Yes          | No                    | No                     |           16446 |         5082 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3606 |          977 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                            Enable Signal                                                                                            |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[4]                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                          |                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                               |                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                          |                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                     |                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                       | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                               |                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[35]_0                                                                                                          | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[395]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[405]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[415]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[445]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[225]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[215]_1                                                                                                          | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[275]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[295]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[255]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[425]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[375]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[435]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[355]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[365]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[335]_1                                                                                                          | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[345]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[95]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[385]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[455]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[45]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[205]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[164]                                                                                                            |                                                                                                                                                       |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[145]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[15]_0                                                                                                          | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[195]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[184]                                                                                                            |                                                                                                                                                       |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[25]_0                                                                                                          | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[315]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[305]_0                                                                                                          | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[105]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[285]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[235]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[155]_0                                                                                                          | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[135]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[125]_0                                                                                                          | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[175]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[325]_0                                                                                                          | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp18_iter10                                                                                                     | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[265]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_1                                                                                                          | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_4                                                                                                                | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[245]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp52_iter10                                                                                                     | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[475]_0                                                                                                          | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[495]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp53_iter10                                                                                                     | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[55]_1                                                                                                          | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[505]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[595]_1                                                                                                          | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[5]                                                                                                              | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[485]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/fifo_resp/push                                                                                                                       |                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[585]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[555]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[65]_2                                                                                                          | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[85]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[75]_2                                                                                                          | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[515]_0                                                                                                          | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_1                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp54_iter10                                                                                                     | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[465]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp16_iter10                                                                                                     | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                            |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[565]_1                                                                                                          | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[115]_0                                                                                                          | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[575]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[324]_1                                                                                                         |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[494]_0                                                                                                         |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[544]_0                                                                                                         |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[314]_0                                                                                                         |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[514]_0                                                                                                         |                                                                                                                                                       |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[564]_0                                                                                                         |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[464]_0                                                                                                         |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[594]_1                                                                                                         |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[574]_0                                                                                                         |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[254]_0                                                                                                         |                                                                                                                                                       |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[224]_0                                                                                                         |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[244]_0                                                                                                         |                                                                                                                                                       |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/p_624_in                                                                                                                      |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[354]_0                                                                                                         |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[374]_1                                                                                                         |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[384]_0                                                                                                         |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[334]_0                                                                                                         |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[364]                                                                                                           |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[394]_0                                                                                                         |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[504]_0                                                                                                         |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[534]_1                                                                                                         |                                                                                                                                                       |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[4]_0                                                                                                           |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[454]_0                                                                                                         |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[524]_0                                                                                                         |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/p_592_in                                                                                                                      |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/p_602_in                                                                                                                      |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[304]_0                                                                                                         |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[444]_0                                                                                                         |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[474]_1                                                                                                         |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[434]_0                                                                                                         |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[344]_1                                                                                                         |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[424]_0                                                                                                         |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[404]_1                                                                                                         |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[414]_0                                                                                                         |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[144]_1                                                                                                          |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[554]_1                                                                                                         |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[24]                                                                                                             |                                                                                                                                                       |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[584]_0                                                                                                         |                                                                                                                                                       |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3_n_1                                                                                          | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[74]                                                                                                             |                                                                                                                                                       |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[274]_0                                                                                                         |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                   | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[84]_0                                                                                                           |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[44]                                                                                                             |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift         |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                              |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[94]                                                                                                             |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[54]_0                                                                                                           |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_control_s_axi_U/ar_hs                                                                                                                                       |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_2[0]                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                      |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0 |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[114]                                                                                                           |                                                                                                                                                       |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[124]_0                                                                                                         |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[154]                                                                                                           |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[234]_0                                                                                                         |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[174]                                                                                                           |                                                                                                                                                       |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[194]                                                                                                           |                                                                                                                                                       |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[264]_0                                                                                                         |                                                                                                                                                       |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[204]                                                                                                           |                                                                                                                                                       |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[214]_0                                                                                                         |                                                                                                                                                       |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[294]                                                                                                           |                                                                                                                                                       |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[484]_0                                                                                                         |                                                                                                                                                       |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[104]                                                                                                           |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[284]                                                                                                           |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[134]_1                                                                                                          |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                               | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/fifo_resp/ap_rst_n_1[0]                                                                |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                         | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                         |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_control_s_axi_U/waddr                                                                                                                                       |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                  |                                                                                                                                                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                          | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                     | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state181                                                                                                                                                     |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1181                                                                                                                                                    |                                                                                                                                                       |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state641                                                                                                                                                     |                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state621                                                                                                                                                     |                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state241                                                                                                                                                     |                                                                                                                                                       |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state781                                                                                                                                                     |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state561                                                                                                                                                     |                                                                                                                                                       |                6 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state541                                                                                                                                                     |                                                                                                                                                       |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state521                                                                                                                                                     |                                                                                                                                                       |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state981                                                                                                                                                     |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state961                                                                                                                                                     |                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state941                                                                                                                                                     |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state921                                                                                                                                                     |                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state901                                                                                                                                                     |                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state881                                                                                                                                                     |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state861                                                                                                                                                     |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/I_BREADY53                                                                                                         | design_1_i/dot_matrix_0/inst/dot_matrix_control_s_axi_U/i_0_0_reg_3055                                                                                |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state81                                                                                                                                                      |                                                                                                                                                       |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state821                                                                                                                                                     |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state661                                                                                                                                                     |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state761                                                                                                                                                     |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state741                                                                                                                                                     |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/add_ln36_56_reg_195100                                                                                                                                                 |                                                                                                                                                       |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state721                                                                                                                                                     |                                                                                                                                                       |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state381                                                                                                                                                     |                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state701                                                                                                                                                     |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state841                                                                                                                                                     |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state681                                                                                                                                                     |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state801                                                                                                                                                     |                                                                                                                                                       |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state601                                                                                                                                                     |                                                                                                                                                       |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state221                                                                                                                                                     |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state261                                                                                                                                                     |                                                                                                                                                       |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state581                                                                                                                                                     |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state281                                                                                                                                                     |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state301                                                                                                                                                     |                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state161                                                                                                                                                     |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state141                                                                                                                                                     |                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state321                                                                                                                                                     |                                                                                                                                                       |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state341                                                                                                                                                     |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1161                                                                                                                                                    |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state361                                                                                                                                                     |                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1141                                                                                                                                                    |                                                                                                                                                       |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1121                                                                                                                                                    |                                                                                                                                                       |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state201                                                                                                                                                     |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state401                                                                                                                                                     |                                                                                                                                                       |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state121                                                                                                                                                     |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1081                                                                                                                                                    |                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1061                                                                                                                                                    |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state421                                                                                                                                                     |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state101                                                                                                                                                     |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1041                                                                                                                                                    |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state441                                                                                                                                                     |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1101                                                                                                                                                    |                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1021                                                                                                                                                    |                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1001                                                                                                                                                    |                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state501                                                                                                                                                     |                                                                                                                                                       |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state461                                                                                                                                                     |                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state481                                                                                                                                                     |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_1                                                                                                          | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/E[0]                                                                                                                                 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                        |                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                            |                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                       | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/fifo_wreq/ap_rst_n_0[0]                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                      |                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                        |                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_1                                                                                                        | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp53_iter0_reg[0]                                                                                              |                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state604                                                                                                                                                     |                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp56_iter0_reg_0[0]                                                                                            |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp57_iter0_reg[0]                                                                                              |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp58_iter0_reg[0]                                                                                              |                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_35[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_78[0]                                                        |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state684                                                                                                                                                     |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state584                                                                                                                                                     |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state824                                                                                                                                                     |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[14]_1[0]                                                                                                        |                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[34]_1[0]                                                                                                        |                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[54]_3[0]                                                                                                        |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[64]_2[0]                                                                                                        |                                                                                                                                                       |                6 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[74]_2[0]                                                                                                        |                                                                                                                                                       |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp13_iter0_reg[0]                                                                                               |                                                                                                                                                       |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp14_iter0_reg[0]                                                                                               |                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp16_iter0_reg[0]                                                                                               |                                                                                                                                                       |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp18_iter0_reg[0]                                                                                               |                                                                                                                                                       |                7 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp2_iter0_reg[0]                                                                                                |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp4_iter0_reg[0]                                                                                                |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp8_iter0_reg[0]                                                                                                |                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp9_iter0_reg[0]                                                                                                |                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp24_iter0_reg_0[0]                                                                                            |                                                                                                                                                       |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp35_iter0_reg_0[0]                                                                                            |                                                                                                                                                       |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp0_iter0_reg_0[0]                                                                                             |                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp25_iter0_reg[0]                                                                                              |                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp26_iter0_reg[0]                                                                                              |                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp27_iter0_reg[0]                                                                                              |                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp28_iter0_reg[0]                                                                                              |                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp29_iter0_reg[0]                                                                                              |                                                                                                                                                       |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp30_iter0_reg[0]                                                                                              |                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp31_iter0_reg[0]                                                                                              |                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp32_iter0_reg[0]                                                                                              |                                                                                                                                                       |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp33_iter0_reg[0]                                                                                              |                                                                                                                                                       |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp34_iter0_reg[0]                                                                                              |                                                                                                                                                       |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp51_iter0_reg[0]                                                                                              |                                                                                                                                                       |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp36_iter0_reg[0]                                                                                              |                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp37_iter0_reg[0]                                                                                              |                                                                                                                                                       |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp38_iter0_reg[0]                                                                                              |                                                                                                                                                       |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp39_iter0_reg_0[0]                                                                                            |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp40_iter0_reg[0]                                                                                              |                                                                                                                                                       |                7 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp41_iter0_reg_0[0]                                                                                            |                                                                                                                                                       |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp42_iter0_reg[0]                                                                                              |                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp43_iter0_reg[0]                                                                                              |                                                                                                                                                       |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp44_iter0_reg[0]                                                                                              |                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp45_iter0_reg_0[0]                                                                                            |                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp46_iter0_reg[0]                                                                                              |                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1064                                                                                                                                                    |                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state164                                                                                                                                                     |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1184                                                                                                                                                    |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1164                                                                                                                                                    |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1124                                                                                                                                                    |                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1044                                                                                                                                                    |                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state124                                                                                                                                                     |                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1084                                                                                                                                                    |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1004                                                                                                                                                    |                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1024                                                                                                                                                    |                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1104                                                                                                                                                    |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1144                                                                                                                                                    |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state144                                                                                                                                                     |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state104                                                                                                                                                     |                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state24                                                                                                                                                      |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state624                                                                                                                                                     |                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state264                                                                                                                                                     |                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state344                                                                                                                                                     |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state304                                                                                                                                                     |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state224                                                                                                                                                     |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state64                                                                                                                                                      |                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state4                                                                                                                                                       |                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state364                                                                                                                                                     |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state484                                                                                                                                                     |                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state444                                                                                                                                                     |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state524                                                                                                                                                     |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state704                                                                                                                                                     |                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state744                                                                                                                                                     |                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state664                                                                                                                                                     |                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state384                                                                                                                                                     |                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state404                                                                                                                                                     |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state324                                                                                                                                                     |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state244                                                                                                                                                     |                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state284                                                                                                                                                     |                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state564                                                                                                                                                     |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state544                                                                                                                                                     |                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state424                                                                                                                                                     |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state864                                                                                                                                                     |                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state84                                                                                                                                                      |                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state44                                                                                                                                                      |                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state464                                                                                                                                                     |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state184                                                                                                                                                     |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state504                                                                                                                                                     |                                                                                                                                                       |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state904                                                                                                                                                     |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state204                                                                                                                                                     |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_1[0]                                                                                                       | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_45[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_0[0]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[122][0]                                                          |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_11[0]                                                                                                          | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_21[0]                                                            |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_12[0]                                                                                                          | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_22[0]                                                            |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_13[0]                                                                                                          | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_23[0]                                                            |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_14[0]                                                                                                          | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_24[0]                                                            |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_2[0]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[92][0]                                                           |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_3[0]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[102][0]                                                          |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_5[0]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_16[0]                                                            |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_6[0]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_17[0]                                                            |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_7[0]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_18[0]                                                            |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_8[0]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_0[0]                                                             |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_9[0]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_19[0]                                                            |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_4[0]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_15[0]                                                            |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_10[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_53[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_11[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_54[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_12[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_55[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_13[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_56[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[474]_5[0]                                                                                                      |                                                                                                                                                       |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_14[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_57[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_15[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_58[0]                                                        |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[484]_5[0]                                                                                                      |                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_16[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_59[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_17[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_60[0]                                                        |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[494]_5[0]                                                                                                      |                                                                                                                                                       |                6 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_18[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_61[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_8[0]                                                                                                       | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_51[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state984                                                                                                                                                     |                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state964                                                                                                                                                     |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state884                                                                                                                                                     |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state844                                                                                                                                                     |                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state924                                                                                                                                                     |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state944                                                                                                                                                     |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state804                                                                                                                                                     |                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state784                                                                                                                                                     |                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state724                                                                                                                                                     |                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state644                                                                                                                                                     |                                                                                                                                                       |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state764                                                                                                                                                     |                                                                                                                                                       |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_9[0]                                                                                                       | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_52[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp22_iter0_reg[0]                                                                                              |                                                                                                                                                       |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_7[0]                                                                                                       | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_50[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_6[0]                                                                                                       | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_49[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_5[0]                                                                                                       | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_48[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_44[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_87[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_43[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_86[0]                                                        |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_42[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_85[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_41[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_84[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_40[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_83[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_4[0]                                                                                                       | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_47[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_10[0]                                                                                                          | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_20[0]                                                            |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_1[0]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_rep_1[0]                                                 |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[28][0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[28]_0[0]                                                      |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_34[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_77[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[544]_3[0]                                                                                                      |                                                                                                                                                       |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_25[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_68[0]                                                        |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_26[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_69[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_27[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_70[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[554]_4[0]                                                                                                      |                                                                                                                                                       |                6 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_28[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_71[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_29[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_72[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_3[0]                                                                                                       | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_46[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_30[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_73[0]                                                        |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_31[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_74[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_32[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_75[0]                                                        |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[594]_6[0]                                                                                                      |                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_33[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_76[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_2[0]                                                                                                       | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_rep_1[0]                                                         |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_39[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_82[0]                                                        |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_36[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_79[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_37[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_80[0]                                                        |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_38[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_81[0]                                                        |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp10_iter0_reg[0]                                                                                              |                                                                                                                                                       |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp11_iter0_reg[0]                                                                                              |                                                                                                                                                       |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp12_iter0_reg[0]                                                                                              |                                                                                                                                                       |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp15_iter0_reg[0]                                                                                              |                                                                                                                                                       |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp17_iter0_reg_0[0]                                                                                            |                                                                                                                                                       |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp19_iter0_reg[0]                                                                                              |                                                                                                                                                       |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp20_iter0_reg[0]                                                                                              |                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp21_iter0_reg[0]                                                                                              |                                                                                                                                                       |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp23_iter0_reg_0[0]                                                                                            |                                                                                                                                                       |                6 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_24[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_67[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_19[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_62[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[504]_5[0]                                                                                                      |                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_20[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_63[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_21[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_64[0]                                                        |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[524]_4[0]                                                                                                      |                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_22[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_65[0]                                                        |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_23[0]                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_rep_66[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                              | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/fifo_resp/ap_rst_n_2[0]                                                                |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                     | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                            |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                           |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                            |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                           |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                  |                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                   |                                                                                                                                                       |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                       |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[85]_0[0]                                                                                                       |                                                                                                                                                       |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[75]_1[0]                                                                                                       |                                                                                                                                                       |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[65]_1[0]                                                                                                       |                                                                                                                                                       |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[95]_0[0]                                                                                                       |                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_reg_13796_pp0_iter3_reg_reg[0]__0[0]                                                                               |                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awcache_d                                                                          |                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_56_reg_19219_pp56_iter3_reg_reg[0]__0[0]                                                                           |                                                                                                                                                       |               11 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_57_reg_19316_pp57_iter3_reg_reg[0]__0[0]                                                                           |                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_6_reg_14369_pp6_iter3_reg_reg[0]__0[0]                                                                              |                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[594]_3[0]                                                                                                      |                                                                                                                                                       |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_9_reg_14660_pp9_iter3_reg_reg[0]__0[0]                                                                              |                                                                                                                                                       |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[585]_0[0]                                                                                                       |                                                                                                                                                       |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[595]_0[0]                                                                                                       |                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_8_reg_14563_pp8_iter3_reg_reg[0]__0[0]                                                                              |                                                                                                                                                       |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_7_reg_14466_pp7_iter3_reg_reg[0]__0[0]                                                                              |                                                                                                                                                       |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[5]_0[0]                                                                                                         |                                                                                                                                                       |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_5_reg_14272_pp5_iter3_reg_reg[0]__0[0]                                                                              |                                                                                                                                                       |                9 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[575]_0[0]                                                                                                       |                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[565][0]                                                                                                         |                                                                                                                                                       |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[55]_0[0]                                                                                                       |                                                                                                                                                       |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_58_reg_19413_pp58_iter3_reg_reg[0]__0[0]                                                                           |                                                                                                                                                       |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp53_iter0_reg                                                                                                  |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_46_reg_18249_reg[0]                                                                                                 |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp52_iter0_reg                                                                                                  |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                      |                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp11_iter0_reg                                                                                                  |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp4_iter0_reg_0                                                                                                 |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp50_iter0_reg                                                                                                  |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp49_iter0_reg                                                                                                  |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_1                                                                                                               |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp48_iter0_reg                                                                                                  |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp47_iter0_reg                                                                                                  |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_26_reg_16309_reg[0]_0                                                                                               |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp56_iter0_reg                                                                                                  |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp57_iter0_reg                                                                                                  |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_20_reg_15727_reg[0]                                                                                                 |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_27_reg_16406_reg[0]                                                                                                 |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_38_reg_17473_reg[0]_0                                                                                               |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_28_reg_16503_reg[0]                                                                                                 |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp55_iter0_reg                                                                                                  |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp58_iter0_reg                                                                                                  |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_2                                                                                                               |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_44_reg_18055_reg[0]_0                                                                                               |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_40_reg_17667_reg[0]                                                                                                 |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_39_reg_17570_reg[0]                                                                                                 |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_42_reg_17861_reg[0]                                                                                                 |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_29_reg_16600_reg[0]_0                                                                                               |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_43_reg_17958_reg[0]                                                                                                 |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp54_iter0_reg                                                                                                  |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp24_iter0_reg                                                                                                 |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp9_iter0_reg                                                                                                  |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp5_iter0_reg                                                                                                  |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp45_iter0_reg                                                                                                 |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[305]_1                                                                                                          |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[125]                                                                                                            |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp41_iter0_reg                                                                                                 |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp36_iter0_reg_0                                                                                               |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp35_iter0_reg                                                                                                 |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_10_reg_14757_reg[0]                                                                                                |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp23_iter0_reg                                                                                                 |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp13_iter0_reg                                                                                                 |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp17_iter0_reg                                                                                                 |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[75]                                                                                                            |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[255]_0                                                                                                         |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[65]                                                                                                            |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[315]_0                                                                                                         |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_2_reg_13986_reg[0]                                                                                                 |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp34_iter0_reg                                                                                                  |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp37_iter0_reg                                                                                                  |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp22_iter0_reg                                                                                                  |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp19_iter0_reg                                                                                                  |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp0_iter0_reg[0]                                                                                               |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp15_iter0_reg                                                                                                  |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_3_reg_14078_reg[0]                                                                                                 |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[595]                                                                                                            |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[515]                                                                                                            |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[85]                                                                                                             |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[335]                                                                                                            |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[325]_1                                                                                                          |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[215]                                                                                                            |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[145]                                                                                                            |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_1_reg_13894_reg[0]                                                                                                 |                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[164]_0[0]                                                                                                       |                                                                                                                                                       |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_15_reg_15242_pp15_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               10 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                             |                                                                                                                                                       |                8 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                             |                                                                                                                                                       |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                        | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/fifo_wreq/empty_n_reg_0[0]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arcache_d                                                                          |                                                                                                                                                       |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/zext_ln46_44_reg_14747[8]_i_1_n_1                                                                                                                                      |                                                                                                                                                       |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/zext_ln46_228_reg_19209[8]_i_1_n_1                                                                                                                                     |                                                                                                                                                       |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp43_iter1_reg                                                                                                 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[433][0]                                                          |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[474]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[474]_6[0]                                                        |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp45_iter1_reg                                                                                                 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp45_iter1_reg_0[0]                                              |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[214]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[214]_2[0]                                                        |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp44_iter1_reg                                                                                                 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[443][0]                                                          |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_11_reg_14854_reg[0]                                                                                                | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[113][0]                                                          |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp41_iter1_reg                                                                                                 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp41_iter1_reg_0[0]                                              |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[154]_0                                                                                                         | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[153][0]                                                          |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp38_iter1_reg                                                                                                 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[383][0]                                                          |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp42_iter1_reg                                                                                                 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[423][0]                                                          |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[124]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[124]_2[0]                                                        |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_10_reg_14757_reg[0]_0                                                                                              | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_10_reg_14757_reg[0]_2[0]                                             |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[464]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[463][0]                                                          |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_17_reg_15436_reg[0]                                                                                                | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_17_reg_15436_reg[0]_0[0]                                             |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_19_reg_15630_reg[0]                                                                                                | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/j_0_19_reg_3713_reg[8][0]                                                      |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_20_reg_15727_reg[0]                                                                                                | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[203][0]                                                          |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_39_reg_17570_reg[0]                                                                                                | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[393][0]                                                          |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_28_reg_16503_reg[0]                                                                                                | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[283][0]                                                          |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_29_reg_16600_reg[0]                                                                                                | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_29_reg_16600_reg[0]_0[0]                                             |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_33_reg_16988_reg[0]                                                                                                | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[333][0]                                                          |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp6_iter1_reg                                                                                                   | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[63][0]                                                            |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[574]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[573][0]                                                          |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[364]_1                                                                                                         | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/j_0_36_reg_4291_reg[8][0]                                                      |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[264]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[264]_2[0]                                                        |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[304]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[303][0]                                                          |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[314]_1                                                                                                         | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/j_0_31_reg_4121_reg[8][0]                                                      |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[324]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[323][0]                                                          |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[354]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[353][0]                                                          |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[344]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[343][0]                                                          |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[484]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/j_0_48_reg_4699_reg[8][0]                                                      |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[254]_1                                                                                                         | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/SR[0]                                                                          |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[494]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[493][0]                                                          |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[4]                                                                                                             | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[3][0]                                                            |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[504]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[503][0]                                                          |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[524]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[523][0]                                                          |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[374]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[373][0]                                                          |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[544]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[543][0]                                                          |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[534]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[533][0]                                                          |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[554]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[553][0]                                                          |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[564]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[564]_2[0]                                                        |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[584]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[583][0]                                                          |               10 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[594]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[593][0]                                                          |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[244]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[243][0]                                                          |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[234]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[234]_1[0]                                                        |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[274]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[273][0]                                                          |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[224]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[224]_2[0]                                                        |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[404]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/j_0_40_reg_4427_reg[8][0]                                                      |               11 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[514]                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/j_0_51_reg_4801_reg[5][0]                                                      |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[134]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[133][0]                                                           |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_2_reg_13986_reg[0]                                                                                                  | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/j_0_2_reg_3135_reg[8][0]                                                        |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_1_reg_13894_reg[0]                                                                                                  | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[13][0]                                                            |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_18_reg_15533_reg[0]                                                                                                 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_18_reg_15533_reg[0]_1[0]                                              |               11 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[144]                                                                                                            | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[144]_2[0]                                                         |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_3_reg_14078_reg[0]                                                                                                  | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/j_0_3_reg_3169_reg[8][0]                                                        |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_4_reg_14175_reg[0]                                                                                                  | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[43][0]                                                            |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_16_reg_15339_reg[0]_1                                                                                               | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/j_0_16_reg_3611_reg[8][0]                                                       |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[84]_1                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[83][0]                                                            |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[54]                                                                                                             | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[53][0]                                                            |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp7_iter1_reg                                                                                                   | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp7_iter1_reg_0[0]                                                |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_enable_reg_pp9_iter1_reg                                                                                                   | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[93][0]                                                            |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in29_in                                                                                                                                                            |                                                                                                                                                       |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in47_in                                                                                                                                                            |                                                                                                                                                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in49_in                                                                                                                                                            |                                                                                                                                                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in103_in                                                                                                                                                           |                                                                                                                                                       |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in101_in                                                                                                                                                           |                                                                                                                                                       |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in                                                                                                                                                                 |                                                                                                                                                       |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in39_in                                                                                                                                                            |                                                                                                                                                       |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in43_in                                                                                                                                                            |                                                                                                                                                       |                9 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in51_in                                                                                                                                                            |                                                                                                                                                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in53_in                                                                                                                                                            |                                                                                                                                                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in55_in                                                                                                                                                            |                                                                                                                                                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in57_in                                                                                                                                                            |                                                                                                                                                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in59_in                                                                                                                                                            |                                                                                                                                                       |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in67_in                                                                                                                                                            |                                                                                                                                                       |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in5_in                                                                                                                                                             |                                                                                                                                                       |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in61_in                                                                                                                                                            |                                                                                                                                                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in117_in                                                                                                                                                           |                                                                                                                                                       |                6 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in111_in                                                                                                                                                           |                                                                                                                                                       |                6 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in3_in                                                                                                                                                             |                                                                                                                                                       |                6 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in41_in                                                                                                                                                            |                                                                                                                                                       |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in107_in                                                                                                                                                           |                                                                                                                                                       |                6 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in105_in                                                                                                                                                           |                                                                                                                                                       |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in1_in                                                                                                                                                             |                                                                                                                                                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in21_in                                                                                                                                                            |                                                                                                                                                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in23_in                                                                                                                                                            |                                                                                                                                                       |                6 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in45_in                                                                                                                                                            |                                                                                                                                                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in11_in                                                                                                                                                            |                                                                                                                                                       |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in13_in                                                                                                                                                            |                                                                                                                                                       |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in15_in                                                                                                                                                            |                                                                                                                                                       |                9 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in17_in                                                                                                                                                            |                                                                                                                                                       |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in37_in                                                                                                                                                            |                                                                                                                                                       |               11 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in19_in                                                                                                                                                            |                                                                                                                                                       |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in109_in                                                                                                                                                           |                                                                                                                                                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in65_in                                                                                                                                                            |                                                                                                                                                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in9_in                                                                                                                                                             |                                                                                                                                                       |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in97_in                                                                                                                                                            |                                                                                                                                                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in95_in                                                                                                                                                            |                                                                                                                                                       |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in93_in                                                                                                                                                            |                                                                                                                                                       |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in89_in                                                                                                                                                            |                                                                                                                                                       |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in87_in                                                                                                                                                            |                                                                                                                                                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in73_in                                                                                                                                                            |                                                                                                                                                       |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in91_in                                                                                                                                                            |                                                                                                                                                       |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in83_in                                                                                                                                                            |                                                                                                                                                       |                9 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in85_in                                                                                                                                                            |                                                                                                                                                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in25_in                                                                                                                                                            |                                                                                                                                                       |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in27_in                                                                                                                                                            |                                                                                                                                                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in31_in                                                                                                                                                            |                                                                                                                                                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in79_in                                                                                                                                                            |                                                                                                                                                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in115_in                                                                                                                                                           |                                                                                                                                                       |                6 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in63_in                                                                                                                                                            |                                                                                                                                                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in69_in                                                                                                                                                            |                                                                                                                                                       |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in71_in                                                                                                                                                            |                                                                                                                                                       |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in75_in                                                                                                                                                            |                                                                                                                                                       |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in77_in                                                                                                                                                            |                                                                                                                                                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in113_in                                                                                                                                                           |                                                                                                                                                       |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in35_in                                                                                                                                                            |                                                                                                                                                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in81_in                                                                                                                                                            |                                                                                                                                                       |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/p_1_in33_in                                                                                                                                                            |                                                                                                                                                       |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_control_s_axi_U/ar_hs                                                                                                                                       | design_1_i/dot_matrix_0/inst/dot_matrix_control_s_axi_U/rdata[31]_i_1_n_1                                                                             |                8 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                          |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                            |                                                                                                                                                       |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                       |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                       |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[305][0]                                                                                                         |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[25][0]                                                                                                         |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[255][0]                                                                                                        |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[245][0]                                                                                                        |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[235][0]                                                                                                        |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                     | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/FSM_sequential_state_reg[1]_0[0]                                                                                             |                                                                                                                                                       |               17 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[325][0]                                                                                                         |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[225]_0[0]                                                                                                       |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[335]_0[0]                                                                                                       |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[345]_0[0]                                                                                                       |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[215]_0[0]                                                                                                       |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[375]_0[0]                                                                                                       |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[195]_0[0]                                                                                                       |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[45][0]                                                                                                          |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[515]_2[0]                                                                                                       |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[525][0]                                                                                                         |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[535][0]                                                                                                         |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                       | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[545][0]                                                                                                         |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[595]_2[0]                                                                                                       |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[135][0]                                                                                                        |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                          |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_10_reg_14757_reg[0]_1[0]                                                                                           |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                       |                                                                                                                                                       |               16 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                       |                                                                                                                                                       |               20 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[15][0]                                                                                                         |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                      |                                                                                                                                                       |               15 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                      |                                                                                                                                                       |               12 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[175][0]                                                                                                        |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[115][0]                                                                                                         |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_58_reg_19413_reg[0][0]                                                                                              |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_57_reg_19316_reg[0][0]                                                                                              |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_56_reg_19219_reg[0][0]                                                                                              |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_55_reg_19122_reg[0][0]                                                                                              |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_50_reg_18637_reg[0][0]                                                                                              |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_49_reg_18540_reg[0][0]                                                                                              |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_48_reg_18443_reg[0][0]                                                                                              |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_47_reg_18346_reg[0][0]                                                                                              |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_46_reg_18249_reg[0]_0[0]                                                                                            |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_44_reg_18055_reg[0][0]                                                                                              |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_3[0]                                                                                                            |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_43_reg_17958_reg[0]_0[0]                                                                                            |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_42_reg_17861_reg[0]_0[0]                                                                                            |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_20_reg_15727_reg[0]_0[0]                                                                                            |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_40_reg_17667_reg[0]_0[0]                                                                                            |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_39_reg_17570_reg[0]_1[0]                                                                                            |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_38_reg_17473_reg[0][0]                                                                                              |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_29_reg_16600_reg[0][0]                                                                                              |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_28_reg_16503_reg[0]_0[0]                                                                                            |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_27_reg_16406_reg[0]_0[0]                                                                                            |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_26_reg_16309_reg[0][0]                                                                                              |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_4[0]                                                                                                            |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[95]_1[0]                                                                                                       |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[75]_0[0]                                                                                                       |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[65]_0[0]                                                                                                       |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[5][0]                                                                                                          |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[55][0]                                                                                                         |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[455][0]                                                                                                        |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[415][0]                                                                                                        |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[365][0]                                                                                                        |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[155][0]                                                                                                         |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[35][0]                                                                                                         |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[125]_1[0]                                                                                                       |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[315][0]                                                                                                        |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[355][0]                                                                                                        |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[145]_0[0]                                                                                                       |                                                                                                                                                       |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                        |                                                                                                                                                       |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                     | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                              | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/reg_51070                                                                                                                                                              |                                                                                                                                                       |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[64][0]                                                                                                          |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_control_s_axi_U/int_b[31]_i_1_n_1                                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_30_reg_16697_pp30_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_19_reg_15630_pp19_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                        | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_control_s_axi_U/int_c[31]_i_1_n_1                                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                  |                                                                                                                                                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_control_s_axi_U/int_a[31]_i_1_n_1                                                                                                                           | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_8_reg_14563_pp8_iter4_reg_reg[0][0]                                                                                 |                                                                                                                                                       |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_41_reg_17764_pp41_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                      |                                                                                                                                                       |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[594]_2[0]                                                                                                      |                                                                                                                                                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                     |                                                                                                                                                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                         |                                                                                                                                                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                      |                                                                                                                                                       |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                        | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                7 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                  |                                                                                                                                                       |               13 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                              |                5 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                       |                                                                                                                                                       |                5 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                               | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                5 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                           |                                                                                                                                                       |               12 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/fifo_resp/wreq_handling_reg                                                                                                          | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                6 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                           |                                                                                                                                                       |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                            |                                                                                                                                                       |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                            |                                                                                                                                                       |                7 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                      |                                                                                                                                                       |               12 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                           |                                                                                                                                                       |                7 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                     |                                                                                                                                                       |                8 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                   |                                                                                                                                                       |               11 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                     |                                                                                                                                                       |                8 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                          |                                                                                                                                                       |                8 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                        |                                                                                                                                                       |                7 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                          |                                                                                                                                                       |                7 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                        |                                                                                                                                                       |                8 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                       | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |                8 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                       | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |               13 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/push                                                                                                                      | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |               10 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                        |               19 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state162                                                                                                                                                     |                                                                                                                                                       |               12 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state802                                                                                                                                                     |                                                                                                                                                       |               12 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state242                                                                                                                                                     |                                                                                                                                                       |               12 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1122                                                                                                                                                    |                                                                                                                                                       |               13 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state322                                                                                                                                                     |                                                                                                                                                       |               11 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state962                                                                                                                                                     |                                                                                                                                                       |               12 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state402                                                                                                                                                     |                                                                                                                                                       |               12 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1042                                                                                                                                                    |                                                                                                                                                       |               13 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state482                                                                                                                                                     |                                                                                                                                                       |               12 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/add_ln49_reg_137660                                                                                                                                                    |                                                                                                                                                       |               13 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state82                                                                                                                                                      |                                                                                                                                                       |               11 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state642                                                                                                                                                     |                                                                                                                                                       |               12 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state722                                                                                                                                                     |                                                                                                                                                       |               13 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state562                                                                                                                                                     |                                                                                                                                                       |               13 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state882                                                                                                                                                     |                                                                                                                                                       |               12 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state302                                                                                                                                                     |                                                                                                                                                       |               13 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1162                                                                                                                                                    |                                                                                                                                                       |               12 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state142                                                                                                                                                     |                                                                                                                                                       |               13 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state362                                                                                                                                                     |                                                                                                                                                       |               14 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state682                                                                                                                                                     |                                                                                                                                                       |               13 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state702                                                                                                                                                     |                                                                                                                                                       |               14 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1002                                                                                                                                                    |                                                                                                                                                       |               13 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state382                                                                                                                                                     |                                                                                                                                                       |               13 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state62                                                                                                                                                      |                                                                                                                                                       |               12 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state602                                                                                                                                                     |                                                                                                                                                       |               13 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state622                                                                                                                                                     |                                                                                                                                                       |               13 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state282                                                                                                                                                     |                                                                                                                                                       |               14 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1182                                                                                                                                                    |                                                                                                                                                       |               13 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state862                                                                                                                                                     |                                                                                                                                                       |               13 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state122                                                                                                                                                     |                                                                                                                                                       |               13 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1022                                                                                                                                                    |                                                                                                                                                       |               14 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state842                                                                                                                                                     |                                                                                                                                                       |               14 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state782                                                                                                                                                     |                                                                                                                                                       |               15 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state522                                                                                                                                                     |                                                                                                                                                       |               12 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1102                                                                                                                                                    |                                                                                                                                                       |               15 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state462                                                                                                                                                     |                                                                                                                                                       |               13 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state762                                                                                                                                                     |                                                                                                                                                       |               12 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state442                                                                                                                                                     |                                                                                                                                                       |               14 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state222                                                                                                                                                     |                                                                                                                                                       |               14 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state202                                                                                                                                                     |                                                                                                                                                       |               15 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1082                                                                                                                                                    |                                                                                                                                                       |               13 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state42                                                                                                                                                      |                                                                                                                                                       |               12 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state542                                                                                                                                                     |                                                                                                                                                       |               12 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state942                                                                                                                                                     |                                                                                                                                                       |               13 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state922                                                                                                                                                     |                                                                                                                                                       |               13 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state182                                                                                                                                                     |                                                                                                                                                       |               14 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1062                                                                                                                                                    |                                                                                                                                                       |               13 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state662                                                                                                                                                     |                                                                                                                                                       |               13 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                   |                                                                                                                                                       |                7 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state502                                                                                                                                                     |                                                                                                                                                       |               13 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state102                                                                                                                                                     |                                                                                                                                                       |               14 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state262                                                                                                                                                     |                                                                                                                                                       |               12 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state982                                                                                                                                                     |                                                                                                                                                       |               12 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state342                                                                                                                                                     |                                                                                                                                                       |               13 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state582                                                                                                                                                     |                                                                                                                                                       |               14 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state422                                                                                                                                                     |                                                                                                                                                       |               13 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                       |                8 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state742                                                                                                                                                     |                                                                                                                                                       |               14 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state902                                                                                                                                                     |                                                                                                                                                       |               13 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state822                                                                                                                                                     |                                                                                                                                                       |               13 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state1142                                                                                                                                                    |                                                                                                                                                       |               13 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[464]_1[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[474]_0[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[364]_0[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[454][0]                                                                                                        |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[444][0]                                                                                                        |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[434][0]                                                                                                        |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[424][0]                                                                                                        |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[414][0]                                                                                                        |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[404]_0[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[394][0]                                                                                                        |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[384][0]                                                                                                        |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[374]_0[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[4]_1[0]                                                                                                        |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[354]_1[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[344]_0[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[334][0]                                                                                                        |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[324]_0[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[14]_2[0]                                                                                                        |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[284]_0[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_13_reg_15048_pp13_iter4_reg_reg[0][0]                                                                               |                                                                                                                                                       |               15 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[574]_1[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[584]_1[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[594]_4[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_37_reg_17376_pp37_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               21 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_35_reg_17182_pp35_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               15 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[184]_0[0]                                                                                                       |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_38_reg_17473_pp38_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               19 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_39_reg_17570_pp39_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               16 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_40_reg_17667_pp40_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               15 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[564]_1[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_14_reg_15145_pp14_iter4_reg_reg[0][0]                                                                               |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_42_reg_17861_pp42_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               14 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_43_reg_17958_pp43_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               15 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_44_reg_18055_pp44_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               17 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_36_reg_17279_pp36_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               20 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_9_reg_14660_pp9_iter4_reg_reg[0][0]                                                                                 |                                                                                                                                                       |               14 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_2_reg_13986_pp2_iter4_reg_reg[0][0]                                                                                 |                                                                                                                                                       |               15 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/icmp_ln41_4_reg_14175_pp4_iter4_reg_reg[0][0]                                                                                 |                                                                                                                                                       |               17 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[524]_2[0]                                                                                                      |                                                                                                                                                       |               14 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[484]_1[0]                                                                                                      |                                                                                                                                                       |               17 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[484]_3[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_34_reg_17085_pp34_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               14 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[494]_1[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[494]_3[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[504]_1[0]                                                                                                      |                                                                                                                                                       |               14 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[504]_3[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[514]_1[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[14][0]                                                                                                          |                                                                                                                                                       |               21 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[474]_2[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[524]_5[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[534]_0[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[544]_2[0]                                                                                                      |                                                                                                                                                       |               16 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[544]_4[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[554]_0[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[144]_0[0]                                                                                                       |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[554]_2[0]                                                                                                      |                                                                                                                                                       |               16 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[134]_0[0]                                                                                                       |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_10_reg_14757_pp10_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               16 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[194]_0[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[174]_0[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_57_reg_19316_pp57_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               14 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_56_reg_19219_pp56_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               17 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[184]_1[0]                                                                                                       |                                                                                                                                                       |               18 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_53_reg_18928_pp53_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               20 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_51_reg_18734_pp51_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               17 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_46_reg_18249_pp46_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               15 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_45_reg_18152_pp45_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_58_reg_19413_pp58_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               18 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[104]_0[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[114]_0[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[124]_1[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_reg_13796_pp0_iter4_reg_reg[0][0]                                                                                  |                                                                                                                                                       |               19 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[64]_1[0]                                                                                                        |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_11_reg_14854_pp11_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               16 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_12_reg_14951_pp12_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               21 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_17_reg_15436_pp17_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               14 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_20_reg_15727_pp20_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               18 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_21_reg_15824_pp21_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               12 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_22_reg_15921_pp22_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               14 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_23_reg_16018_pp23_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               17 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_24_reg_16115_pp24_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               11 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[94]_0[0]                                                                                                        |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[84][0]                                                                                                          |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_25_reg_16212_pp25_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               15 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[74]_1[0]                                                                                                        |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[74]_0[0]                                                                                                        |                                                                                                                                                       |               14 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_26_reg_16309_pp26_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               11 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_31_reg_16794_pp31_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[34][0]                                                                                                          |                                                                                                                                                       |               24 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_33_reg_16988_pp33_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[314][0]                                                                                                        |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[304]_1[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[34]_2[0]                                                                                                        |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[294]_0[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[44]_0[0]                                                                                                        |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[54]_1[0]                                                                                                        |                                                                                                                                                       |               16 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[54]_2[0]                                                                                                        |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_32_reg_16891_pp32_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               16 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[204]_0[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[154]_1[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_29_reg_16600_pp29_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               12 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_27_reg_16406_pp27_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               12 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[214]_1[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[224]_1[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[234]_2[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[164]_1[0]                                                                                                       |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[244]_1[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[254][0]                                                                                                        |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[264]_1[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[274]_1[0]                                                                                                      |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[24]_0[0]                                                                                                        |                                                                                                                                                       |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/rs_rdata/icmp_ln41_28_reg_16503_pp28_iter4_reg_reg[0][0]                                                                              |                                                                                                                                                       |               16 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                         |                                                                                                                                                       |                9 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                           |                                                                                                                                                       |                8 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                         |                                                                                                                                                       |               12 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                           |                                                                                                                                                       |                8 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/ap_CS_fsm_state22                                                                                                                                                      |                                                                                                                                                       |               17 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                   |                                                                                                                                                       |               12 |             53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |               23 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                |                                                                                                                                                       |               11 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                  |                                                                                                                                                       |               19 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                  |                                                                                                                                                       |               17 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                   | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |               15 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                            |                                                                                                                                                       |               10 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                             |                                                                                                                                                       |               14 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                      |               15 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/fifo_resp/next_wreq                                                                                                                  | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |               19 |             71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                             |                                                                                                                                                       |               16 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                            |                                                                                                                                                       |               15 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                      |               15 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                       |               16 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                       |               15 |             78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dot_matrix_0/inst/dot_matrix_control_s_axi_U/E[0]                                                                                                                                        |                                                                                                                                                       |               18 |             90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                       |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                       |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                       |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                       |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     |                                                                                                                                                       |              171 |            329 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/dot_matrix_0/inst/dot_matrix_gmem_m_axi_U/bus_write/buff_wdata/SR[0]                                                                       |              351 |            683 |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


