stanford smart memori project skierrmh reconfigur comput parallel comput comput architectur stanford univers microprocessor advanc vlsi technolog permit multipl processor resid singl integr circuit chip ic process system chip multiprocessor multicor cpu system build thi technolog stanford smart memori project place sever processor ic sever independ memori block addit processor connect memori block variou abil form chang connect processor thi abil kind reconfigur comput depend processor talk memori anoth form system tailor style comput nonreconfigur comput system well support style comput consequ perform poorli differ style reconfigur comput howev adapt mani differ style comput thu provid reason good perform wide rang smart memori ha divers comput style includ mesistyl sharedmemori cach coher threadlevel specul tl stream transact coher tcc stanford smart memori project effort develop comput infrastructur gener applic multicor system coars grain reconfigur capabl support divers comput model specul multithread stream architectur featur allow system broad rang applic effici thi area involv vlsi circuit comput architectur compil oper system comput graphic comput network smart memori project comput system laboratori joint laboratori electr engin comput scienc depart stanford univers project overview stanford smart memori project aim design singlechip comput element provid configur hardwar support divers comput model map effici futur wirelimit vlsi technolog smart memori chip architectur exploit fact wiredelay limit futur vlsi chip will impos finegrain partit processor memori interconnect ad programm wire logic thi inher modular organ allow onchip memori commun path custom comput problem hand thi allow perform competit applicationspecif architectur lower cost increas flexibl thi finegrain partit process memori resourc enabl substanti hardwar parallel exploit thi parallel face global wire delay requir aggress method reduc onchip commun overhead variou process memori structur develop configur microarchitectur smart memori group studi divers class comput problem ray trace multimedia dsp speech voic recognit probabilist reason special architectur optim problem thi will provid insight hardwar primit configur mechan requir implement univers comput substrat group mainli interest requir class applic place memori system multiprocessor environ investig strategi build reconfigur memori system architectur overview smart memori multiprocessor system coars grain reconfigur capabl process unit thi system form tile togeth group form quad element connect hierarch manner set interquad connect provid commun facil tile insid quad mesh interconnect network connect quad togeth tile insid quad share network interfac connect outsid figur tile smart memori system consist major figur processor core set configur memori mat cross bar interconnect loadstor unit lsu processor insid tile easili turn allow tile memori resourc save power case excess process power requir tile processor memori mat crossbar lsu processor smart memori leverag xtensa lx commerci configur process core tensilica core bit risc machin flexibl bit instruct length core configur issu vliw flexibl instruct format xtensa lx ha stage pipelin stage memori access ha gener purpos regist float point unit float point regist processor configur extend tie tensilica instruct extens languag smart memori group ha defin interfac memori plu regist custom instruct support differ program model memori mat figur block diagram reconfigur memori mat memori mat ha word main data array word associ control bit separ control array programm pla perform readmodifywrit oper control bit access memori word mat perform read write compar oper data word memori mat ha pair pointerstrid regist implement separ hardwar fifo insid mat connect bit intermat commun network allow exchang control inform configur cach fifo scratchpad crossbar crossbar insid tile connect memori mat processor core insid tile tile quad interfac crossbar ha port processor lsu side port quad interfac port memori mat loadstor unit lsu loadstor unit interfac tensilica core rest memori system provid basic interfac support custom memori oper defin tie languag lsu commun quad cach control request cach refil access offtil memori report special event synchron quad tile cach control network interfac group tile form quad quad ha share cach protocol control provid support processor insid ha network interfac sendsreceivesrout packet meshlik network provid interfac outsid cach protocol control protocol control consid heart quad perform varieti action support processors memori access differ program model briefli protocol control servic cach evictionsrefil provid access memori mat tile processor anoth tile offtil access enforc cach coher invari mesi protocol dma engin move data quad provid support transact network interfac network interfac simpl router connect quad neighbor set wire receiv packet protocol control neighbor rout appropri destin program model softwar smart memori design effici support differ program model allow applic program model best perform andor program eas smart memori reconfigur memori system provid uniqu memori access requir three major model share memori stream transact consist share memori multithread mode thi program model programm cach coher share memori environ multithread program support differ api pthread anl macro ongo effort map differ applic class smart memori architectur thi program model includ probabilist reason applic global illumin data structur prefetch probabilist reason applic probabilist reason influenti approach artifici intellig ha success tackl difficult problem grow field data mine imag analysi robot genet increasingli complex model larg data set emerg applic perform reason algorithm becom import futur comput system algorithm tend inher parallel demand comput memori bandwidth resourc map algorithm smart memori architectur evalu variou reconfigur compon design global illumin parallel architectur montecarlo ray trace gener scene global illumin applic demand lot memori system applic ha code pthread simul smart memori simul realtim perform singl smart memori chip achiev higher perform current processor possibl relat public burn global illumin parallel architectur senior thesi univers texa depart comput scienc dec data structur prefetch hardwarebas compilerassist prefetch techniqu work well arraybas program hide memori latenc pointerintens program data structur centric approach prefetch oppos controlflow centric approach smart memori project exploit librari data structur help prefetch data store data structur advantag success chip multiprocessor idl underutil processor prefetch data prefetch thread librari modifi ad code prefetch thread well commun inform librari code prefetch thread prefetch thread knowledg data structur librari identifi memori travers pattern issu prefetch accordingli thi contrari issu prefetch individu load instruct independ thi approach perform improv assist ani profilingcompil costli hardwar restrict paradigm sequenti program languag furthermor thi approach prefetch transpar programm librari modifi applic code stream stream second program model support smart memori system data parallel applic multimedia dsp domain stream program model high perform separ program comput commun kernel stream data compil lot static optim high level compil reservoir lab rstream map comput kernel stream coprocessor manag transfer data softwar manag local memori gener svm stream virtual machin code svm api call compil tensilica xcc compil svm runtim implement svm api call allow stream program smart memori smart memori activ particip morphwar forum develop standard stream virtual machin relat public flabont mattson buck kozyraki horowitz stream virtual machin pact septemb transact coher consist tcc major program model smart memori system transact execut code transact memori system tcc offer simpler parallel applic differ thread detail tcc pleas refer stanford tcc websit smart memori test chip memori test chip februari smart memori group tape reconfigur memori test chip tsmc process test chip consist memori block low swing crossbar test infrastructur circuit chip success test lab oper clock frequenc nomin voltag volt figur result publish isscc confer mai ho alon liu kim patil horowitz architectur circuit techniqu reconfigur memori block isscc februari insert figur figur smart memori test chip memori block low swing crossbar interconnect test chip april smart memori tape low swing interconnect test chip tsmc process figur test chip consist multipl lowsw bu topolog well fullsw buse comparison test chip sens amplifi offset measur block respawn nation semiconductor process chip test paper vlsi circuit symposium ho mai horowitz effici onchip global interconnect ieee symposium vlsi circuit june insert figur figur low swing interconnect test chip refer mai paask jayasena ho dalli horowitz smart memori modular reconfigur architectur intern symposium comput architectur june paper architectur paper leverich arakida solomatnikov firoozshahian kozyraki compar evalu memori model chip multiprocessor acm transact architectur code optim appear solomatnikov firoozshahian qadeer shacham kelley asgar wach hame horowitz chip multiprocessor gener wild crazi idea session design autom confer june leverich arakida solomatnikov firoozshahian horowitz kozyraki compar memori system chip multiprocessor intern symposium comput architectur june flabont mattson buck kozyraki horowitz stream virtual machin intern confer parallel architectur compil techniqu septemb mai paask jayasena ho dalli horowitz smart memori modular reconfigur architectur intern symposium comput architectur june vlsi paper shacham wach solomatnikov firoozshahian richardson horowitz verif chip multiprocessor memori system relax scoreboard novemb addendum mai ho alon liu kim patil horowitz architectur circuit techniqu reconfigur memori block intern solidst circuit confer februari ho mai horowitz effici onchip global interconnect ieee symposium vlsi circuit june ho mai horowitz futur wire proceed ieee april ho mai kapadia horowitz interconnect scale implic cad ieeeacm intern confer computeraid san jose dalli laci vlsi architectur futur proceed advanc vlsi confer atlanta ga dalli chang role custom design asic chip proceed design autom confer june lo angel nuwan jayasena detail hardwar architectur darpa site visit octob amin firoozshahian smart memori hardwar kenneth mai ron ho smart memori test chip poster lanc hammond januari orlando hardwar softwar lanc hammond juli colorado spring hardwar softwar lanc hammond februari san diego hardwar softwar lanc hammond septemb santa fe hardwar softwar lanc hammond march baltimor hardwar softwar lanc hammond juli monterey hardwar softwar lanc hammond march scottsdal pdf hammond labont march pdf hammond richardson march pdf peopl involv facultystaff mark horowitz bill dalli kunl olukotun christo kozyraki dawson engler stephen richardson graduat student alex solomatnikov amin firoozshahian vicki wong varun sagar malhotra wajahat qadeer zain asgar rehan hame ofer shacham kyle kelley megan wach alumni mike chen lanc hammond francoi labont ken mai manohar prabhu ayodel thoma project resourc applic studi document intern bug databas bugzilla email archiv seminar slide meet schedul project schedul hardwar meet project link architectur project berkeley iram processor plu dram chip stanford fast fpga prototyp board eg hydra stanford flash multiprocessor multipl processor board backplan board includ processor dram cach configur interconnect stanford hydra fourprocessor cmp support tl stanford imagin wisconsin multiscalar origin specul multithread tl multipl function unit attack differ segment outoford window parallel reconfigurablepolymorph architectur cmu piperench pipelin fpga sort mit raw multipl processor tile connect reconfigur fabric texa trip multipl tile connect network tile ha processor sixteen alu cach relat project stanford stream supercomput sss stream languag suif compil simo tinytera group stanford vlsi group concurr vlsi architectur group cva comput graphic laboratori highlevel design group network group cad synthesi group gener link wisconsin comput architectur sigarch morphwar forum