# EE-309-IITB-RISC-Multi-Cycle-processor
Designed a multi-cycle processor for code set IITB-RISC, P.S. instruction set architecture is provided. The IITB-RISC is an 8-register, 16-bit computer system modified and developed new elements compared to traditional multi cycle processor

# EE-309- PDF and other Resources link
https://drive.google.com/drive/folders/1iqQrc3-VayAjAxG2FW2qYFkrJw_A1UlO?usp=sharing
&
https://drive.google.com/file/d/1CSy7aRLJDVnPsJQ2WhkjJZ62p7tazOjE/view?usp=sharing

# Team Members:
Harshit JAIN –20d070032
G KAMALESH –20d070029
Parivesh MEENA –200070055
Samarth BANSAL – 200070073
