Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 68c6de27348f4f0fb51d1cda67ca74a8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu32_testbench_behav xil_defaultlib.alu32_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu_cell
Compiling module xil_defaultlib.lac
Compiling module xil_defaultlib.lac2
Compiling module xil_defaultlib.lac3
Compiling module xil_defaultlib.lac4
Compiling module xil_defaultlib.lac5
Compiling module xil_defaultlib.overflow
Compiling module xil_defaultlib.alu32_default
Compiling module xil_defaultlib.alu32_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu32_testbench_behav
