INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tim/fpgaprojects/useful-components/UART/UART.ip_user_files/bd/uart_buffer_mem/ip/uart_buffer_mem_blk_mem_gen_0_0/uart_buffer_mem_blk_mem_gen_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_buffer_mem_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-307] analyzing entity uart_buffer_mem_blk_mem_gen_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity uart_buffer_mem_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity uart_buffer_mem_blk_mem_gen_0_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity uart_buffer_mem_blk_mem_gen_0_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity uart_buffer_mem_blk_mem_gen_0_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity uart_buffer_mem_blk_mem_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tim/fpgaprojects/useful-components/UART/UART.ip_user_files/bd/uart_buffer_mem/hdl/uart_buffer_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_buffer_mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/new/UART.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UART
