// Seed: 3200554371
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output id_3
);
  always begin
    id_3 <= id_0;
  end
  assign id_3 = id_2;
  logic id_4 = 1 | id_4 + 1;
  logic id_5;
  assign id_5 = 1;
  logic id_6, id_7;
  wand id_8;
  assign id_8[1 : (1'b0)] = 1;
endmodule
`timescale 1 ps / 1ps
`define pp_13 0
`define pp_14 0
module module_1 (
    input id_0,
    input logic id_1,
    input logic id_2
    , id_13,
    output id_3,
    input id_4,
    output id_5,
    input logic id_6,
    input id_7,
    input id_8,
    input id_9,
    input logic id_10,
    output id_11,
    output id_12
);
  assign id_3 = id_7 / id_10 || id_1 >= id_13;
endmodule
