library verilog;
use verilog.vl_types.all;
entity testpipelineCPU is
end testpipelineCPU;
