\BOOKMARK [1][-]{section.1}{Introduction}{}% 1
\BOOKMARK [1][-]{section.2}{Implementation}{}% 2
\BOOKMARK [2][-]{subsection.2.1}{Loadable, left-shift registers}{section.2}% 3
\BOOKMARK [2][-]{subsection.2.2}{Four-bit loadable register}{section.2}% 4
\BOOKMARK [2][-]{subsection.2.3}{Modulo-6 counter}{section.2}% 5
\BOOKMARK [2][-]{subsection.2.4}{Combinatorial five-bit full adder}{section.2}% 6
\BOOKMARK [2][-]{subsection.2.5}{Controller}{section.2}% 7
\BOOKMARK [2][-]{subsection.2.6}{Top-level module}{section.2}% 8
\BOOKMARK [1][-]{section.3}{Testing and Verification}{}% 9
\BOOKMARK [2][-]{subsection.3.1}{Four-bit loadable register}{section.3}% 10
\BOOKMARK [2][-]{subsection.3.2}{Modulo-6 counter}{section.3}% 11
\BOOKMARK [2][-]{subsection.3.3}{Combinatorial five-bit full adder}{section.3}% 12
\BOOKMARK [2][-]{subsection.3.4}{Controller}{section.3}% 13
\BOOKMARK [2][-]{subsection.3.5}{Top-level module}{section.3}% 14
\BOOKMARK [1][-]{section.4}{Conclusion}{}% 15
\BOOKMARK [1][-]{section.5}{Media}{}% 16
