{
  "name": "core_arch::x86::avx512f::_mm_maskz_fnmadd_sd",
  "safe": false,
  "callees": {
    "intrinsics::simd::simd_extract": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Extracts an element from a vector.\n\n `T` must be a vector with element type `U`, and `idx` must be `const`.\n\n # Safety\n\n `idx` must be const and in-bounds of the vector.\n",
      "adt": {}
    },
    "intrinsics::fmaf64": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns `a * b + c` for `f64` values.\n\n The stabilized version of this intrinsic is\n [`f64::mul_add`](../../std/primitive.f64.html#method.mul_add)\n",
      "adt": {}
    },
    "intrinsics::simd::simd_insert": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Inserts an element into a vector, returning the updated vector.\n\n `T` must be a vector with element type `U`, and `idx` must be `const`.\n\n # Safety\n\n `idx` must be in-bounds of the vector.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m128d": [
      "Plain"
    ]
  },
  "path": 9940,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:37846:1: 37858:2",
  "src": "pub fn _mm_maskz_fnmadd_sd(k: __mmask8, a: __m128d, b: __m128d, c: __m128d) -> __m128d {\n    unsafe {\n        let mut fnmadd: f64 = 0.;\n        if (k & 0b00000001) != 0 {\n            let extracta: f64 = simd_extract!(a, 0);\n            let extracta = -extracta;\n            let extractb: f64 = simd_extract!(b, 0);\n            let extractc: f64 = simd_extract!(c, 0);\n            fnmadd = fmaf64(extracta, extractb, extractc);\n        }\n        simd_insert!(a, 0, fnmadd)\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm_maskz_fnmadd_sd(_1: u8, _2: core_arch::x86::__m128d, _3: core_arch::x86::__m128d, _4: core_arch::x86::__m128d) -> core_arch::x86::__m128d {\n    let mut _0: core_arch::x86::__m128d;\n    let mut _5: f64;\n    let mut _6: u8;\n    let  _7: f64;\n    let  _8: f64;\n    let  _9: f64;\n    let  _10: f64;\n    let mut _11: f64;\n    let mut _12: f64;\n    debug k => _1;\n    debug a => _2;\n    debug b => _3;\n    debug c => _4;\n    debug fnmadd => _5;\n    debug extracta => _7;\n    debug extracta => _8;\n    debug extractb => _9;\n    debug extractc => _10;\n    bb0: {\n        StorageLive(_5);\n        _5 = 0f64;\n        StorageLive(_6);\n        _6 = BitAnd(_1, 1_u8);\n        switchInt(move _6) -> [0: bb6, otherwise: bb1];\n    }\n    bb1: {\n        StorageDead(_6);\n        _7 = intrinsics::simd::simd_extract::<core_arch::x86::__m128d, f64>(_2, core_arch::x86::avx512f::_mm_maskz_fnmadd_sd::{constant#0}) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _8 = Neg(_7);\n        _9 = intrinsics::simd::simd_extract::<core_arch::x86::__m128d, f64>(_3, core_arch::x86::avx512f::_mm_maskz_fnmadd_sd::{constant#1}) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _10 = intrinsics::simd::simd_extract::<core_arch::x86::__m128d, f64>(_4, core_arch::x86::avx512f::_mm_maskz_fnmadd_sd::{constant#2}) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageLive(_11);\n        _11 = intrinsics::fmaf64(_8, _9, _10) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        _5 = move _11;\n        StorageDead(_11);\n        goto -> bb7;\n    }\n    bb6: {\n        StorageDead(_6);\n        goto -> bb7;\n    }\n    bb7: {\n        StorageLive(_12);\n        _12 = _5;\n        _0 = intrinsics::simd::simd_insert::<core_arch::x86::__m128d, f64>(_2, core_arch::x86::avx512f::_mm_maskz_fnmadd_sd::{constant#3}, move _12) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        StorageDead(_12);\n        StorageDead(_5);\n        return;\n    }\n}\n",
  "doc": " Multiply the lower double-precision (64-bit) floating-point elements in a and b, and add the negated intermediate result to the lower element in c. Store the result in the lower element of dst using zeromask k (the element is zeroed out when mask bit 0 is not set), and copy the upper element from a to the upper element of dst.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=mm_maskz_fnmadd_sd&expand=2746)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}