{
  "module_name": "twl4030-audio.h",
  "hash_id": "2630f9967e36093ce37b6ec756a71ca7d93ed143e559fb388a3fab929dc0c528",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/twl4030-audio.h",
  "human_readable_source": " \n \n\n#ifndef __TWL4030_CODEC_H__\n#define __TWL4030_CODEC_H__\n\n \n#define TWL4030_REG_CODEC_MODE\t\t0x01\n#define TWL4030_REG_OPTION\t\t0x02\n#define TWL4030_REG_UNKNOWN\t\t0x03\n#define TWL4030_REG_MICBIAS_CTL\t\t0x04\n#define TWL4030_REG_ANAMICL\t\t0x05\n#define TWL4030_REG_ANAMICR\t\t0x06\n#define TWL4030_REG_AVADC_CTL\t\t0x07\n#define TWL4030_REG_ADCMICSEL\t\t0x08\n#define TWL4030_REG_DIGMIXING\t\t0x09\n#define TWL4030_REG_ATXL1PGA\t\t0x0A\n#define TWL4030_REG_ATXR1PGA\t\t0x0B\n#define TWL4030_REG_AVTXL2PGA\t\t0x0C\n#define TWL4030_REG_AVTXR2PGA\t\t0x0D\n#define TWL4030_REG_AUDIO_IF\t\t0x0E\n#define TWL4030_REG_VOICE_IF\t\t0x0F\n#define TWL4030_REG_ARXR1PGA\t\t0x10\n#define TWL4030_REG_ARXL1PGA\t\t0x11\n#define TWL4030_REG_ARXR2PGA\t\t0x12\n#define TWL4030_REG_ARXL2PGA\t\t0x13\n#define TWL4030_REG_VRXPGA\t\t0x14\n#define TWL4030_REG_VSTPGA\t\t0x15\n#define TWL4030_REG_VRX2ARXPGA\t\t0x16\n#define TWL4030_REG_AVDAC_CTL\t\t0x17\n#define TWL4030_REG_ARX2VTXPGA\t\t0x18\n#define TWL4030_REG_ARXL1_APGA_CTL\t0x19\n#define TWL4030_REG_ARXR1_APGA_CTL\t0x1A\n#define TWL4030_REG_ARXL2_APGA_CTL\t0x1B\n#define TWL4030_REG_ARXR2_APGA_CTL\t0x1C\n#define TWL4030_REG_ATX2ARXPGA\t\t0x1D\n#define TWL4030_REG_BT_IF\t\t0x1E\n#define TWL4030_REG_BTPGA\t\t0x1F\n#define TWL4030_REG_BTSTPGA\t\t0x20\n#define TWL4030_REG_EAR_CTL\t\t0x21\n#define TWL4030_REG_HS_SEL\t\t0x22\n#define TWL4030_REG_HS_GAIN_SET\t\t0x23\n#define TWL4030_REG_HS_POPN_SET\t\t0x24\n#define TWL4030_REG_PREDL_CTL\t\t0x25\n#define TWL4030_REG_PREDR_CTL\t\t0x26\n#define TWL4030_REG_PRECKL_CTL\t\t0x27\n#define TWL4030_REG_PRECKR_CTL\t\t0x28\n#define TWL4030_REG_HFL_CTL\t\t0x29\n#define TWL4030_REG_HFR_CTL\t\t0x2A\n#define TWL4030_REG_ALC_CTL\t\t0x2B\n#define TWL4030_REG_ALC_SET1\t\t0x2C\n#define TWL4030_REG_ALC_SET2\t\t0x2D\n#define TWL4030_REG_BOOST_CTL\t\t0x2E\n#define TWL4030_REG_SOFTVOL_CTL\t\t0x2F\n#define TWL4030_REG_DTMF_FREQSEL\t0x30\n#define TWL4030_REG_DTMF_TONEXT1H\t0x31\n#define TWL4030_REG_DTMF_TONEXT1L\t0x32\n#define TWL4030_REG_DTMF_TONEXT2H\t0x33\n#define TWL4030_REG_DTMF_TONEXT2L\t0x34\n#define TWL4030_REG_DTMF_TONOFF\t\t0x35\n#define TWL4030_REG_DTMF_WANONOFF\t0x36\n#define TWL4030_REG_I2S_RX_SCRAMBLE_H\t0x37\n#define TWL4030_REG_I2S_RX_SCRAMBLE_M\t0x38\n#define TWL4030_REG_I2S_RX_SCRAMBLE_L\t0x39\n#define TWL4030_REG_APLL_CTL\t\t0x3A\n#define TWL4030_REG_DTMF_CTL\t\t0x3B\n#define TWL4030_REG_DTMF_PGA_CTL2\t0x3C\n#define TWL4030_REG_DTMF_PGA_CTL1\t0x3D\n#define TWL4030_REG_MISC_SET_1\t\t0x3E\n#define TWL4030_REG_PCMBTMUX\t\t0x3F\n#define TWL4030_REG_RX_PATH_SEL\t\t0x43\n#define TWL4030_REG_VDL_APGA_CTL\t0x44\n#define TWL4030_REG_VIBRA_CTL\t\t0x45\n#define TWL4030_REG_VIBRA_SET\t\t0x46\n#define TWL4030_REG_VIBRA_PWM_SET\t0x47\n#define TWL4030_REG_ANAMIC_GAIN\t\t0x48\n#define TWL4030_REG_MISC_SET_2\t\t0x49\n\n \n\n \n#define TWL4030_APLL_RATE\t\t0xF0\n#define TWL4030_APLL_RATE_8000\t\t0x00\n#define TWL4030_APLL_RATE_11025\t\t0x10\n#define TWL4030_APLL_RATE_12000\t\t0x20\n#define TWL4030_APLL_RATE_16000\t\t0x40\n#define TWL4030_APLL_RATE_22050\t\t0x50\n#define TWL4030_APLL_RATE_24000\t\t0x60\n#define TWL4030_APLL_RATE_32000\t\t0x80\n#define TWL4030_APLL_RATE_44100\t\t0x90\n#define TWL4030_APLL_RATE_48000\t\t0xA0\n#define TWL4030_APLL_RATE_96000\t\t0xE0\n#define TWL4030_SEL_16K\t\t\t0x08\n#define TWL4030_CODECPDZ\t\t0x02\n#define TWL4030_OPT_MODE\t\t0x01\n#define TWL4030_OPTION_1\t\t(1 << 0)\n#define TWL4030_OPTION_2\t\t(0 << 0)\n\n \n#define TWL4030_ATXL1_EN\t\t(1 << 0)\n#define TWL4030_ATXR1_EN\t\t(1 << 1)\n#define TWL4030_ATXL2_VTXL_EN\t\t(1 << 2)\n#define TWL4030_ATXR2_VTXR_EN\t\t(1 << 3)\n#define TWL4030_ARXL1_VRX_EN\t\t(1 << 4)\n#define TWL4030_ARXR1_EN\t\t(1 << 5)\n#define TWL4030_ARXL2_EN\t\t(1 << 6)\n#define TWL4030_ARXR2_EN\t\t(1 << 7)\n\n \n#define TWL4030_MICBIAS2_CTL\t\t0x40\n#define TWL4030_MICBIAS1_CTL\t\t0x20\n#define TWL4030_HSMICBIAS_EN\t\t0x04\n#define TWL4030_MICBIAS2_EN\t\t0x02\n#define TWL4030_MICBIAS1_EN\t\t0x01\n\n \n#define TWL4030_CNCL_OFFSET_START\t0x80\n#define TWL4030_OFFSET_CNCL_SEL\t\t0x60\n#define TWL4030_OFFSET_CNCL_SEL_ARX1\t0x00\n#define TWL4030_OFFSET_CNCL_SEL_ARX2\t0x20\n#define TWL4030_OFFSET_CNCL_SEL_VRX\t0x40\n#define TWL4030_OFFSET_CNCL_SEL_ALL\t0x60\n#define TWL4030_MICAMPL_EN\t\t0x10\n#define TWL4030_CKMIC_EN\t\t0x08\n#define TWL4030_AUXL_EN\t\t\t0x04\n#define TWL4030_HSMIC_EN\t\t0x02\n#define TWL4030_MAINMIC_EN\t\t0x01\n\n \n#define TWL4030_MICAMPR_EN\t\t0x10\n#define TWL4030_AUXR_EN\t\t\t0x04\n#define TWL4030_SUBMIC_EN\t\t0x01\n\n \n#define TWL4030_ADCL_EN\t\t\t0x08\n#define TWL4030_AVADC_CLK_PRIORITY\t0x04\n#define TWL4030_ADCR_EN\t\t\t0x02\n\n \n#define TWL4030_DIGMIC1_EN\t\t0x08\n#define TWL4030_TX2IN_SEL\t\t0x04\n#define TWL4030_DIGMIC0_EN\t\t0x02\n#define TWL4030_TX1IN_SEL\t\t0x01\n\n \n#define TWL4030_AIF_SLAVE_EN\t\t0x80\n#define TWL4030_DATA_WIDTH\t\t0x60\n#define TWL4030_DATA_WIDTH_16S_16W\t0x00\n#define TWL4030_DATA_WIDTH_32S_16W\t0x40\n#define TWL4030_DATA_WIDTH_32S_24W\t0x60\n#define TWL4030_AIF_FORMAT\t\t0x18\n#define TWL4030_AIF_FORMAT_CODEC\t0x00\n#define TWL4030_AIF_FORMAT_LEFT\t\t0x08\n#define TWL4030_AIF_FORMAT_RIGHT\t0x10\n#define TWL4030_AIF_FORMAT_TDM\t\t0x18\n#define TWL4030_AIF_TRI_EN\t\t0x04\n#define TWL4030_CLK256FS_EN\t\t0x02\n#define TWL4030_AIF_EN\t\t\t0x01\n\n \n#define TWL4030_VIF_SLAVE_EN\t\t0x80\n#define TWL4030_VIF_DIN_EN\t\t0x40\n#define TWL4030_VIF_DOUT_EN\t\t0x20\n#define TWL4030_VIF_SWAP\t\t0x10\n#define TWL4030_VIF_FORMAT\t\t0x08\n#define TWL4030_VIF_TRI_EN\t\t0x04\n#define TWL4030_VIF_SUB_EN\t\t0x02\n#define TWL4030_VIF_EN\t\t\t0x01\n\n \n#define TWL4030_EAR_GAIN\t\t0x30\n\n \n#define TWL4030_HSR_GAIN\t\t0x0C\n#define TWL4030_HSR_GAIN_PWR_DOWN\t0x00\n#define TWL4030_HSR_GAIN_PLUS_6DB\t0x04\n#define TWL4030_HSR_GAIN_0DB\t\t0x08\n#define TWL4030_HSR_GAIN_MINUS_6DB\t0x0C\n#define TWL4030_HSL_GAIN\t\t0x03\n#define TWL4030_HSL_GAIN_PWR_DOWN\t0x00\n#define TWL4030_HSL_GAIN_PLUS_6DB\t0x01\n#define TWL4030_HSL_GAIN_0DB\t\t0x02\n#define TWL4030_HSL_GAIN_MINUS_6DB\t0x03\n\n \n#define TWL4030_VMID_EN\t\t\t0x40\n#define\tTWL4030_EXTMUTE\t\t\t0x20\n#define TWL4030_RAMP_DELAY\t\t0x1C\n#define TWL4030_RAMP_DELAY_20MS\t\t0x00\n#define TWL4030_RAMP_DELAY_40MS\t\t0x04\n#define TWL4030_RAMP_DELAY_81MS\t\t0x08\n#define TWL4030_RAMP_DELAY_161MS\t0x0C\n#define TWL4030_RAMP_DELAY_323MS\t0x10\n#define TWL4030_RAMP_DELAY_645MS\t0x14\n#define TWL4030_RAMP_DELAY_1291MS\t0x18\n#define TWL4030_RAMP_DELAY_2581MS\t0x1C\n#define TWL4030_RAMP_EN\t\t\t0x02\n\n \n#define TWL4030_PREDL_GAIN\t\t0x30\n\n \n#define TWL4030_PREDR_GAIN\t\t0x30\n\n \n#define TWL4030_PRECKL_GAIN\t\t0x30\n\n \n#define TWL4030_PRECKR_GAIN\t\t0x30\n\n \n#define TWL4030_HF_CTL_HB_EN\t\t0x04\n#define TWL4030_HF_CTL_LOOP_EN\t\t0x08\n#define TWL4030_HF_CTL_RAMP_EN\t\t0x10\n#define TWL4030_HF_CTL_REF_EN\t\t0x20\n\n \n#define TWL4030_APLL_EN\t\t\t0x10\n#define TWL4030_APLL_INFREQ\t\t0x0F\n#define TWL4030_APLL_INFREQ_19200KHZ\t0x05\n#define TWL4030_APLL_INFREQ_26000KHZ\t0x06\n#define TWL4030_APLL_INFREQ_38400KHZ\t0x0F\n\n \n#define TWL4030_CLK64_EN\t\t0x80\n#define TWL4030_SCRAMBLE_EN\t\t0x40\n#define TWL4030_FMLOOP_EN\t\t0x20\n#define TWL4030_SMOOTH_ANAVOL_EN\t0x02\n#define TWL4030_DIGMIC_LR_SWAP_EN\t0x01\n\n \n#define TWL4030_VIBRA_EN\t\t0x01\n#define TWL4030_VIBRA_DIR\t\t0x02\n#define TWL4030_VIBRA_AUDIO_SEL_L1\t(0x00 << 2)\n#define TWL4030_VIBRA_AUDIO_SEL_R1\t(0x01 << 2)\n#define TWL4030_VIBRA_AUDIO_SEL_L2\t(0x02 << 2)\n#define TWL4030_VIBRA_AUDIO_SEL_R2\t(0x03 << 2)\n#define TWL4030_VIBRA_SEL\t\t0x10\n#define TWL4030_VIBRA_DIR_SEL\t\t0x20\n\n \nenum twl4030_audio_res {\n\tTWL4030_AUDIO_RES_POWER = 0,\n\tTWL4030_AUDIO_RES_APLL,\n\tTWL4030_AUDIO_RES_MAX,\n};\n\nint twl4030_audio_disable_resource(enum twl4030_audio_res id);\nint twl4030_audio_enable_resource(enum twl4030_audio_res id);\nunsigned int twl4030_audio_get_mclk(void);\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}