-I- wvrin_parse_security.pl: Legacy file: /p/hdk/rtl/proj_tools/zircon/master/2.08.00/data/zirconQA_legacy.soft_ip.2.08.00_hdk.dat
-V- wvrin_parse_security.pl: Reading override data file at tools/zirconqa/inputs/pccdu_override_2.08.00.dat
-I- wvrin_parse_security.pl: ################################ Rule: 18.298.a ################################
------------------------------------------------------------------------------------------------
#      Category: Security                                           #
#          Name: 18.298.a                                           #
#          Rule: Architecture security review completed according to the SDL activities listed from the SRA for S1 and updated the security section in HAS #
#       Rule ID: 340                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: TBD

------------------------------------------------------------------------------------------------
-I- wvrin_parse_security.pl: ################################ END OF Rule: 18.298.a ################################-I- wvrin_parse_security.pl: 

-I- wvrin_parse_security.pl: ################################ Rule: 18.296.a ################################
------------------------------------------------------------------------------------------------
#      Category: Security                                           #
#          Name: 18.296.a                                           #
#          Rule: SRA results have been added to the security section in the IP's Architecture Specification (HAS) #
#       Rule ID: 338                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: N/A

------------------------------------------------------------------------------------------------
-I- wvrin_parse_security.pl: ################################ END OF Rule: 18.296.a ################################-I- wvrin_parse_security.pl: 

-I- wvrin_parse_security.pl: ################################ Rule: 18.295.a ################################
------------------------------------------------------------------------------------------------
#      Category: Security                                           #
#          Name: 18.295.a                                           #
#          Rule: Security Risk Assessment (SRA) is completed        #
#       Rule ID: 337                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Zircon checks the RTL drop for the file "QuestionnaireExport_*.xlsx" in folder <model_root>/doc. If Zircon finds the file and the file is not 0 bytes, then the rule passes.

------------------------------------------------------------------------------------------------
-I- wvrin_parse_security.pl: Info: Check for SRA output file in doc
-I- wvrin_parse_security.pl: Requirement: Security Risk Assessment (SRA) is completed.
-V- wvrin_parse_security.pl: --------------------------------------
-V- wvrin_parse_security.pl:    Locate output file generated by SRA (doc/QuestionnaireExport_*.xlsx)
-V- wvrin_parse_security.pl: --------------------------------------
-I- wvrin_parse_security.pl: Debug: dirList=doc
-I- wvrin_parse_security.pl: Debug: extList=QuestionnaireExport_.*.xlsx .*__SRA_Results.txt
-I- wvrin_parse_security.pl: Info: Starting point for 'doc' after search path=./doc
-V- wvrin_parse_security.pl: --------------------------------------
-V- wvrin_parse_security.pl:    There must be at least 1 SRA output file
-V- wvrin_parse_security.pl: --------------------------------------
-I- wvrin_parse_security.pl: Debug: SRA output file = ./doc/QuestionnaireExport_clkreqaggr.xlsx ./doc/QuestionnaireExport_pccdu.xlsx ./doc/QuestionnaireExport_psyncdist.xlsx ./doc/QuestionnaireExport_refclkdist.xlsx
-I- wvrin_parse_security.pl: Debug: Count = 4 is greater than or equal to min of 1 - PASS
-V- wvrin_parse_security.pl: --------------------------------------
-V- wvrin_parse_security.pl:    Verification code
-V- wvrin_parse_security.pl: --------------------------------------
-I- wvrin_parse_security.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_security.pl: ################################ END OF Rule: 18.295.a ################################
-I- wvrin_parse_security.pl: 

-I- wvrin_parse_security.pl: ################################ Rule: 18.300.a ################################
------------------------------------------------------------------------------------------------
#      Category: Security                                           #
#          Name: 18.300.a                                           #
#          Rule: Design security review completed according to the SDL activities listed from the SRA for S2 and update the Integration Guide #
#       Rule ID: 342                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_security.pl: ################################ END OF Rule: 18.300.a ################################-I- wvrin_parse_security.pl: 

-I- wvrin_parse_simulation.pl: Legacy file: /p/hdk/rtl/proj_tools/zircon/master/2.08.00/data/zirconQA_legacy.soft_ip.2.08.00_hdk.dat
-V- wvrin_parse_simulation.pl: Reading override data file at tools/zirconqa/inputs/pccdu_override_2.08.00.dat
-I- wvrin_parse_simulation.pl: ################################ Rule: 19.184.b ################################
------------------------------------------------------------------------------------------------
#      Category: Simulation                                         #
#          Name: 19.184.b                                           #
#          Rule: FUSE: Satisfy IP Fuses verification requirements for RTL0.8 #
#       Rule ID: 393                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual Check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_simulation.pl: ################################ END OF Rule: 19.184.b ################################-I- wvrin_parse_simulation.pl: 

-I- wvrin_parse_simulation.pl: ################################ Rule: 19.187.b ################################
------------------------------------------------------------------------------------------------
#      Category: Simulation                                         #
#          Name: 19.187.b                                           #
#          Rule: RESET: Satisfy IP Reset Verification requirements for RTL0.8 #
#       Rule ID: 391                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #

------------------------------------------------------------------------------------------------
-I- wvrin_parse_simulation.pl: ################################ END OF Rule: 19.187.b ################################-I- wvrin_parse_simulation.pl: 

-I- wvrin_parse_simulation.pl: ################################ Rule: 19.191.b ################################
------------------------------------------------------------------------------------------------
#      Category: Simulation                                         #
#          Name: 19.191.b                                           #
#          Rule: POWER: Satisfy Power Verification requirements for RTL0.8 #
#       Rule ID: 465                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_simulation.pl: ################################ END OF Rule: 19.191.b ################################-I- wvrin_parse_simulation.pl: 

-I- wvrin_parse_simulation.pl: ################################ Rule: 19.182.c ################################
------------------------------------------------------------------------------------------------
#      Category: Simulation                                         #
#          Name: 19.182.c                                           #
#          Rule: Visa .sig file delivered and converted .sig.visa file exists #
#       Rule ID: 398                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1.Locate the all the IP VISA directory.  There must be at least one directory if the IP delivered includes VISA, but there may be more than one directory if multiple subBlocks are included.  The directory requirement is specified in the VISA section of the Simulation Category Training Document.
                 a.General case requires sig files to exist under <root>/tools/visa
                 b.If more than one subBlock is used, search for all /visa/ directories in the root path to enforce the check on
                 c.If no /visa_test directories exist, provide means for IP provider to specify appropriate directory path - this should be the same path as specified in rule 182.b.
                 2.Require the top level sig file, <alias>.sig.
                 3.Require the <alias>.sig.visa file generated by visa_sig2cfg.  The <alias> name for this check must match the check in step 2.
                 4.Check the contents of the <ip>.sig.visa file from line 3 to make sure that visa_sig2cfg was run.
                 a.The tool inserts a <command> statement like the following:
                 <command_line>
                 visa_sig2cfg -s usbx_usb3_gate.visa_sig -r ./usbx_usb3_com.rtl.xml -f -D USBX_VISA_DNV -l usbx_usb3_gate_visa_sig2cfg.log
                 </command_line>
                 b.Ensure that the visa_sig2cfg statement is present between the <command_line> constructs
                 c.Ensure the .sig file that use in command was exist
                 5.As a final check ensure that the visa.sig file used in step 4 also exists in the directory
                 Override key for VISA directory = visadir
                 Override key for VISA test directory = visatestdir
                 Override key for top visa file = visatopvisafile
                 Override key for top sig file = visatopsigfile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_simulation.pl: Verify that visa .sig file(visatopsigfile) exists and a converted .sig.visa file(visatopvisafile) also exists under visa and visa test directory: 
-I- wvrin_parse_simulation.pl: Debug: Directory tools/visa/visa_test was not found - FAIL
-I- wvrin_parse_simulation.pl: Debug: Directory tools/visa was not found - FAIL
-I- wvrin_parse_simulation.pl: Error: One of directory 'tools/visa/visa_test tools/visa' not exist
-I- wvrin_parse_simulation.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_simulation.pl: ################################ END OF Rule: 19.182.c ################################
-I- wvrin_parse_simulation.pl: 

-I- wvrin_parse_simulation.pl: ################################ Rule: 19.187.a ################################
------------------------------------------------------------------------------------------------
#      Category: Simulation                                         #
#          Name: 19.187.a                                           #
#          Rule: RESET: Satisfy IP Reset Verification requirements for RTL0.5 #
#       Rule ID: 219                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_simulation.pl: ################################ END OF Rule: 19.187.a ################################-I- wvrin_parse_simulation.pl: 

-I- wvrin_parse_simulation.pl: ################################ Rule: 19.184.a ################################
------------------------------------------------------------------------------------------------
#      Category: Simulation                                         #
#          Name: 19.184.a                                           #
#          Rule: FUSE: Satisfy IP Fuses verification requirements for RTL0.5 #
#       Rule ID: 216                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_simulation.pl: ################################ END OF Rule: 19.184.a ################################-I- wvrin_parse_simulation.pl: 

-I- wvrin_parse_simulation.pl: ################################ Rule: 19.182.a ################################
------------------------------------------------------------------------------------------------
#      Category: Simulation                                         #
#          Name: 19.182.a                                           #
#          Rule: DFV: Satisfy Design for Validation features verification requirements for RTL0.5 #
#       Rule ID: 214                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_simulation.pl: ################################ END OF Rule: 19.182.a ################################-I- wvrin_parse_simulation.pl: 

-I- wvrin_parse_simulation.pl: ################################ Rule: 19.183.c ################################
------------------------------------------------------------------------------------------------
#      Category: Simulation                                         #
#          Name: 19.183.c                                           #
#          Rule: Achieve net coverage of 85%                        #
#       Rule ID: 462                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_simulation.pl: ################################ END OF Rule: 19.183.c ################################-I- wvrin_parse_simulation.pl: 

-I- wvrin_parse_simulation.pl: ################################ Rule: 19.182.b ################################
------------------------------------------------------------------------------------------------
#      Category: Simulation                                         #
#          Name: 19.182.b                                           #
#          Rule: DFV: Satisfy Design for Validation features verification requirements for RTL0.8 #
#       Rule ID: 392                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual Check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_simulation.pl: ################################ END OF Rule: 19.182.b ################################-I- wvrin_parse_simulation.pl: 

-I- wvrin_parse_simulation.pl: ################################ Rule: 19.183.b ################################
------------------------------------------------------------------------------------------------
#      Category: Simulation                                         #
#          Name: 19.183.b                                           #
#          Rule: Achieve net coverage of 50%                        #
#       Rule ID: 388                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_simulation.pl: ################################ END OF Rule: 19.183.b ################################-I- wvrin_parse_simulation.pl: 

-I- wvrin_parse_simulation.pl: ################################ Rule: 19.183.a ################################
------------------------------------------------------------------------------------------------
#      Category: Simulation                                         #
#          Name: 19.183.a                                           #
#          Rule: Coverage plan (including code/functional targets) defined and approved by customers #
#       Rule ID: 215                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_simulation.pl: ################################ END OF Rule: 19.183.a ################################-I- wvrin_parse_simulation.pl: 

-I- wvrin_parse_simulation.pl: ################################ Rule: 19.179.a ################################
------------------------------------------------------------------------------------------------
#      Category: Simulation                                         #
#          Name: 19.179.a                                           #
#          Rule: CREG: Satisfy Control Registers verification requirements for RTL0.5 #
#       Rule ID: 211                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_simulation.pl: ################################ END OF Rule: 19.179.a ################################-I- wvrin_parse_simulation.pl: 

-I- wvrin_parse_simulation.pl: ################################ Rule: 19.181.b ################################
------------------------------------------------------------------------------------------------
#      Category: Simulation                                         #
#          Name: 19.181.b                                           #
#          Rule: DFT:  Satisfy Design for Test features verification requirements for RTL0.8 #
#       Rule ID: 390                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual Check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_simulation.pl: ################################ END OF Rule: 19.181.b ################################-I- wvrin_parse_simulation.pl: 

-I- wvrin_parse_simulation.pl: ################################ Rule: 19.181.a ################################
------------------------------------------------------------------------------------------------
#      Category: Simulation                                         #
#          Name: 19.181.a                                           #
#          Rule: DFT:  Satisfy Design for Test features verification requirements for RTL0.5 #
#       Rule ID: 213                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_simulation.pl: ################################ END OF Rule: 19.181.a ################################-I- wvrin_parse_simulation.pl: 

-I- wvrin_parse_simulation.pl: ################################ Rule: 19.191.a ################################
------------------------------------------------------------------------------------------------
#      Category: Simulation                                         #
#          Name: 19.191.a                                           #
#          Rule: VCS-NLP Power aware Simulation per Simulation Checklist for RTL0.5 #
#       Rule ID: 344                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual Check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_simulation.pl: ################################ END OF Rule: 19.191.a ################################-I- wvrin_parse_simulation.pl: 

-I- wvrin_parse_simulation.pl: ################################ Rule: 19.179.b ################################
------------------------------------------------------------------------------------------------
#      Category: Simulation                                         #
#          Name: 19.179.b                                           #
#          Rule: CREG: Satisfy Control Registers verification requirements for RTL0.8 #
#       Rule ID: 389                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual Rule

------------------------------------------------------------------------------------------------
-I- wvrin_parse_simulation.pl: ################################ END OF Rule: 19.179.b ################################-I- wvrin_parse_simulation.pl: 

-I- wvrin_parse_svtb.pl: Legacy file: /p/hdk/rtl/proj_tools/zircon/master/2.08.00/data/zirconQA_legacy.soft_ip.2.08.00_hdk.dat
-V- wvrin_parse_svtb.pl: Reading override data file at tools/zirconqa/inputs/pccdu_override_2.08.00.dat
-I- wvrin_parse_svtb.pl: Using command line legacy override file: tools/zirconqa/inputs/pccdu_override_2.08.00.dat
-I- wvrin_parse_svtb.pl: Legacy file: /p/hdk/rtl/proj_tools/zircon/master/2.08.00/data/zirconQA_legacy.soft_ip.2.08.00_hdk.dat
Debug: Reading Default legacy file /p/hdk/rtl/proj_tools/zircon/master/2.08.00/data/zirconQA_legacy.soft_ip.2.08.00_hdk.dat
Debug: Reading override legacy file tools/zirconqa/inputs/pccdu_override_2.08.00.dat
Debug: Override key 'acedir' = cfg
Debug: Override key 'aceudffiles' = ^globalclk_hdl\.udf$ ^globalclk_local_ivars\.udf$ ^globalclk\.udf$
Debug: Override key 'aceudfmodel' = pccdu
Debug: Override key 'aceverdilogfile' = globalclk.bman.globalclk.verdi.vericom_gclk_pccdu_rtl_lib.log
Debug: Override key 'acevcslogfile' = globalclk.bman.globalclk.verdi.vericom_gclk_pccdu_rtl_lib.log
Debug: Override key 'acetoprtllib' = gclk_pccdu_rtl_lib
Debug: Override key 'acertlexplibs' = ^gclk_pccdu_rtl_lib$
Debug: Override key 'notusingsubip' = 1
Debug: Override key 'subipexcfile' = gclk_map
Debug: Override key 'collagedir' = target/collage/ip_kits
Debug: Override key 'collagebldscrdir' = tools/collage/build
Debug: Override key 'collagebldscrfile' = builder.pccdu.tcl
Debug: Override key 'collagesumrptfile' = pccdu.build.summary
Debug: Override key 'collagewarnrptfile' = pccdu.build.warning
Debug: Override key 'topcorekit' = gclk_pccdu.coreKit
Debug: Override key 'rtltopfile' = src/rtl/clkdist/gclk_pccdu.sv
Debug: Override key 'lintrawaiverprefix' = pccdu
Debug: Override key 'lintrawaiverfileprefix' = pccdu
Debug: Override key 'lintradir' = tools/lintra/waivers/pccdu
Debug: Override key 'lintraxmlfile' = target/lint/gclk_pccdu/gclk_pccdu_violations.xml
Debug: Override key 'lintrarptfile' = target/lint/gclk_pccdu/gclk_pccdu.log
Debug: Override key 'leccmprptfile' = target/globalclk/aceroot/results/DC/gclk_pccdu/fev/LEC.cfm/reports/summary.1.txt
Debug: Override key 'rtlrptdir' = target/log
Debug: Override key 'verdirptdir' = target/log
Debug: Override key 'iptoolfilepath' = scripts/toolfile.dat
Debug: Override key 'soctoolfilepath' = /p/hdk/rtl/proj_data/shdk74/fe_data/dat_files/tfm_0p5_chassis.dat
Debug: Override key 'subipexprs' = ^gclk
Debug: Override key 'emuldir' = target/emu/pccdu/emul
Debug: Override key 'emullog' = emul_build_soc_status.log
Debug: Override key 'spyglasslpoutputdir' = target/globalclk/SG/sglp/pccdu/gclk_pccdu/consolidated_reports/gclk_pccdu_power_verif_noninstr/
Debug: Override key 'synreportsdir' = target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports
Debug: Override key 'synreportfile' = gclk_pccdu.syn_final.design_qor
Debug: Override key 'synscriptsdir' = tools/syn/gclk_pccdu/scripts
Debug: Override key 'rtllistdir' = target/globalclk/aceroot/results/DC/gclk_pccdu/collateral/rtl
Debug: Override key 'rdtsynsummaryfile' = target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports/gclk_pccdu.syn_final.ipds.summary
Debug: Override key 'syninputsdir' = tools/syn/gclk_pccdu/inputs
Debug: Override key 'synscriptsexc' = syn_setup additional_upf_setup
Debug: Override key 'lecdir' = target/globalclk/aceroot/results/DC/gclk_pccdu/fev
Debug: Override key 'lecundrptfile' = target/globalclk/aceroot/results/DC/gclk_pccdu/fev/reports/gclk_pccdu.undriven.golden.rpt.gz
Debug: Override key 'lecrptfile' = target/globalclk/aceroot/results/DC/gclk_pccdu/fev/reports/gclk_pccdu.summary.rpt.gz
Debug: Override key 'synrtllistfile' = rtl_list.tcl
Debug: Override key 'rtltbdir' = verif/testbench
Debug: Override key 'rtltifilename' = gclk_pccdu_tb_top.sv
Debug: Override key 'acevcslogfile' = elab_pccdu.log
Debug: Override key 'cdcdir' = regression/globalclk/pccdu/level0_qcdc.list/gclk_pccdu/
Debug: Override key 'cdctopfile' = cdc_hier_ctrl_gclk_pccdu.v
Debug: System 1 verilog directories=verif
-I- wvrin_parse_svtb.pl: Info: Starting point for 'verif' after search path=./verif
-I- wvrin_parse_svtb.pl: Info: Starting point for 'verif' after search path=./verif
-I- wvrin_parse_svtb.pl: ################################ Rule: 20.196.a ################################
------------------------------------------------------------------------------------------------
#      Category: SV TB                                              #
#          Name: 20.196.a                                           #
#          Rule: Coverage coded                                     #
#       Rule ID: 345                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,GFX/IMG,SIP to Inway,Super HIP                 #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: TBD

------------------------------------------------------------------------------------------------
-I- wvrin_parse_svtb.pl: ################################ END OF Rule: 20.196.a ################################-I- wvrin_parse_svtb.pl: 

-I- wvrin_parse_svtb.pl: ################################ Rule: 20.221.a ################################
------------------------------------------------------------------------------------------------
#      Category: SV TB                                              #
#          Name: 20.221.a                                           #
#          Rule: Test island and re-usable verification collateral must not contain # delays #
#       Rule ID: 124                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,Super HIP                                      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: The test island file name must be called [ip]_ti.sv and be located under verif/tb
                 Verify the test island file has delay info
                 
                 Override key for RTL test bench directory = rtltbdir
                 Override key for RTL test island file name = rtltifilename

------------------------------------------------------------------------------------------------
-I- wvrin_parse_svtb.pl: Info: Checks for the presence of "#" delay in Test Island file(rtltifilename) under rtltbdir that is static and cannot be ported to a SoC environment(not re-usable).
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Define test island
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: Debug: theDir=verif/testbench
-V- wvrin_parse_svtb.pl: Debug: theExt=gclk_pccdu_tb_top.sv
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Find test island files
-V- wvrin_parse_svtb.pl: --------------------------------------
-I- wvrin_parse_svtb.pl: Info: Starting point for 'verif/testbench' after search path=./verif/testbench
-I- wvrin_parse_svtb.pl: Debug: Count = 1 is greater than or equal to min of 1 - PASS
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Check Test island files for delay info
-V- wvrin_parse_svtb.pl: --------------------------------------
-I- wvrin_parse_svtb.pl: Debug: File ./verif/testbench/gclk_pccdu_tb_top.sv has no matches - PASS
-I- wvrin_parse_svtb.pl: Debug: Match found 0 out of 28 line and return=0 - PASS
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Verification code
-V- wvrin_parse_svtb.pl: --------------------------------------
-I- wvrin_parse_svtb.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_svtb.pl: ################################ END OF Rule: 20.221.a ################################
-I- wvrin_parse_svtb.pl: 

-I- wvrin_parse_svtb.pl: ################################ Rule: 20.267.a ################################
------------------------------------------------------------------------------------------------
#      Category: SV TB                                              #
#          Name: 20.267.a                                           #
#          Rule: All the error waivers and disable calls are in one place #
#       Rule ID: 119                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,GFX/IMG,Super HIP                              #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Not Applicable

------------------------------------------------------------------------------------------------
-I- wvrin_parse_svtb.pl: ################################ END OF Rule: 20.267.a ################################-I- wvrin_parse_svtb.pl: 

-I- wvrin_parse_svtb.pl: ################################ Rule: 20.227.a ################################
------------------------------------------------------------------------------------------------
#      Category: SV TB                                              #
#          Name: 20.227.a                                           #
#          Rule: Test island does not have hard coded paths         #
#       Rule ID: 112                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,Super HIP                                      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: The test island file name must be called [ip]_ti.sv and be located under verif/tb
                 Look in test island file and test island include files
                   No hard coded paths (^/nfs/ or ^/p/)
                 
                 Override key for RTL test bench directory = rtltbdir
                 Override key for RTL test island file name = rtltifilename

------------------------------------------------------------------------------------------------
-I- wvrin_parse_svtb.pl: Info: Checking for presence of IP test-island file name(rtltifilename) under rtltbdir and ensure there is no hardcoded path(/nfs or /p) for the test island include files
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Define test island
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: Debug: theDir=verif/testbench
-V- wvrin_parse_svtb.pl: Debug: theExt=gclk_pccdu_tb_top.sv
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Find test island files
-V- wvrin_parse_svtb.pl: --------------------------------------
-I- wvrin_parse_svtb.pl: Info: Starting point for 'verif/testbench' after search path=./verif/testbench
-I- wvrin_parse_svtb.pl: Debug: Count = 1 is greater than or equal to min of 1 - PASS
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Find include files
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Look for hard coded paths
-V- wvrin_parse_svtb.pl: --------------------------------------
Debug: Nothing was extracted from 1 files
-I- wvrin_parse_svtb.pl: Debug: List of extracted item:
-I- wvrin_parse_svtb.pl: Debug: No items extracted
Debug: Found 0 items in list
-I- wvrin_parse_svtb.pl: Debug: List was empty - PASS
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Verification code
-V- wvrin_parse_svtb.pl: --------------------------------------
-I- wvrin_parse_svtb.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_svtb.pl: ################################ END OF Rule: 20.227.a ################################
-I- wvrin_parse_svtb.pl: 

-I- wvrin_parse_svtb.pl: ################################ Rule: 20.211.b ################################
------------------------------------------------------------------------------------------------
#      Category: SV TB                                              #
#          Name: 20.211.b                                           #
#          Rule: Must provide Power Stress test(s)                  #
#       Rule ID: 413                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,Super HIP                                      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1.Key provided is directory or a report file
                 2.Check if directory or file exists
                 
                 Override key for SV TB power stress / report file = svtbpowerstress

------------------------------------------------------------------------------------------------
-I- wvrin_parse_svtb.pl: Info: Checking the key(svtbpowerstress) provided is a pointer to a directory or file for integration power stress tests
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Located SV TB Power stress path
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: Debug: Key svtbpowerstress was empty. Please provide a value for this using preZirconQA. 
-E- wvrin_parse_svtb.pl: Error: Key svtbpowerstress was empty. Please provide a value for this using preZirconQA
-V- wvrin_parse_svtb.pl: Debug: Power stress Path/File= 
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Check the power stress path is a file or directory
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: Debug: Power stressPath is a file and does not exist - FAIL
-E- wvrin_parse_svtb.pl: Error: Key svtbpowerstress is a file() and does not exist
-I- wvrin_parse_svtb.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_svtb.pl: ################################ END OF Rule: 20.211.b ################################
-I- wvrin_parse_svtb.pl: 

-I- wvrin_parse_svtb.pl: ################################ Rule: 20.213.a ################################
------------------------------------------------------------------------------------------------
#      Category: SV TB                                              #
#          Name: 20.213.a                                           #
#          Rule: Must provide Test list with integration tests for use in PERFORMANCE analysis  #
#       Rule ID: 351                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,GFX/IMG,SIP to Inway,SubSystem                 #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: TBD

------------------------------------------------------------------------------------------------
-I- wvrin_parse_svtb.pl: ################################ END OF Rule: 20.213.a ################################-I- wvrin_parse_svtb.pl: 

-I- wvrin_parse_svtb.pl: ################################ Rule: 20.232.a ################################
------------------------------------------------------------------------------------------------
#      Category: SV TB                                              #
#          Name: 20.232.a                                           #
#          Rule: VIP scoreboards, assertions must be delivered and documented #
#       Rule ID: 67                                                 #
#     Rule Type: Manual                                             #
# Applicability: SIP,GFX/IMG,SIP to Inway,Super HIP                 #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Define min of 10 unique, found critical signals in an external file (scripts/critical_sig.dat)
                   File format:
                   ; comment
                   <filename>, <interface>, <signal>
                   Note: The file name relative to $IP_ROOT
                 Each critical signal must have an assert

------------------------------------------------------------------------------------------------
-I- wvrin_parse_svtb.pl: ################################ END OF Rule: 20.232.a ################################-I- wvrin_parse_svtb.pl: 

-I- wvrin_parse_svtb.pl: ################################ Rule: 20.214.d ################################
------------------------------------------------------------------------------------------------
#      Category: SV TB                                              #
#          Name: 20.214.d                                           #
#          Rule: Must provide Stand alone Pre-Si Software (PSS) tests #
#       Rule ID: 459                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,GFX/IMG,Super HIP                              #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_svtb.pl: ################################ END OF Rule: 20.214.d ################################-I- wvrin_parse_svtb.pl: 

-I- wvrin_parse_svtb.pl: ################################ Rule: 20.199.a ################################
------------------------------------------------------------------------------------------------
#      Category: SV TB                                              #
#          Name: 20.199.a                                           #
#          Rule: Delivered verification collateral conforms to guidelines in Test Island Compliance Checklist #
#       Rule ID: 348                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,SIP to Inway,Super HIP                         #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: TBD

------------------------------------------------------------------------------------------------
-I- wvrin_parse_svtb.pl: ################################ END OF Rule: 20.199.a ################################-I- wvrin_parse_svtb.pl: 

-I- wvrin_parse_svtb.pl: ################################ Rule: 20.211.a ################################
------------------------------------------------------------------------------------------------
#      Category: SV TB                                              #
#          Name: 20.211.a                                           #
#          Rule: Must provide Test list with integration power stress tests for POWER metrics #
#       Rule ID: 349                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,SIP to Inway,SubSystem                         #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: TBD

------------------------------------------------------------------------------------------------
-I- wvrin_parse_svtb.pl: ################################ END OF Rule: 20.211.a ################################-I- wvrin_parse_svtb.pl: 

-I- wvrin_parse_svtb.pl: ################################ Rule: 20.196.b ################################
------------------------------------------------------------------------------------------------
#      Category: SV TB                                              #
#          Name: 20.196.b                                           #
#          Rule: Coverage coded - pointer provided                  #
#       Rule ID: 412                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,GFX/IMG,Super HIP                              #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Key provided is directory or a report file
                 2. Check if directory or file exists
                 
                 Override key for SV TB coverage code / report file = svtbcoveragepath

------------------------------------------------------------------------------------------------
-I- wvrin_parse_svtb.pl: Info: Checking the key(svtbcoveragepath) provided is a pointer to a directory or file for coverage reference.
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Located SV TB Coverage path
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: Debug: CoveragePath= verif/tb/coverage
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Check the coverage path is a file  or directory
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: Debug: CoveragePath is a file and does not exist - FAIL
-E- wvrin_parse_svtb.pl: Error: CoveragePath is a file(verif/tb/coverage) and does not exist
-I- wvrin_parse_svtb.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_svtb.pl: ################################ END OF Rule: 20.196.b ################################
-I- wvrin_parse_svtb.pl: 

-I- wvrin_parse_svtb.pl: ################################ Rule: 20.215.b ################################
------------------------------------------------------------------------------------------------
#      Category: SV TB                                              #
#          Name: 20.215.b                                           #
#          Rule: Must provide IP level tests passing                #
#       Rule ID: 402                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,Super HIP                                      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1.Key provided is directory or a report file
                 2.Check if directory or file exists
                 
                 Override key for a file or directory for IP-level test(s) passing= svtbipleveltestreport

------------------------------------------------------------------------------------------------
-I- wvrin_parse_svtb.pl: Info: Checking the key(svtbipleveltestreport) provided is a pointer to a directory or report file for reference for IP-level testing
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Define Directory or report file for reference for IP level tests passing
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: Debug: Directory or report file for reference for IP level tests passing key: None
-V- wvrin_parse_svtb.pl: Debug: Key svtbipleveltestreport was empty. Please provide a value for this using preZirconQA. 
-E- wvrin_parse_svtb.pl: Error: Key svtbipleveltestreport was empty. Please provide a value for this using preZirconQA
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Check the Directory or report file for reference for IP level tests passing
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: Debug: File for reference for IP level tests passing does not exist - FAIL
-E- wvrin_parse_svtb.pl: Error: Key svtbipleveltestreport is a file(None) and does not exist
-I- wvrin_parse_svtb.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_svtb.pl: ################################ END OF Rule: 20.215.b ################################
-I- wvrin_parse_svtb.pl: 

-I- wvrin_parse_svtb.pl: ################################ Rule: 20.228.a ################################
------------------------------------------------------------------------------------------------
#      Category: SV TB                                              #
#          Name: 20.228.a                                           #
#          Rule: Test island does not use hard code hierarchical refs #
#       Rule ID: 60                                                 #
#     Rule Type: Automatic                                          #
# Applicability: SIP,Super HIP                                      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: The test island file name must be called [ip]_ti.sv and be located under verif/tb
                 Locate the test island ports
                 Identify all assign, always_comb, $fdisplay and :if statements
                 Identify at all hierarchical values (with dot as hierarchy delimiter)
                 These are OK if first level in hierarchy:
                    Starts with a back tic
                    Has been instantiated
                    Is a TI port
                    Is a 'begin' name within that module
                 
                 Override key for RTL test bench directory = rtltbdir
                 Override key for RTL test island file name = rtltifilename
                 Override key for ignore assignments = rtlignoreassignexpr
                 Override key for TB instance name = rtltbinstname

------------------------------------------------------------------------------------------------
-I- wvrin_parse_svtb.pl: Info: Checking for presence of IP test-island file name(rtltifilename) under rtltbdir and ensure there is no hardcoded hierarchical references(Use of Verilog macros is encouraged)
-I- wvrin_parse_svtb.pl: Requirement: Identify all assign, always_comb and :if statements
-I- wvrin_parse_svtb.pl: Requirement: Identify at all hierarchical values (with dot as hierarchy delimiter)
-I- wvrin_parse_svtb.pl: Requirement: These are OK if first level in hierarchy:
 Starts with a back tic
 Has been instantiated
 Is a TI port
 Is a 'begin' name within that module
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Define test island
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: Debug: theDir=verif/testbench
-V- wvrin_parse_svtb.pl: Debug: theExt=gclk_pccdu_tb_top.sv
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Find test island files
-V- wvrin_parse_svtb.pl: --------------------------------------
-I- wvrin_parse_svtb.pl: Info: Starting point for 'verif/testbench' after search path=./verif/testbench
-I- wvrin_parse_svtb.pl: Debug: Count = 1 is greater than or equal to min of 1 - PASS
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Define TB instance name
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: Debug: TB instance name = pccdu_tb
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Find include files
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Get test island module ports
-V- wvrin_parse_svtb.pl: --------------------------------------
Debug: Module def = 
-V- wvrin_parse_svtb.pl: Debug: Ports=
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Look for hard coded hier refs
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: Debug: Exclude list=
Debug: Looking for instances in file ./verif/testbench/gclk_pccdu_tb_top.sv
Debug: Found instance 'gclk_pccdu_tb_top'
Debug: Found instance 'dut'
Debug: There were 2 instances found in file './verif/testbench/gclk_pccdu_tb_top.sv'
Debug: Looking for bad hierarchical arguments in file ./verif/testbench/gclk_pccdu_tb_top.sv
Debug: There were 0 total hierarchical arguments found in file './verif/testbench/gclk_pccdu_tb_top.sv'
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Verification code
-V- wvrin_parse_svtb.pl: --------------------------------------
-I- wvrin_parse_svtb.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_svtb.pl: ################################ END OF Rule: 20.228.a ################################
-I- wvrin_parse_svtb.pl: 

-I- wvrin_parse_svtb.pl: ################################ Rule: 20.217.a ################################
------------------------------------------------------------------------------------------------
#      Category: SV TB                                              #
#          Name: 20.217.a                                           #
#          Rule: RAL adaptor sequences exist                        #
#       Rule ID: 70                                                 #
#     Rule Type: Automatic                                          #
# Applicability: SIP,Super HIP                                      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Look through all the verilog files under TB
                 Extract the class defined by ral.set_frontdoor_seq_types*(.*)
                 Find the file that defines that class
                 Make sure the class is valid (extends to ^sla_sequence* or ^ovm_sequence*)
                 Override key for RTL verification directory = rtlverifdir

------------------------------------------------------------------------------------------------
-I- wvrin_parse_svtb.pl: Info: Checking the instantiation of RAL adaptor, per Saola guidelines
-I- wvrin_parse_svtb.pl: Info: Checking for presence of re-usable RAL adaptor sequences for various protocol interfaces like IOSF Primary, Sideband etc
-I- wvrin_parse_svtb.pl: Requirement: Search all the verilog files under rtlverifdir and extract the class defined by ral.<set_frontdoor_seq_types>
-I- wvrin_parse_svtb.pl: Requirement: Make sure the class is valid (extends to ^sla_sequence* or ^ovm_sequence*)
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Verilog file info
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: Debug: Starting search directory = verif
-V- wvrin_parse_svtb.pl: Debug: There are 4 system verilog files found
-V- wvrin_parse_svtb.pl: Debug: Files: ./verif/testbench/gclk_clkreqaggr_tb_top.sv ./verif/testbench/gclk_pccdu_tb_top.sv ./verif/testbench/gclk_psyncdist_tb_top.sv ./verif/testbench/gclk_refclkdist_tb_top.sv
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Extract Frontdoor sequence classes
-V- wvrin_parse_svtb.pl: --------------------------------------
Debug: Nothing was extracted from 4 files
-I- wvrin_parse_svtb.pl: Debug: List of extracted item:
-I- wvrin_parse_svtb.pl: Debug: No items extracted
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    There must be at least 1 frontdoor file
-V- wvrin_parse_svtb.pl: --------------------------------------
-I- wvrin_parse_svtb.pl: Debug: Count = 0 is less than min of 1 - FAIL
-E- wvrin_parse_svtb.pl: Error: Frontdoor file not found under verif
-V- wvrin_parse_svtb.pl: Debug: Class File(s) 
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Locate files with extracted classes
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: Debug: Acceptable class extentions=^ovm_sequence ^sla_sequence ^sla_ral_sequence_base ^sla_tap_sequence_base ^sla_stf_sequence_base
-I- wvrin_parse_svtb.pl: Debug: The base class was not found - FAIL
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Verification code
-V- wvrin_parse_svtb.pl: --------------------------------------
-I- wvrin_parse_svtb.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_svtb.pl: ################################ END OF Rule: 20.217.a ################################
-I- wvrin_parse_svtb.pl: 

-I- wvrin_parse_svtb.pl: ################################ Rule: 20.214.a ################################
------------------------------------------------------------------------------------------------
#      Category: SV TB                                              #
#          Name: 20.214.a                                           #
#          Rule: IP-level test coded                                #
#       Rule ID: 352                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,GFX/IMG,SIP to Inway,SubSystem,Super HIP       #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Not Applicable

------------------------------------------------------------------------------------------------
-I- wvrin_parse_svtb.pl: ################################ END OF Rule: 20.214.a ################################-I- wvrin_parse_svtb.pl: 

-I- wvrin_parse_svtb.pl: ################################ Rule: 20.198.a ################################
------------------------------------------------------------------------------------------------
#      Category: SV TB                                              #
#          Name: 20.198.a                                           #
#          Rule: Delivered verification collateral conforms to guidelines in Saola Compliance Checklist #
#       Rule ID: 347                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,SIP to Inway,Super HIP                         #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: TBD

------------------------------------------------------------------------------------------------
-I- wvrin_parse_svtb.pl: ################################ END OF Rule: 20.198.a ################################-I- wvrin_parse_svtb.pl: 

-I- wvrin_parse_svtb.pl: ################################ Rule: 20.212.a ################################
------------------------------------------------------------------------------------------------
#      Category: SV TB                                              #
#          Name: 20.212.a                                           #
#          Rule: Must provide Test list with integration tests for USE CASE testing delivered #
#       Rule ID: 350                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,GFX/IMG,SIP to Inway,SubSystem                 #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: TBD

------------------------------------------------------------------------------------------------
-I- wvrin_parse_svtb.pl: ################################ END OF Rule: 20.212.a ################################-I- wvrin_parse_svtb.pl: 

-I- wvrin_parse_svtb.pl: ################################ Rule: 20.197.a ################################
------------------------------------------------------------------------------------------------
#      Category: SV TB                                              #
#          Name: 20.197.a                                           #
#          Rule: Must deliver verification collateral conforms to guidelines in OVM VIP Conformance Checklist #
#       Rule ID: 346                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,SIP to Inway,Super HIP                         #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: TBD

------------------------------------------------------------------------------------------------
-I- wvrin_parse_svtb.pl: ################################ END OF Rule: 20.197.a ################################-I- wvrin_parse_svtb.pl: 

-I- wvrin_parse_svtb.pl: ################################ Rule: 20.267.b ################################
------------------------------------------------------------------------------------------------
#      Category: SV TB                                              #
#          Name: 20.267.b                                           #
#          Rule: Directory or single file for error waivers and disable calls #
#       Rule ID: 404                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,GFX/IMG,Super HIP                              #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1.Key provided is directory or a report file
                 2.Check if directory or file exists
                 
                 Override key for a directory or single file for error waivers and disable calls = svtbwaiversanddisable

------------------------------------------------------------------------------------------------
-I- wvrin_parse_svtb.pl: Info: Checking the key(svtbwaiversanddisable) provided is a pointer to a directory or file for error waivers and disable calls
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Define directory/file for error waivers and disable calls
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: Debug:Directory/file for error waivers and disable call key: None
-V- wvrin_parse_svtb.pl: Debug: Key svtbwaiversanddisable was empty. Please provide a value for this using preZirconQA. 
-E- wvrin_parse_svtb.pl: Error: Key svtbstandalone was empty. Please provide a value for this using preZirconQA
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Check the error waviers and disable calls is a directory
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: Debug:File for error waviers and disable calls does not exist - FAIL
-E- wvrin_parse_svtb.pl: Error: Key svtbwaiversanddisable is a file(None) and does not exist
-I- wvrin_parse_svtb.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_svtb.pl: ################################ END OF Rule: 20.267.b ################################
-I- wvrin_parse_svtb.pl: 

-I- wvrin_parse_svtb.pl: ################################ Rule: 20.213.b ################################
------------------------------------------------------------------------------------------------
#      Category: SV TB                                              #
#          Name: 20.213.b                                           #
#          Rule: Must provide Performance test(s)                   #
#       Rule ID: 415                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,GFX/IMG,Super HIP                              #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Key provided is directory or a report file
                 2  Check if directory or file exists
                 3. KEY: svtbperformance
                    a.Default: none
                 Override key for SV TB performance analysis path / report file / .svh file = svtbperformance

------------------------------------------------------------------------------------------------
-I- wvrin_parse_svtb.pl: Info: Checking the key(svtbperformance) provided is a pointer to a directory or file for integration tests for use in performance analysis for reference
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Located SV TB Performance Analysis path
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: Debug: Key svtbperformance was empty. Please provide a value for this using preZirconQA. 
-V- wvrin_parse_svtb.pl: Debug: Performance Analysis Path/File= 
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Check the Performance Analysis path is a file or directory
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: Debug: Performance AnalysisPath is a file and does not exist - FAIL
-E- wvrin_parse_svtb.pl: Error: Key svtbperformance is a file() and does not exist
-I- wvrin_parse_svtb.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_svtb.pl: ################################ END OF Rule: 20.213.b ################################
-I- wvrin_parse_svtb.pl: 

-I- wvrin_parse_svtb.pl: ################################ Rule: 20.214.c ################################
------------------------------------------------------------------------------------------------
#      Category: SV TB                                              #
#          Name: 20.214.c                                           #
#          Rule: Pre-Si Software (PSS)  features mst be coded and tests passing #
#       Rule ID: 458                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,GFX/IMG,Super HIP                              #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_svtb.pl: ################################ END OF Rule: 20.214.c ################################-I- wvrin_parse_svtb.pl: 

-I- wvrin_parse_svtb.pl: ################################ Rule: 20.215.a ################################
------------------------------------------------------------------------------------------------
#      Category: SV TB                                              #
#          Name: 20.215.a                                           #
#          Rule: IP-level tests passing                             #
#       Rule ID: 353                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,SIP to Inway,SubSystem,Super HIP               #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Not Applicable

------------------------------------------------------------------------------------------------
-I- wvrin_parse_svtb.pl: ################################ END OF Rule: 20.215.a ################################-I- wvrin_parse_svtb.pl: 

-I- wvrin_parse_svtb.pl: ################################ Rule: 20.226.b ################################
------------------------------------------------------------------------------------------------
#      Category: SV TB                                              #
#          Name: 20.226.b                                           #
#          Rule: Directory or file for reference of stand alone integration test #
#       Rule ID: 403                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,GFX/IMG,Super HIP                              #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1.Key provided is directory or a report file
                 2.Check if directory or file exists
                 
                 Override key for a file or directory for reference of stand alone integration test = svtbstandalone

------------------------------------------------------------------------------------------------
-I- wvrin_parse_svtb.pl: Info: Checking the key(svtbstandalone) provided is a pointer to a directory or file for stand alone integration test
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Define Directory or file for reference of stand alone integration test 
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: Debug: Directory or file for reference of stand alone integration test  key: None
-V- wvrin_parse_svtb.pl: Debug: Key svtbstandalone was empty. Please provide a value for this using preZirconQA. 
-E- wvrin_parse_svtb.pl: Error: Key svtbstandalone was empty. Please provide a value for this using preZirconQA
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Check the Directory or file for reference of stand alone integration test
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: Debug: File for reference of stand alone integration test does not exist - FAIL
-E- wvrin_parse_svtb.pl: Error: Key svtbstandalone is a file(None) and does not exist
-I- wvrin_parse_svtb.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_svtb.pl: ################################ END OF Rule: 20.226.b ################################
-I- wvrin_parse_svtb.pl: 

-I- wvrin_parse_svtb.pl: ################################ Rule: 20.343.a ################################
------------------------------------------------------------------------------------------------
#      Category: SV TB                                              #
#          Name: 20.343.a                                           #
#          Rule: 1) IP must run Saola Generic attribute RAL sequence for Functional Register testing.  2) IP must run Saola Generic attribute RAL sequence for Register Security (SAI) testing. #
#       Rule ID: 499                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,Super HIP                                      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_svtb.pl: ################################ END OF Rule: 20.343.a ################################-I- wvrin_parse_svtb.pl: 

-I- wvrin_parse_svtb.pl: ################################ Rule: 20.226.a ################################
------------------------------------------------------------------------------------------------
#      Category: SV TB                                              #
#          Name: 20.226.a                                           #
#          Rule: Stand alone integration test (data flow, connectivity) #
#       Rule ID: 354                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,GFX/IMG,SIP to Inway,SubSystem,Super HIP       #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Not Applicable

------------------------------------------------------------------------------------------------
-I- wvrin_parse_svtb.pl: ################################ END OF Rule: 20.226.a ################################-I- wvrin_parse_svtb.pl: 

-I- wvrin_parse_svtb.pl: ################################ Rule: 20.214.b ################################
------------------------------------------------------------------------------------------------
#      Category: SV TB                                              #
#          Name: 20.214.b                                           #
#          Rule: Must provide IP Level test(s)                      #
#       Rule ID: 401                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,GFX/IMG,Super HIP                              #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1.Key provided is directory or a report file
                 2.Check if directory or file exists
                 3.KEY: svtbiplevel
                     a.Default: none
                 Override key for a test list file or directory for IP-level test(s) = svtbiplevel

------------------------------------------------------------------------------------------------
-I- wvrin_parse_svtb.pl: Info: Checking the key(svtbiplevel) provided is a pointer to a directory or file for reference for IP-level testing
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Define Test list directory/file
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: Debug: Test list file of directory key: None
-V- wvrin_parse_svtb.pl: Debug: Key svtbiplevel was empty. Please provide a value for this using preZirconQA. 
-E- wvrin_parse_svtb.pl: Error: Key svtbiplevel was empty. Please provide a value for this using preZirconQA
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Check the test list is a file or directory
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: Debug: Test list is a file and does not exist - FAIL
-E- wvrin_parse_svtb.pl: Error: Key svtbiplevel is a file(None) and does not exist
-I- wvrin_parse_svtb.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_svtb.pl: ################################ END OF Rule: 20.214.b ################################
-I- wvrin_parse_svtb.pl: 

-I- wvrin_parse_svtb.pl: ################################ Rule: 20.231.a ################################
------------------------------------------------------------------------------------------------
#      Category: SV TB                                              #
#          Name: 20.231.a                                           #
#          Rule: End-to-end scoreboard that is independent of the other VC components must exist #
#       Rule ID: 75                                                 #
#     Rule Type: Automatic                                          #
# Applicability: SIP,GFX/IMG,SIP to Inway,Super HIP                 #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Starting from verif/tb, locate all files with .sv or .svh
                 Verify '(ovm|uvm)_scoreboard' or 'ovm_component' exists in a file
                 If the scoreboard/component does not exist, then
                 Verify CheckerData/*/*/scripts is define in UDF
                 -and-
                 Verify CheckerData/*/*/scripts/-error_if_not_found not 0
                 Override key for OVM test bench directory = ovmtbdir
                 Override key for ACE directory = acedir
                 Override key for ACE UDF file = aceudffiles

------------------------------------------------------------------------------------------------
-I- wvrin_parse_svtb.pl: Info: Checking for presence of End-to-End ScoreBoarding under ovmtbdir
-I- wvrin_parse_svtb.pl: Requirement: '(ovm|uvm)_scoreboard' exists in a file(.sv or .svh)
-I- wvrin_parse_svtb.pl: Requirement: If the scoreboard does not exist, then
Verify CheckerData/*/*/scripts is define in UDF
 -and-
 Verify CheckerData/*/*/scripts/-error_if_not_found not 0
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Locate verilog under testbench
-V- wvrin_parse_svtb.pl: --------------------------------------
-I- wvrin_parse_svtb.pl: Info: Starting point for 'verif/tb' after search path=
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Locate the scoreboard
-V- wvrin_parse_svtb.pl: --------------------------------------
-I- wvrin_parse_svtb.pl: Debug: There were no files to search - FAIL
-I- wvrin_parse_svtb.pl: Debug: Match found 0 out of 0 line and return=1 - FAIL
-I- wvrin_parse_svtb.pl: Warning: '(ovm|uvm)_scoreboard' does not exist inside the file
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Locate the UDF files
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: Debug: theDir1=cfg
-I- wvrin_parse_svtb.pl: Info: Starting point for 'cfg' after search path=./cfg
-V- wvrin_parse_svtb.pl: Debug: ACE UDF files = ./cfg/globalclk.udf ./cfg/globalclk_hdl.udf ./cfg/globalclk_local_ivars.udf
-V- wvrin_parse_svtb.pl: Debug: Expected UDF files = ^globalclk_hdl\.udf$ ^globalclk_local_ivars\.udf$ ^globalclk\.udf$
-V- wvrin_parse_svtb.pl: Debug: Expected item count = 3
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Eval the UDF files
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: Adding /p/hdk/rtl/proj_tools/ace/2.01.09/lib to INC list
-V- wvrin_parse_svtb.pl: Adding cfg to INC list
-V- wvrin_parse_svtb.pl: Adding cfg/ace to INC list
-V- wvrin_parse_svtb.pl: Adding cfg/stages to INC list
-V- wvrin_parse_svtb.pl: Evaluating files ./cfg/globalclk.udf ./cfg/globalclk_hdl.udf ./cfg/globalclk_local_ivars.udf
Evaluating file ./cfg/globalclk.udf
The eval returned ''
Evaluating file ./cfg/globalclk_hdl.udf
The eval returned ''
Evaluating file ./cfg/globalclk_local_ivars.udf
The eval returned ''
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Verify CheckerData scripts are in UDF
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts -> ./cfg/globalclk.udf
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk.udf -> Includes
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts -> ./cfg/globalclk_hdl.udf
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf -> HDLSpec
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec -> globalclk
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk -> import
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> CTECH_EXP_v_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/CTECH_EXP_v_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> CTECH_v_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/CTECH_v_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_clkdist_clkmux_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_clkdist_clkmux_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_clkdist_clkmux_rtl_lib -> -sub_libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_clkdist_mux_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_clkdist_mux_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_clkdist_mux_rtl_lib -> -sub_libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_clkdist_repeater_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_clkdist_repeater_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_clkreqaggr_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_clkreqaggr_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_clkreqaggr_rtl_lib -> -sub_libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_clkreqaggr_tb_lib
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_clkreqaggr_tb_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_clkreqaggr_tb_lib -> -tag
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_clkreqaggr_tb_lib -> -tools
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_clkreqaggr_tb_lib -> -vlog_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_divsync_gen_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_divsync_gen_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_globalclk_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_globalclk_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_globalclk_rtl_lib -> -sub_libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_mesh_clkdist_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_mesh_clkdist_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_pccdu_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_pccdu_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_pccdu_rtl_lib -> -sub_libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_pccdu_tb_lib
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_pccdu_tb_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_pccdu_tb_lib -> -tag
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_pccdu_tb_lib -> -tools
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_pccdu_tb_lib -> -vlog_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_pclkdist_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_pclkdist_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_psocclkdist_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_psocclkdist_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_psocsyncdist_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_psocsyncdist_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_psyncdist_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_psyncdist_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_psyncdist_tb_lib
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_psyncdist_tb_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_psyncdist_tb_lib -> -tag
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_psyncdist_tb_lib -> -tools
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_psyncdist_tb_lib -> -vlog_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_rcb_lcb_ph1_collage_lib
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_rcb_lcb_ph1_collage_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_rcb_lcb_ph1_collage_lib -> -tools
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_rcb_lcb_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_rcb_lcb_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_rcb_lcb_rtl_lib -> -sub_libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_rcb_ph1_collage_lib
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_rcb_ph1_collage_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_rcb_ph1_collage_lib -> -tools
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_refclkdist_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_refclkdist_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_refclkdist_rtl_lib -> -sub_libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_refclkdist_tb_lib
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_refclkdist_tb_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_refclkdist_tb_lib -> -tag
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_refclkdist_tb_lib -> -tools
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_refclkdist_tb_lib -> -vlog_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk -> models
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models -> clkdist_clkmux
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> emu_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> enable_congruency_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> enable_partcomp_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> enable_xprop_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> export
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux/export -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> flg_lintra_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> lintra_flg_cfg_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> lintra_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> lintra_waiver_dirs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> lintra_waiver_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> pli_libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> power_intent
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux/power_intent -> enable_pwr_intent
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux/power_intent -> power_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux/power_intent -> pwr_elab_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux/power_intent -> pwr_setenv
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux/power_intent -> pwr_setvars
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux/power_intent -> top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux/power_intent -> upf_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> sglp_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> top_language
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models -> clkdist_mux
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> emu_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> enable_congruency_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> enable_partcomp_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> enable_xprop_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> export
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux/export -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> flg_lintra_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> lintra_flg_cfg_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> lintra_ol_test_list
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> lintra_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> lintra_waiver_dirs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> lintra_waiver_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> pli_libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> power_intent
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux/power_intent -> enable_pwr_intent
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux/power_intent -> power_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux/power_intent -> pwr_elab_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux/power_intent -> pwr_setenv
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux/power_intent -> pwr_setvars
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux/power_intent -> top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux/power_intent -> upf_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> sglp_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> top_language
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models -> clkdist_repeater
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> emu_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> enable_congruency_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> enable_partcomp_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> enable_xprop_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> export
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater/export -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> flg_lintra_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> lintra_flg_cfg_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> lintra_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> lintra_waiver_dirs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> lintra_waiver_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> pli_libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> power_intent
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater/power_intent -> enable_pwr_intent
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater/power_intent -> power_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater/power_intent -> pwr_elab_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater/power_intent -> pwr_setenv
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater/power_intent -> pwr_setvars
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater/power_intent -> top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater/power_intent -> upf_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> sglp_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> top_language
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models -> clkreqaggr
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> elab_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> emu_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> enable_congruency_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> enable_partcomp_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> enable_xprop_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> export
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr/export -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> flg_lintra_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> lintra_exclude
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> lintra_flg_cfg_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> lintra_ol_test_list
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> lintra_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> lintra_waiver_dirs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> lintra_waiver_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> pli_libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> power_intent
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr/power_intent -> enable_pwr_intent
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr/power_intent -> power_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr/power_intent -> pwr_elab_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr/power_intent -> pwr_setenv
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr/power_intent -> pwr_setvars
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr/power_intent -> top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr/power_intent -> upf_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> qcdc_test_list
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> sglp_exclude
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> sglp_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> top_language
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> zin_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models -> divsync_gen
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> emu_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> enable_congruency_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> enable_partcomp_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> enable_xprop_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> export
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen/export -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> febe_cfg_dir
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> flg_lintra_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> lintra_flg_cfg_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> lintra_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> lintra_waiver_dirs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> lintra_waiver_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> pli_libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> power_intent
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen/power_intent -> enable_pwr_intent
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen/power_intent -> power_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen/power_intent -> pwr_elab_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen/power_intent -> pwr_setenv
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen/power_intent -> pwr_setvars
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen/power_intent -> top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen/power_intent -> upf_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> sglp_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> top_language
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models -> globalclk
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/globalclk -> export
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/globalclk/export -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/globalclk -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models -> mesh_clkdist
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> emu_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> enable_congruency_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> enable_partcomp_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> enable_xprop_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> export
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist/export -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> flg_lintra_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> lintra_flg_cfg_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> lintra_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> lintra_waiver_dirs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> lintra_waiver_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> pli_libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> power_intent
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist/power_intent -> enable_pwr_intent
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist/power_intent -> power_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist/power_intent -> pwr_elab_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist/power_intent -> pwr_setenv
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist/power_intent -> pwr_setvars
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist/power_intent -> top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist/power_intent -> upf_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> sglp_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> top_language
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models -> pccdu
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> elab_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> emu_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> enable_congruency_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> enable_partcomp_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> enable_xprop_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> export
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu/export -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> flg_lintra_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> lintra_exclude
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> lintra_flg_cfg_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> lintra_ol_test_list
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> lintra_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> lintra_waiver_dirs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> lintra_waiver_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> pli_libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> power_intent
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu/power_intent -> enable_pwr_intent
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu/power_intent -> power_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu/power_intent -> pwr_elab_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu/power_intent -> pwr_setenv
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu/power_intent -> pwr_setvars
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu/power_intent -> top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu/power_intent -> upf_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> qcdc_test_list
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> sglp_exclude
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> sglp_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> top_language
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> zin_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models -> pclkdist
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> emu_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> enable_congruency_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> enable_partcomp_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> enable_xprop_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> export
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist/export -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> flg_lintra_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> lintra_flg_cfg_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> lintra_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> lintra_waiver_dirs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> lintra_waiver_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> pli_libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> power_intent
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist/power_intent -> enable_pwr_intent
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist/power_intent -> power_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist/power_intent -> pwr_elab_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist/power_intent -> pwr_setenv
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist/power_intent -> pwr_setvars
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist/power_intent -> top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist/power_intent -> upf_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> sglp_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> top_language
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models -> psocclkdist
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> emu_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> enable_congruency_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> enable_partcomp_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> enable_xprop_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> export
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist/export -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> flg_lintra_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> lintra_flg_cfg_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> lintra_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> lintra_waiver_dirs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> lintra_waiver_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> pli_libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> power_intent
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist/power_intent -> enable_pwr_intent
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist/power_intent -> power_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist/power_intent -> pwr_elab_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist/power_intent -> pwr_setenv
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist/power_intent -> pwr_setvars
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist/power_intent -> top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist/power_intent -> upf_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> sglp_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> top_language
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models -> psocsyncdist
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> emu_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> enable_congruency_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> enable_partcomp_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> enable_xprop_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> export
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist/export -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> flg_lintra_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> lintra_exclude
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> lintra_flg_cfg_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> lintra_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> lintra_waiver_dirs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> lintra_waiver_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> pli_libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> power_intent
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist/power_intent -> enable_pwr_intent
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist/power_intent -> power_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist/power_intent -> pwr_elab_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist/power_intent -> pwr_setenv
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist/power_intent -> pwr_setvars
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist/power_intent -> top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist/power_intent -> upf_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> sglp_exclude
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> sglp_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> top_language
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models -> psyncdist
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> elab_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> emu_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> enable_congruency_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> enable_partcomp_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> enable_xprop_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> export
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist/export -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> flg_lintra_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> lintra_exclude
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> lintra_flg_cfg_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> lintra_ol_test_list
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> lintra_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> lintra_waiver_dirs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> lintra_waiver_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> pli_libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> power_intent
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist/power_intent -> enable_pwr_intent
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist/power_intent -> power_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist/power_intent -> pwr_elab_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist/power_intent -> pwr_setenv
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist/power_intent -> pwr_setvars
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist/power_intent -> top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist/power_intent -> upf_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> qcdc_test_list
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> sglp_exclude
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> sglp_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> top_language
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> zin_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models -> rcb_lcb
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> emu_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> enable_congruency_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> enable_partcomp_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> enable_xprop_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> export
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb/export -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> febe_cfg_dir
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> flg_lintra_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> lintra_flg_cfg_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> lintra_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> lintra_waiver_dirs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> lintra_waiver_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> pli_libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> top_language
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models -> refclkdist
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> elab_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> emu_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> enable_congruency_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> enable_partcomp_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> enable_xprop_elab
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> export
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist/export -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> flg_lintra_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> lintra_exclude
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> lintra_flg_cfg_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> lintra_ol_test_list
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> lintra_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> lintra_waiver_dirs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> lintra_waiver_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> pli_libs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> power_intent
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist/power_intent -> enable_pwr_intent
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist/power_intent -> power_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist/power_intent -> pwr_elab_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist/power_intent -> pwr_setenv
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist/power_intent -> pwr_setvars
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist/power_intent -> top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist/power_intent -> upf_files
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> qcdc_test_list
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> sglp_exclude
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> sglp_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> top_language
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> zin_top
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts -> ./cfg/globalclk_local_ivars.udf
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf -> HDLSpec
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/HDLSpec -> -hdl_compiler
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/HDLSpec/-hdl_compiler -> debussy
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/HDLSpec/-hdl_compiler/debussy -> -libDir
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/HDLSpec/-hdl_compiler -> vcs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/HDLSpec/-hdl_compiler/vcs -> -iniContents
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/HDLSpec/-hdl_compiler/vcs -> -libDir
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/HDLSpec -> cdc
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/HDLSpec/cdc -> -libDir
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/HDLSpec/cdc -> -vlogToolArgs
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf -> InterfaceVars
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -allow_hdl_spec_of_elab_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars/-allow_hdl_spec_of_elab_opts -> default
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -elab_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars/-elab_opts -> default
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -enable_cdc_lint
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars/-enable_cdc_lint -> default
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -enable_dump_ctl
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars/-enable_dump_ctl -> default
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -enable_dump_rtl
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars/-enable_dump_rtl -> default
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -enable_hier_dump
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars/-enable_hier_dump -> default
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -enable_sub_libraries
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars/-enable_sub_libraries -> default
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -exit_on_missing_cdclint_home
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars/-exit_on_missing_cdclint_home -> default
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -models_to_compile
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars/-models_to_compile -> default
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars/-models_to_compile -> merging
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -post_process_pattern_file
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars/-post_process_pattern_file -> default
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -static_check_cfg_file
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars/-static_check_cfg_file -> default
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars/-static_check_cfg_file -> merging
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -vlog_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars/-vlog_opts -> default
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars -> globalclk
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars/globalclk -> -model
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars/globalclk/-model -> default
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars/globalclk -> -zin_opts
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars/globalclk/-zin_opts -> default
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars/globalclk -> __PROTOTYPES
-V- wvrin_parse_svtb.pl: Looking for key 'scripts' in Scripts/./cfg/globalclk_local_ivars.udf/InterfaceVars/globalclk/__PROTOTYPES -> import
-E- wvrin_parse_svtb.pl: Error: CheckerData scripts is not defined
-I- wvrin_parse_svtb.pl: Debug: Checker data scripts type '' is not an array - FAIL
-E- wvrin_parse_svtb.pl: Error: CheckerData scripts is empty
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Verify CheckerData scripts error_if_not_found is not 0
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found -> ./cfg/globalclk.udf
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk.udf -> Includes
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found -> ./cfg/globalclk_hdl.udf
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf -> HDLSpec
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec -> globalclk
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk -> import
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> CTECH_EXP_v_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/CTECH_EXP_v_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> CTECH_v_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/CTECH_v_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_clkdist_clkmux_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_clkdist_clkmux_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_clkdist_clkmux_rtl_lib -> -sub_libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_clkdist_mux_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_clkdist_mux_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_clkdist_mux_rtl_lib -> -sub_libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_clkdist_repeater_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_clkdist_repeater_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_clkreqaggr_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_clkreqaggr_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_clkreqaggr_rtl_lib -> -sub_libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_clkreqaggr_tb_lib
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_clkreqaggr_tb_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_clkreqaggr_tb_lib -> -tag
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_clkreqaggr_tb_lib -> -tools
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_clkreqaggr_tb_lib -> -vlog_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_divsync_gen_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_divsync_gen_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_globalclk_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_globalclk_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_globalclk_rtl_lib -> -sub_libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_mesh_clkdist_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_mesh_clkdist_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_pccdu_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_pccdu_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_pccdu_rtl_lib -> -sub_libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_pccdu_tb_lib
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_pccdu_tb_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_pccdu_tb_lib -> -tag
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_pccdu_tb_lib -> -tools
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_pccdu_tb_lib -> -vlog_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_pclkdist_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_pclkdist_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_psocclkdist_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_psocclkdist_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_psocsyncdist_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_psocsyncdist_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_psyncdist_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_psyncdist_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_psyncdist_tb_lib
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_psyncdist_tb_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_psyncdist_tb_lib -> -tag
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_psyncdist_tb_lib -> -tools
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_psyncdist_tb_lib -> -vlog_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_rcb_lcb_ph1_collage_lib
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_rcb_lcb_ph1_collage_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_rcb_lcb_ph1_collage_lib -> -tools
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_rcb_lcb_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_rcb_lcb_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_rcb_lcb_rtl_lib -> -sub_libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_rcb_ph1_collage_lib
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_rcb_ph1_collage_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_rcb_ph1_collage_lib -> -tools
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_refclkdist_rtl_lib
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_refclkdist_rtl_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_refclkdist_rtl_lib -> -sub_libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs -> gclk_refclkdist_tb_lib
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_refclkdist_tb_lib -> -hdl_spec
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_refclkdist_tb_lib -> -tag
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_refclkdist_tb_lib -> -tools
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/libs/gclk_refclkdist_tb_lib -> -vlog_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk -> models
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models -> clkdist_clkmux
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> emu_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> enable_congruency_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> enable_partcomp_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> enable_xprop_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> export
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux/export -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> flg_lintra_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> lintra_flg_cfg_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> lintra_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> lintra_waiver_dirs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> lintra_waiver_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> pli_libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> power_intent
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux/power_intent -> enable_pwr_intent
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux/power_intent -> power_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux/power_intent -> pwr_elab_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux/power_intent -> pwr_setenv
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux/power_intent -> pwr_setvars
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux/power_intent -> top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux/power_intent -> upf_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> sglp_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_clkmux -> top_language
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models -> clkdist_mux
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> emu_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> enable_congruency_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> enable_partcomp_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> enable_xprop_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> export
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux/export -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> flg_lintra_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> lintra_flg_cfg_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> lintra_ol_test_list
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> lintra_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> lintra_waiver_dirs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> lintra_waiver_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> pli_libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> power_intent
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux/power_intent -> enable_pwr_intent
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux/power_intent -> power_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux/power_intent -> pwr_elab_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux/power_intent -> pwr_setenv
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux/power_intent -> pwr_setvars
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux/power_intent -> top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux/power_intent -> upf_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> sglp_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_mux -> top_language
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models -> clkdist_repeater
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> emu_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> enable_congruency_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> enable_partcomp_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> enable_xprop_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> export
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater/export -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> flg_lintra_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> lintra_flg_cfg_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> lintra_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> lintra_waiver_dirs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> lintra_waiver_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> pli_libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> power_intent
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater/power_intent -> enable_pwr_intent
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater/power_intent -> power_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater/power_intent -> pwr_elab_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater/power_intent -> pwr_setenv
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater/power_intent -> pwr_setvars
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater/power_intent -> top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater/power_intent -> upf_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> sglp_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkdist_repeater -> top_language
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models -> clkreqaggr
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> elab_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> emu_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> enable_congruency_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> enable_partcomp_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> enable_xprop_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> export
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr/export -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> flg_lintra_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> lintra_exclude
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> lintra_flg_cfg_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> lintra_ol_test_list
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> lintra_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> lintra_waiver_dirs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> lintra_waiver_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> pli_libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> power_intent
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr/power_intent -> enable_pwr_intent
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr/power_intent -> power_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr/power_intent -> pwr_elab_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr/power_intent -> pwr_setenv
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr/power_intent -> pwr_setvars
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr/power_intent -> top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr/power_intent -> upf_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> qcdc_test_list
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> sglp_exclude
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> sglp_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> top_language
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/clkreqaggr -> zin_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models -> divsync_gen
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> emu_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> enable_congruency_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> enable_partcomp_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> enable_xprop_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> export
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen/export -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> febe_cfg_dir
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> flg_lintra_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> lintra_flg_cfg_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> lintra_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> lintra_waiver_dirs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> lintra_waiver_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> pli_libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> power_intent
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen/power_intent -> enable_pwr_intent
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen/power_intent -> power_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen/power_intent -> pwr_elab_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen/power_intent -> pwr_setenv
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen/power_intent -> pwr_setvars
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen/power_intent -> top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen/power_intent -> upf_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> sglp_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/divsync_gen -> top_language
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models -> globalclk
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/globalclk -> export
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/globalclk/export -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/globalclk -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models -> mesh_clkdist
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> emu_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> enable_congruency_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> enable_partcomp_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> enable_xprop_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> export
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist/export -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> flg_lintra_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> lintra_flg_cfg_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> lintra_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> lintra_waiver_dirs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> lintra_waiver_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> pli_libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> power_intent
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist/power_intent -> enable_pwr_intent
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist/power_intent -> power_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist/power_intent -> pwr_elab_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist/power_intent -> pwr_setenv
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist/power_intent -> pwr_setvars
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist/power_intent -> top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist/power_intent -> upf_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> sglp_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/mesh_clkdist -> top_language
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models -> pccdu
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> elab_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> emu_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> enable_congruency_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> enable_partcomp_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> enable_xprop_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> export
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu/export -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> flg_lintra_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> lintra_exclude
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> lintra_flg_cfg_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> lintra_ol_test_list
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> lintra_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> lintra_waiver_dirs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> lintra_waiver_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> pli_libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> power_intent
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu/power_intent -> enable_pwr_intent
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu/power_intent -> power_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu/power_intent -> pwr_elab_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu/power_intent -> pwr_setenv
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu/power_intent -> pwr_setvars
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu/power_intent -> top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu/power_intent -> upf_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> qcdc_test_list
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> sglp_exclude
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> sglp_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> top_language
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pccdu -> zin_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models -> pclkdist
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> emu_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> enable_congruency_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> enable_partcomp_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> enable_xprop_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> export
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist/export -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> flg_lintra_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> lintra_flg_cfg_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> lintra_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> lintra_waiver_dirs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> lintra_waiver_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> pli_libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> power_intent
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist/power_intent -> enable_pwr_intent
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist/power_intent -> power_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist/power_intent -> pwr_elab_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist/power_intent -> pwr_setenv
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist/power_intent -> pwr_setvars
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist/power_intent -> top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist/power_intent -> upf_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> sglp_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/pclkdist -> top_language
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models -> psocclkdist
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> emu_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> enable_congruency_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> enable_partcomp_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> enable_xprop_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> export
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist/export -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> flg_lintra_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> lintra_flg_cfg_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> lintra_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> lintra_waiver_dirs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> lintra_waiver_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> pli_libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> power_intent
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist/power_intent -> enable_pwr_intent
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist/power_intent -> power_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist/power_intent -> pwr_elab_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist/power_intent -> pwr_setenv
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist/power_intent -> pwr_setvars
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist/power_intent -> top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist/power_intent -> upf_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> sglp_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocclkdist -> top_language
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models -> psocsyncdist
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> emu_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> enable_congruency_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> enable_partcomp_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> enable_xprop_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> export
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist/export -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> flg_lintra_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> lintra_exclude
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> lintra_flg_cfg_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> lintra_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> lintra_waiver_dirs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> lintra_waiver_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> pli_libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> power_intent
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist/power_intent -> enable_pwr_intent
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist/power_intent -> power_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist/power_intent -> pwr_elab_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist/power_intent -> pwr_setenv
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist/power_intent -> pwr_setvars
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist/power_intent -> top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist/power_intent -> upf_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> sglp_exclude
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> sglp_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psocsyncdist -> top_language
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models -> psyncdist
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> elab_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> emu_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> enable_congruency_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> enable_partcomp_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> enable_xprop_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> export
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist/export -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> flg_lintra_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> lintra_exclude
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> lintra_flg_cfg_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> lintra_ol_test_list
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> lintra_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> lintra_waiver_dirs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> lintra_waiver_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> pli_libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> power_intent
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist/power_intent -> enable_pwr_intent
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist/power_intent -> power_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist/power_intent -> pwr_elab_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist/power_intent -> pwr_setenv
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist/power_intent -> pwr_setvars
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist/power_intent -> top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist/power_intent -> upf_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> qcdc_test_list
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> sglp_exclude
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> sglp_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> top_language
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/psyncdist -> zin_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models -> rcb_lcb
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> emu_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> enable_congruency_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> enable_partcomp_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> enable_xprop_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> export
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb/export -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> febe_cfg_dir
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> flg_lintra_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> lintra_flg_cfg_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> lintra_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> lintra_waiver_dirs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> lintra_waiver_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> pli_libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/rcb_lcb -> top_language
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models -> refclkdist
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> elab_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> emu_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> enable_congruency_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> enable_partcomp_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> enable_xprop_elab
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> export
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist/export -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> flg_lintra_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> lintra_exclude
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> lintra_flg_cfg_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> lintra_ol_test_list
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> lintra_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> lintra_waiver_dirs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> lintra_waiver_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> pli_libs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> power_intent
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist/power_intent -> enable_pwr_intent
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist/power_intent -> power_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist/power_intent -> pwr_elab_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist/power_intent -> pwr_setenv
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist/power_intent -> pwr_setvars
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist/power_intent -> top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist/power_intent -> upf_files
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> qcdc_test_list
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> sglp_exclude
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> sglp_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> top_language
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_hdl.udf/HDLSpec/globalclk/models/refclkdist -> zin_top
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found -> ./cfg/globalclk_local_ivars.udf
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf -> HDLSpec
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/HDLSpec -> -hdl_compiler
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/HDLSpec/-hdl_compiler -> debussy
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/HDLSpec/-hdl_compiler/debussy -> -libDir
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/HDLSpec/-hdl_compiler -> vcs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/HDLSpec/-hdl_compiler/vcs -> -iniContents
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/HDLSpec/-hdl_compiler/vcs -> -libDir
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/HDLSpec -> cdc
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/HDLSpec/cdc -> -libDir
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/HDLSpec/cdc -> -vlogToolArgs
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf -> InterfaceVars
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -allow_hdl_spec_of_elab_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars/-allow_hdl_spec_of_elab_opts -> default
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -elab_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars/-elab_opts -> default
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -enable_cdc_lint
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars/-enable_cdc_lint -> default
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -enable_dump_ctl
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars/-enable_dump_ctl -> default
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -enable_dump_rtl
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars/-enable_dump_rtl -> default
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -enable_hier_dump
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars/-enable_hier_dump -> default
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -enable_sub_libraries
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars/-enable_sub_libraries -> default
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -exit_on_missing_cdclint_home
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars/-exit_on_missing_cdclint_home -> default
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -models_to_compile
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars/-models_to_compile -> default
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars/-models_to_compile -> merging
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -post_process_pattern_file
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars/-post_process_pattern_file -> default
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -static_check_cfg_file
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars/-static_check_cfg_file -> default
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars/-static_check_cfg_file -> merging
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -vlog_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars/-vlog_opts -> default
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars -> globalclk
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars/globalclk -> -model
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars/globalclk/-model -> default
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars/globalclk -> -zin_opts
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars/globalclk/-zin_opts -> default
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars/globalclk -> __PROTOTYPES
-V- wvrin_parse_svtb.pl: Looking for key '-error_if_not_found' in Error if not found/./cfg/globalclk_local_ivars.udf/InterfaceVars/globalclk/__PROTOTYPES -> import
-E- wvrin_parse_svtb.pl: Error: CheckerData error_if_not_found is not defined
-I- wvrin_parse_svtb.pl: Debug: CheckerData error_if_not_found type '' is not a scalar - FAIL
-E- wvrin_parse_svtb.pl: Error: CheckerData error_if_not_found is not zero
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Verification code
-V- wvrin_parse_svtb.pl: --------------------------------------
-I- wvrin_parse_svtb.pl: Debug:   AND expression 1 - PASS
-I- wvrin_parse_svtb.pl: Debug:   AND expression 2 - PASS
-I- wvrin_parse_svtb.pl: Debug:   AND expression 3 - PASS
-I- wvrin_parse_svtb.pl: Debug:   AND expression 4 - PASS
-I- wvrin_parse_svtb.pl: Debug: FAIL: OR expression 1 = 1
-I- wvrin_parse_svtb.pl: Debug: FAIL: OR expression 2 = 1
-I- wvrin_parse_svtb.pl: Debug: Final OR expression = 1 - FAIL
-I- wvrin_parse_svtb.pl: ################################ END OF Rule: 20.231.a ################################
-I- wvrin_parse_svtb.pl: 

-I- wvrin_parse_svtb.pl: ################################ Rule: 20.212.b ################################
------------------------------------------------------------------------------------------------
#      Category: SV TB                                              #
#          Name: 20.212.b                                           #
#          Rule: Must provide USE CASE test(s)                      #
#       Rule ID: 414                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,GFX/IMG,Super HIP                              #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Key provided is directory or a report file
                 2 .Check if directory or file exists
                 3. KEY: svtbusecase
                 a.Default: none
                 Override key for SV TB use case test path / report file / .svh file = svtbusecase

------------------------------------------------------------------------------------------------
-I- wvrin_parse_svtb.pl: Info: Checking the key(svtbusecase) provided is a pointer to a directory or file for integration tests for use case testing delivered
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Located SV TB Use Case Testing path
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: Debug: Key svtbusecase was empty. Please provide a value for this using preZirconQA. 
-E- wvrin_parse_svtb.pl: Error: Key svtbusecase was empty. Please provide a value for this using preZirconQA
-V- wvrin_parse_svtb.pl: Debug: Use Case Testing Path/File= 
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl:    Check the use case testing path is a file or directory
-V- wvrin_parse_svtb.pl: --------------------------------------
-V- wvrin_parse_svtb.pl: Debug: Use Case TestingPath is a file and does not exist - FAIL
-E- wvrin_parse_svtb.pl: Error: Key svtbusecase is a file() and does not exist
-I- wvrin_parse_svtb.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_svtb.pl: ################################ END OF Rule: 20.212.b ################################
-I- wvrin_parse_svtb.pl: 

-I- wvrin_parse_fev.pl: Legacy file: /p/hdk/rtl/proj_tools/zircon/master/2.08.00/data/zirconQA_legacy.soft_ip.2.08.00_hdk.dat
-V- wvrin_parse_fev.pl: Reading override data file at tools/zirconqa/inputs/pccdu_override_2.08.00.dat
-I- wvrin_parse_fev.pl: ################################ Rule: 7.102.a #################################
---------------------------------------------------------------------------------------------------
#      Category: FEV                                                #
#          Name: 7.102.a                                            #
#          Rule: A report on undriven pins/nets is provided         #
#       Rule ID: 28                                                 #
#     Rule Type: Automatic                                          #
# Applicability: SIP,SIP to Inway                                   #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Make sure the file [alias].undriven.rpt exists somewhere under 'lecdir'/reports or 'lecdir'
                 There must be exactly one report file found
                 Allow zipped files
                 Override key for undriven LEC report = lecundrptfile
                 Override key for LEC directory = lecdir

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_fev.pl: Info: Checking for existence of the only one lecundrptfile([alias]_undriven.rpt) file somewhere under tools/lec or tools/lec/reports
-I- wvrin_parse_fev.pl: Requirement: There must be exactly one report file found
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Define LEC undriven report file
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: thisFile=target/globalclk/aceroot/results/DC/gclk_pccdu/fev/reports/gclk_pccdu.undriven.golden.rpt.gz
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Locate LEC undriven report file
-V- wvrin_parse_fev.pl: --------------------------------------
Debug: File target/globalclk/aceroot/results/DC/gclk_pccdu/fev/reports/gclk_pccdu.undriven.golden.rpt.gz was found
-V- wvrin_parse_fev.pl: Debug: Using legacy override target/globalclk/aceroot/results/DC/gclk_pccdu/fev/reports/gclk_pccdu.undriven.golden.rpt.gz
-V- wvrin_parse_fev.pl: Debug: LEC undriven files=target/globalclk/aceroot/results/DC/gclk_pccdu/fev/reports/gclk_pccdu.undriven.golden.rpt.gz
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Exactly 1 LEC undriven report file must be found
-V- wvrin_parse_fev.pl: --------------------------------------
-I- wvrin_parse_fev.pl: Debug: Count = 1 is exactly 1 - PASS
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Verification code
-V- wvrin_parse_fev.pl: --------------------------------------
-I- wvrin_parse_fev.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_fev.pl: ################################ END OF Rule: 7.102.a #################################
-I- wvrin_parse_fev.pl: 

-I- wvrin_parse_fev.pl: ################################ Rule: 7.100.b #################################
---------------------------------------------------------------------------------------------------
#      Category: FEV                                                #
#          Name: 7.100.b                                            #
#          Rule: FEV LEC log run results and do file consistent     #
#       Rule ID: 381                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP                                                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Find LEC.log file  <IP ROOT>/tools/fev/logs/lec.log
                 2. Find do file <IP ROOT>/tools/fev/FEV_dofile.tcl
                 3. Check lec.log file to confirm if RDT FEV is used.
                 #INFO-MSG==> Sourcing */rdt_fev/ (Note the * is a wildcard)
                 
                 If check 3 FAILS, this implies RDT FEV flow was not used & we need to compare do file and lec.log (Goto 4 through 9)
                 If check 3 PASSES, Skip comparing do file and lec.log file (skip 4 through 9)
                 4. Extract commands from LEC.log file in below pattern
                 a.^\s*\/\/ Command:\s+(.*)
                 c.Example: // Command: set flatten model -seq_constant
                 5. Store commands from do file by searching below pattern:
                 a.^\s*vpx\s+(.*)
                 b.^\s*(set\s+.*)
                 c.Change to anything but comment/space (strip vpx)
                 6.For both Command that we  get ignore below commands:
                 a.(read_\S+)\s+(.*)
                 b.usage.*
                 c.tclmode
                 d.exit
                 7.Compare the LEC.log command against the do file command
                 8.Compare the do file command against the LEC.log command
                 9.Flag error if both command are not match within this 2 files
                 Override key for LEC directory = lecdir

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_fev.pl: Info: Check the command in the do file against commands in the LEC.log
-I- wvrin_parse_fev.pl: Requirement: LEC.log and FEV_dofile.tcl files exist under lecdir
-I- wvrin_parse_fev.pl: Requirement: '#INFO-MSG==>  Sourcing */rdt_fev/'  must exist in LEC log file if RDT-FEV flow is used
-I- wvrin_parse_fev.pl: Requirement: If non-RDT FEV flow is used: All commands required to match within do file and LEC.log file
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Define tools LEC directory
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: Tools LEC/FEV directory = target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Locate lec.log file
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: Extension list=^lec.log(\.gz)?$
-I- wvrin_parse_fev.pl: Info: Starting point for 'target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs' after search path=./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs
-V- wvrin_parse_fev.pl: Debug: lec.log files = ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Check For FEV_dofile.tcl
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: FEV doFile=^FEV_dofile.tcl$
-I- wvrin_parse_fev.pl: Info: Starting point for 'target/globalclk/aceroot/results/DC/gclk_pccdu/fev' after search path=./target/globalclk/aceroot/results/DC/gclk_pccdu/fev
-V- wvrin_parse_fev.pl: Debug: FEV doFile = ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/FEV_dofile.tcl
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Checking lec.log file to confirm if RDT FEV flow is used: lec.log file must have required information. If RDT FEV slow is not used, do and LEC.log files will be compared
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Searching for #INFO-MSG==>  Sourcing */rdt_fev/ in lec.log file
-V- wvrin_parse_fev.pl: --------------------------------------
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 59 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 70 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 76 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 82 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 84 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 86 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 90 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 92 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 96 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 108 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 215 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 222 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 268 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 272 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 276 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 280 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 282 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 286 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 288 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 290 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: File ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log has at least 1 match - PASS
-I- wvrin_parse_fev.pl: Debug: Match found 20 out of 1255 line and return=0 - PASS
-I- wvrin_parse_fev.pl: Info: RDT FEV flow used, comparing do file and lec.log skipped - PASS
-I- wvrin_parse_fev.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_fev.pl: ################################ END OF Rule: 7.100.b #################################
-I- wvrin_parse_fev.pl: 

-I- wvrin_parse_fev.pl: ################################ Rule: 7.101.b #################################
---------------------------------------------------------------------------------------------------
#      Category: FEV                                                #
#          Name: 7.101.b                                            #
#          Rule: FEV LEC run not using 'set undriven to constant'.  #
#       Rule ID: 364                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP                                                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Find lec.log file
                 2. Look for command 'set undriven signal 0|1' in lec log file
                 3. In addition, find [IP_ROOT]/[lecdir]/reports/[alias].summary.rpt
                 4. In the report file, look for the following text(existence indicates failure)
                 a. Undriven signal  :TIE(0|1)
                 5. Any matches are a failure
                 Override key for LEC directory = lecdir

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_fev.pl: Info: Ensure LEC run results command 'set undriven 0|1' is not exists in LEC log file
-I- wvrin_parse_fev.pl: Info: Ensure 'Undriven signal :TIE(0|1)' is not exists in [alias].summary.rpt file
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Define tools LEC directory
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: thisDir=target/globalclk/aceroot/results/DC/gclk_pccdu/fev
-V- wvrin_parse_fev.pl: Debug: logDir=target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Locate Log Files
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: Log search for lec.log?$
-I- wvrin_parse_fev.pl: Info: Starting point for 'target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs' after search path=./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs
-V- wvrin_parse_fev.pl: Debug: Log files = ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Verify 'undriven to constant' is not being used in the log files
-V- wvrin_parse_fev.pl: --------------------------------------
-I- wvrin_parse_fev.pl: Debug: File ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log has no matches - PASS
-I- wvrin_parse_fev.pl: Debug: Match found 0 out of 1255 line and return=0 - PASS
-V- wvrin_parse_fev.pl: Debug: reportDir=target/globalclk/aceroot/results/DC/gclk_pccdu/fev/reports
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Locate Report Files
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: Report search for .summary.rpt?$
-I- wvrin_parse_fev.pl: Info: Starting point for 'target/globalclk/aceroot/results/DC/gclk_pccdu/fev/reports' after search path=./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/reports
-V- wvrin_parse_fev.pl: Debug: Report files = 
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Verify undriven signal constant does not appear in the report files
-V- wvrin_parse_fev.pl: --------------------------------------
-I- wvrin_parse_fev.pl: Debug: Match found 0 out of 0 line and return=0 - PASS
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Verification code
-V- wvrin_parse_fev.pl: --------------------------------------
-I- wvrin_parse_fev.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_fev.pl: ################################ END OF Rule: 7.101.b #################################
-I- wvrin_parse_fev.pl: 

-I- wvrin_parse_fev.pl: ################################ Rule: 7.308.a #################################
---------------------------------------------------------------------------------------------------
#      Category: FEV                                                #
#          Name: 7.308.a                                            #
#          Rule: FEV must be run with UPF                           #
#       Rule ID: 396                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,SIP to Inway                                   #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1.Find lec.log file  [$IP ROOT]/[lecdir]/logs/lec.log
                 a.Already a ZQA check to find this file
                 2.Require the following two statements in the log file to demonstrate that FEV was run with UPF
                 a.Command: read power intent OR Command: vpx read power intent
                 b.Command: commit power intent insert_isolation golden OR Command: vpx commit power intent -insert_isolation -golden
                 c.Command: commit power intent revised OR Command: vpx commit power intent -revised
                 d. Either
                 Command: compare power intent AND Command: check lowpower cells
                 OR
                 Command: check power consistency
                 
                 Override key for LEC directory = lecdir

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_fev.pl: Info: 1.Check that 'Command: read power intent',2.'Command: commit power intent -insert_isolation -golden', 3.'Command: commit power intent -revised' exist in the LEC log file to demonstrate that FEV was run with UPF
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Define tools LEC directory
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: Tools LEC directory = target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Locate lec.log files
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: Extention list=^lec.log(\.gz)?$
-I- wvrin_parse_fev.pl: Info: Starting point for 'target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs' after search path=./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs
-V- wvrin_parse_fev.pl: Debug: lec.log files = ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    lec.log file must exist
-V- wvrin_parse_fev.pl: --------------------------------------
-I- wvrin_parse_fev.pl: Debug: Count = 1 is exactly 1 - PASS
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Check whether FEV was run with UPF
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Check for 'Command: read power intent'
-V- wvrin_parse_fev.pl: --------------------------------------
-I- wvrin_parse_fev.pl: Debug: File ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log has no matches - FAIL
-I- wvrin_parse_fev.pl: Debug: Match found 0 out of 1255 line and return=1 - FAIL
-I- wvrin_parse_fev.pl: Error: 'Command: read power intent' not found in LEC log file
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Check for 'Command: commit power intent -insert_isolation -golden'
-V- wvrin_parse_fev.pl: --------------------------------------
-I- wvrin_parse_fev.pl: Debug: File ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log has no matches - FAIL
-I- wvrin_parse_fev.pl: Debug: Match found 0 out of 1255 line and return=1 - FAIL
-I- wvrin_parse_fev.pl: Error: 'Command: commit power intent -insert_isolation -golden' not found in LEC log file
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Check for 'Command: commit power intent -revised'
-V- wvrin_parse_fev.pl: --------------------------------------
-I- wvrin_parse_fev.pl: Debug: File ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log has no matches - FAIL
-I- wvrin_parse_fev.pl: Debug: Match found 0 out of 1255 line and return=1 - FAIL
-I- wvrin_parse_fev.pl: Error: 'Command: commit power intent -revised' not found in LEC log file
-I- wvrin_parse_fev.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_fev.pl: ################################ END OF Rule: 7.308.a #################################
-I- wvrin_parse_fev.pl: 

-I- wvrin_parse_fev.pl: ################################ Rule: 7.101.a #################################
---------------------------------------------------------------------------------------------------
#      Category: FEV                                                #
#          Name: 7.101.a                                            #
#          Rule: Make sure "set undriven to constant" is not in the FEV do file. #
#       Rule ID: 25                                                 #
#     Rule Type: Automatic                                          #
# Applicability: SIP,SIP to Inway                                   #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Find [$IP_ROOT]/[lecdir]/*.do file
                 2. For RDT_FEV flow, the rule looks for FEV_dofile.tcl under 'lecdir'
                 3. Allow zipped file
                 4. Verify that "set undriven signal 0|1" is not being used in any do file
                 Override key for LEC directory = lecdir

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_fev.pl: Info: Ensure LEC run results command'set undriven 0|1' is not exists in FEV do file
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Define tools LEC directory
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: thisDir=target/globalclk/aceroot/results/DC/gclk_pccdu/fev
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Locate do files
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: Search extentions=\.do(\.gz)?$ FEV_dofile.tcl
-I- wvrin_parse_fev.pl: Info: Starting point for 'target/globalclk/aceroot/results/DC/gclk_pccdu/fev' after search path=./target/globalclk/aceroot/results/DC/gclk_pccdu/fev
-V- wvrin_parse_fev.pl: Debug: Do files = ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/scripts/fev_rtl_user_lec.do ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/scripts/user_lec.do ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/user_lec.do ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/FEV_dofile.tcl.bak ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/FEV_dofile.tcl
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    At least 1 do file must be found
-V- wvrin_parse_fev.pl: --------------------------------------
-I- wvrin_parse_fev.pl: Debug: Count = 5 is greater than or equal to min of 1 - PASS
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Verify undriven to constant is not being used
-V- wvrin_parse_fev.pl: --------------------------------------
-I- wvrin_parse_fev.pl: Debug: File ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/scripts/fev_rtl_user_lec.do has no matches - PASS
-I- wvrin_parse_fev.pl: Debug: File ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/scripts/user_lec.do has no matches - PASS
-I- wvrin_parse_fev.pl: Debug: File ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/user_lec.do has no matches - PASS
-I- wvrin_parse_fev.pl: Debug: File ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/FEV_dofile.tcl.bak has no matches - PASS
-I- wvrin_parse_fev.pl: Debug: File ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/FEV_dofile.tcl has no matches - PASS
-I- wvrin_parse_fev.pl: Debug: Match found 0 out of 352 line and return=0 - PASS
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Verification code
-V- wvrin_parse_fev.pl: --------------------------------------
-I- wvrin_parse_fev.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_fev.pl: ################################ END OF Rule: 7.101.a #################################
-I- wvrin_parse_fev.pl: 

-I- wvrin_parse_fev.pl: ################################ Rule: 7.100.a #################################
---------------------------------------------------------------------------------------------------
#      Category: FEV                                                #
#          Name: 7.100.a                                            #
#          Rule: LEC scripts and constraints must exist             #
#       Rule ID: 86                                                 #
#     Rule Type: Automatic                                          #
# Applicability: SIP,SIP to Inway                                   #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: The LEC constraint file must exist somewhere under [lecdir]/*.do
                 For RDT_FEV flow, the rule looks for FEV_dofile.tcl under lecdir
                 Allow zipped files
                 Override key for LEC directory = lecdir

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_fev.pl: Info: Checking the existence of LEC contraint file under lecdir
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Define tools LEC directory
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: Tools LEC directory = target/globalclk/aceroot/results/DC/gclk_pccdu/fev
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Locate do files
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: Extention list=\.do(\.gz)?$ FEV_dofile.tcl 
-I- wvrin_parse_fev.pl: Info: Starting point for 'target/globalclk/aceroot/results/DC/gclk_pccdu/fev' after search path=./target/globalclk/aceroot/results/DC/gclk_pccdu/fev
-V- wvrin_parse_fev.pl: Debug: Do files = ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/scripts/fev_rtl_user_lec.do ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/scripts/user_lec.do ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/user_lec.do ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/FEV_dofile.tcl.bak ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/FEV_dofile.tcl
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Must be at least 1 do file
-V- wvrin_parse_fev.pl: --------------------------------------
-I- wvrin_parse_fev.pl: Debug: Count = 5 is greater than or equal to min of 1 - PASS
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Verification code
-V- wvrin_parse_fev.pl: --------------------------------------
-I- wvrin_parse_fev.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_fev.pl: ################################ END OF Rule: 7.100.a #################################
-I- wvrin_parse_fev.pl: 

-I- wvrin_parse_fev.pl: ################################ Rule: 7.274.b #################################
---------------------------------------------------------------------------------------------------
#      Category: FEV                                                #
#          Name: 7.274.b                                            #
#          Rule: Synth and Sythesis not defined for FEV             #
#       Rule ID: 394                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP                                                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Verify that FEV LEC run not using -define SYN/SYNTH/SYNTHESIS
                 1. Find LEC.log file [$IP_ROOT]/[lecdir]/logs/lec.log
                 2. Find do file [$IP_ROOT]/[lecdir]/*.do or [$IP_ROOT]/[lecdir]/FEV_dofile.tcl
                 3. For RDT_FEV flow, the rule will looks for FEV_dofile.tcl as do file under lecdir
                 4. Look for the 'read_design' AND 'read/s+design' AND 'read_library' AND 'read/s+library' command with the "-define SYN*" switch in both files
                 a. read design -define (SYN|SYNTH|SYNTHESIS)
                 b. read_design -define (SYN|SYNTH|SYNTHESIS)
                 c. read library -define (SYN|SYNTH|SYNTHESIS)
                 d. read_library -define (SYN|SYNTH|SYNTHESIS)
                 e. Example: read design -file northpeak.f -systemverilog -golden -sensitive -root northpeak -define SYNTHESIS
                 f. None of above regexp's should match
                 Override key for LEC directory = lecdir

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_fev.pl: Info: Ensure that IPs have not defined SYNTH or SYNTHESIS directives for their equivalence runs
-I- wvrin_parse_fev.pl: Requiremnent: At least one do file and one LEC log file exist
-I- wvrin_parse_fev.pl: Requiremnent: No '-define (SYN|SYNTH|SYNTHESIS)' in read_library or read library call in both files
-I- wvrin_parse_fev.pl: Requiremnent: No '-define (SYN|SYNTH|SYNTHESIS)' in read_design or read design call in both files
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Define tools LEC directory
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: lecDir=target/globalclk/aceroot/results/DC/gclk_pccdu/fev
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Locate log files
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: Search file pattern=^lec.log(\.gz)?$
-I- wvrin_parse_fev.pl: Info: Starting point for 'target/globalclk/aceroot/results/DC/gclk_pccdu/fev' after search path=./target/globalclk/aceroot/results/DC/gclk_pccdu/fev
-V- wvrin_parse_fev.pl: Debug: lec.log files = ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log
-I- wvrin_parse_fev.pl: Debug: Count = 1 is greater than or equal to min of 1 - PASS
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Locate do files
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: Search file pattern=\.do.*(\.gz)?$ FEV_dofile.tcl
-I- wvrin_parse_fev.pl: Info: Starting point for 'target/globalclk/aceroot/results/DC/gclk_pccdu/fev' after search path=./target/globalclk/aceroot/results/DC/gclk_pccdu/fev
-V- wvrin_parse_fev.pl: Debug: Do files = ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/scripts/fev_rtl_user_lec.do ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/scripts/user_lec.do ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/user_lec.do ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/FEV_dofile.tcl.bak ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/FEV_dofile.tcl
-I- wvrin_parse_fev.pl: Debug: Count = 5 is greater than or equal to min of 1 - PASS
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Verify SYN/SYNTH/SYNTHESIS is not defined in read design/library calls
-V- wvrin_parse_fev.pl: --------------------------------------
-I- wvrin_parse_fev.pl: Debug: File ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log has no matches - PASS
-I- wvrin_parse_fev.pl: Debug: File ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/scripts/fev_rtl_user_lec.do has no matches - PASS
-I- wvrin_parse_fev.pl: Debug: File ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/scripts/user_lec.do has no matches - PASS
-I- wvrin_parse_fev.pl: Debug: File ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/user_lec.do has no matches - PASS
-I- wvrin_parse_fev.pl: Debug: File ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/FEV_dofile.tcl.bak has no matches - PASS
-I- wvrin_parse_fev.pl: Debug: File ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/FEV_dofile.tcl has no matches - PASS
-I- wvrin_parse_fev.pl: Debug: Match found 0 out of 1607 line and return=0 - PASS
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Verification code
-V- wvrin_parse_fev.pl: --------------------------------------
-I- wvrin_parse_fev.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_fev.pl: ################################ END OF Rule: 7.274.b #################################
-I- wvrin_parse_fev.pl: 

-I- wvrin_parse_fev.pl: ################################ Rule: 7.98.b ##################################
------------------------------------------------------------------------------------------------------
#      Category: FEV                                                #
#          Name: 7.98.b                                             #
#          Rule: FEV lec.log file must exists                       #
#       Rule ID: 367                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP                                                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Check for existence of $IP_ROOT/[lecdir]/logs/lec.log
                 default: $IP_ROOT/tools/fev/logs/lec.log
                 a.Can probably be gzipped
                 b.Can be a soft link to another file
                 Override key for FEV collaterals directory = lecdir

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_fev.pl: Info: Ensure LEC log file exist so that downstream rules can check the quality of the FEV run
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Define tools LEC directory
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: Tools LEC directory = target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Locate lec.log files
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: Extention list=^lec.log(\.gz)?$
-I- wvrin_parse_fev.pl: Info: Starting point for 'target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs' after search path=./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs
-V- wvrin_parse_fev.pl: Debug: lec.log files = ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    lec.log file must exist
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: lec.log found: ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log
-I- wvrin_parse_fev.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_fev.pl: ################################ END OF Rule: 7.98.b ##################################
-I- wvrin_parse_fev.pl: 

-I- wvrin_parse_fev.pl: ################################ Rule: 7.274.a #################################
---------------------------------------------------------------------------------------------------
#      Category: FEV                                                #
#          Name: 7.274.a                                            #
#          Rule: Verify .do files do not have -define DC in read_library and read_design calls #
#       Rule ID: 356                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,SIP to Inway                                   #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Verify that FEV LEC run not using -define DC
                 1. Get all .do files in 'lecdir'
                 1a. For RDT_FEV flow, the rule looks for FEV_dofile.tcl under 'lecdir'
                 1b. Check at least 1 do file found (ref: 7.101.a)
                 2. Check any lines with read design or read_design
                 3. Check any lines with read library or read_library
                 Override key for LEC directory = lecdir

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_fev.pl: Info: Ensure the FEV LEC run not using '-define DC' in read_library and read_design calls
-I- wvrin_parse_fev.pl: Requiremnent: At least one do file exists
-I- wvrin_parse_fev.pl: Requiremnent: No '-define DC' in read_library or read library call in do file
-I- wvrin_parse_fev.pl: Requiremnent: No '-define DC' in read_design or read design call in do file
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Define tools LEC directory
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: thisDir=target/globalclk/aceroot/results/DC/gclk_pccdu/fev
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Locate do files
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: Search extentions=\.do(\.gz)?$ FEV_dofile.tcl
-I- wvrin_parse_fev.pl: Info: Starting point for 'target/globalclk/aceroot/results/DC/gclk_pccdu/fev' after search path=./target/globalclk/aceroot/results/DC/gclk_pccdu/fev
-V- wvrin_parse_fev.pl: Debug: Do files = ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/scripts/fev_rtl_user_lec.do ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/scripts/user_lec.do ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/user_lec.do ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/FEV_dofile.tcl.bak ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/FEV_dofile.tcl
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    At least 1 do file must be found
-V- wvrin_parse_fev.pl: --------------------------------------
-I- wvrin_parse_fev.pl: Debug: Count = 5 is greater than or equal to min of 1 - PASS
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Verify DC is not defined in read design calls
-V- wvrin_parse_fev.pl: --------------------------------------
-I- wvrin_parse_fev.pl: Debug: File ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/scripts/fev_rtl_user_lec.do has no matches - PASS
-I- wvrin_parse_fev.pl: Debug: File ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/scripts/user_lec.do has no matches - PASS
-I- wvrin_parse_fev.pl: Debug: File ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/user_lec.do has no matches - PASS
-I- wvrin_parse_fev.pl: Debug: File ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/FEV_dofile.tcl.bak has no matches - PASS
-I- wvrin_parse_fev.pl: Debug: File ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/FEV_dofile.tcl has no matches - PASS
-I- wvrin_parse_fev.pl: Debug: Match found 0 out of 352 line and return=0 - PASS
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Verify DC is not defined in read library calls
-V- wvrin_parse_fev.pl: --------------------------------------
-I- wvrin_parse_fev.pl: Debug: File ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/scripts/fev_rtl_user_lec.do has no matches - PASS
-I- wvrin_parse_fev.pl: Debug: File ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/scripts/user_lec.do has no matches - PASS
-I- wvrin_parse_fev.pl: Debug: File ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/user_lec.do has no matches - PASS
-I- wvrin_parse_fev.pl: Debug: File ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/FEV_dofile.tcl.bak has no matches - PASS
-I- wvrin_parse_fev.pl: Debug: File ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/FEV_dofile.tcl has no matches - PASS
-I- wvrin_parse_fev.pl: Debug: Match found 0 out of 352 line and return=0 - PASS
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Verification code
-V- wvrin_parse_fev.pl: --------------------------------------
-I- wvrin_parse_fev.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_fev.pl: ################################ END OF Rule: 7.274.a #################################
-I- wvrin_parse_fev.pl: 

-I- wvrin_parse_fev.pl: ################################ Rule: 7.99.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: FEV                                                #
#          Name: 7.99.a                                             #
#          Rule: LEC must be clean at the level of synthesis        #
#       Rule ID: 30                                                 #
#     Rule Type: Automatic                                          #
# Applicability: SIP,SIP to Inway                                   #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Compare report file exists,defined by key "leccmprptfile".Default-tools/fev/reports/[alias].compare.data.rpt
                 If the file defined by "leccmprptfile" is not found,then "lecdir" is searched for "^[alias].compare.data.rpt" (Allow zipped files & there must be atleast one report)
                 The reports must not contain Non-equiv,Abort or Not-compared
                 The reports must have Equivalent statement
                 Override key for LEC compare report = leccmprptfile
                 Override key for LEC directory = lecdir

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_fev.pl: Info: Checking the LEC compare report file (leccmprptfile) and make sure LEC run at the level of synthesis and the result is clean
-I- wvrin_parse_fev.pl: Requirement: Atleast one compare report file exists
-I- wvrin_parse_fev.pl: Requirement: The reports must not contain Non-equiv, Abort or Not-compared
-I- wvrin_parse_fev.pl: Requirement: The reports must have Equivalent statement
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Define LEC compare report file
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: thisFile=target/globalclk/aceroot/results/DC/gclk_pccdu/fev/LEC.cfm/reports/summary.1.txt
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Locate LEC compare report file
-V- wvrin_parse_fev.pl: --------------------------------------
Debug: File target/globalclk/aceroot/results/DC/gclk_pccdu/fev/LEC.cfm/reports/summary.1.txt was found
-V- wvrin_parse_fev.pl: Debug: Using legacy override target/globalclk/aceroot/results/DC/gclk_pccdu/fev/LEC.cfm/reports/summary.1.txt
-V- wvrin_parse_fev.pl: Debug: LEC compare reports=target/globalclk/aceroot/results/DC/gclk_pccdu/fev/LEC.cfm/reports/summary.1.txt
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Must be at least 1 compare report file
-V- wvrin_parse_fev.pl: --------------------------------------
-I- wvrin_parse_fev.pl: Debug: Count = 1 is greater than or equal to min of 1 - PASS
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Verify reports do not contain bad strings
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: Looking for ^\s*Non-equivalent ^\s*Abort ^\s*Not-compared
-I- wvrin_parse_fev.pl: Debug: File target/globalclk/aceroot/results/DC/gclk_pccdu/fev/LEC.cfm/reports/summary.1.txt has no matches - PASS
-I- wvrin_parse_fev.pl: Debug: Match found 0 out of 22 line and return=0 - PASS
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Verify reports do contain equivalent statement
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: Looking for ^Equivalent\s
-I- wvrin_parse_fev.pl: Debug: File target/globalclk/aceroot/results/DC/gclk_pccdu/fev/LEC.cfm/reports/summary.1.txt has no matches - FAIL
-I- wvrin_parse_fev.pl: Debug: Match found 0 out of 22 line and return=1 - FAIL
-I- wvrin_parse_fev.pl: Error: Compare report file does not contain equivalent statement
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Verification code
-V- wvrin_parse_fev.pl: --------------------------------------
-I- wvrin_parse_fev.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_fev.pl: ################################ END OF Rule: 7.99.a ##################################
-I- wvrin_parse_fev.pl: 

-I- wvrin_parse_fev.pl: ################################ Rule: 7.98.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: FEV                                                #
#          Name: 7.98.a                                             #
#          Rule: LEC reports must exist                             #
#       Rule ID: 87                                                 #
#     Rule Type: Automatic                                          #
# Applicability: SIP,SIP to Inway                                   #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. The LEC report file with extention .rpt must exist somewhere under 'lecdir' or 'lecdir'/reports
                 There must be exactly one report file found
                 If the lecrptfile key is defined, it will be use, otherwise a search will be conducted starting with the directory defined by the lecdir key.
                 Allow zipped files
                 Override key for LEC directory = lecdir
                 Override key for LEC report file name = lecrptfile

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_fev.pl: Info: Checking the existence of LEC run result report file (lecrptfile)
-I- wvrin_parse_fev.pl: Requirement: There must be exactly one report file found
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Define tools LEC directory
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: thisDir=target/globalclk/aceroot/results/DC/gclk_pccdu/fev
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Define LEC report file
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: thisFile=target/globalclk/aceroot/results/DC/gclk_pccdu/fev/reports/gclk_pccdu.summary.rpt.gz
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Locate LEC report file
-V- wvrin_parse_fev.pl: --------------------------------------
Debug: File target/globalclk/aceroot/results/DC/gclk_pccdu/fev/reports/gclk_pccdu.summary.rpt.gz was found
-V- wvrin_parse_fev.pl: Debug: Using legacy override target/globalclk/aceroot/results/DC/gclk_pccdu/fev/reports/gclk_pccdu.summary.rpt.gz
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Exactly 1 LEC report file must be found
-V- wvrin_parse_fev.pl: --------------------------------------
-I- wvrin_parse_fev.pl: Debug: Count = 1 is exactly 1 - PASS
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Verification code
-V- wvrin_parse_fev.pl: --------------------------------------
-I- wvrin_parse_fev.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_fev.pl: ################################ END OF Rule: 7.98.a ##################################
-I- wvrin_parse_fev.pl: 

-I- wvrin_parse_fev.pl: ################################ Rule: 7.99.b ##################################
------------------------------------------------------------------------------------------------------
#      Category: FEV                                                #
#          Name: 7.99.b                                             #
#          Rule: LEC must run at the level of synthesis             #
#       Rule ID: 368                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP                                                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Find lec.log file  <IP ROOT>/tools/fev/logs/lec.log
                 Already a ZQA check to find this file
                 2. Check for this message in lec.log:
                 a. #INFO-MSG==>  Sourcing */rdt_fev/
                 Note the * is a wildcard
                 3. OR if the above is not met, look for *BOTH* these messages
                 a. tcl_set_command_name_echo or 'tcl set command name echo'
                 b. report_environment or 'report environment'
                 Override key for LEC directory = lecdir

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_fev.pl: Info: Checking the LEC log file and make sure RDT-FEV was used and the result is clean at the level of synthesis
-I- wvrin_parse_fev.pl: Requirement: EITHER '#INFO-MSG==>  Sourcing */rdt_fev/' OR  '(tcl_set_command_name_echo|tcl set command name echo)' and '(report_environment|report environment)' must exist in LEC log file
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Define tools LEC directory
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: Tools LEC directory = target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    Locate lec.log files
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: Extention list=^lec.log(\.gz)?$
-I- wvrin_parse_fev.pl: Info: Starting point for 'target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs' after search path=./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs
-V- wvrin_parse_fev.pl: Debug: lec.log files = ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    lec.log file must exist
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl: Debug: lec.log found: ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log
-V- wvrin_parse_fev.pl: --------------------------------------
-V- wvrin_parse_fev.pl:    lec.log file must have required information
-V- wvrin_parse_fev.pl: --------------------------------------
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 59 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 70 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 76 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 82 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 84 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 86 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 90 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 92 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 96 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 108 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 215 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 222 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 268 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 272 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 276 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 280 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 282 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 286 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 288 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: Found '#INFO-MSG==>  Sourcing \S+\/rdt_fev\/' on line 290 in file './target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log'
-I- wvrin_parse_fev.pl: Debug: File ./target/globalclk/aceroot/results/DC/gclk_pccdu/fev/logs/lec.log has at least 1 match - PASS
-I- wvrin_parse_fev.pl: Debug: Match found 20 out of 1255 line and return=0 - PASS
-I- wvrin_parse_fev.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_fev.pl: ################################ END OF Rule: 7.99.b ##################################
-I- wvrin_parse_fev.pl: 

-I- wvrin_parse_lintra.pl: Legacy file: /p/hdk/rtl/proj_tools/zircon/master/2.08.00/data/zirconQA_legacy.soft_ip.2.08.00_hdk.dat
-V- wvrin_parse_lintra.pl: Reading override data file at tools/zirconqa/inputs/pccdu_override_2.08.00.dat
-I- wvrin_parse_lintra.pl: ################################ Rule: 17.324.a ################################
------------------------------------------------------------------------------------------------
#      Category: RTL+Lint                                           #
#          Name: 17.324.a                                           #
#          Rule: Lintra must use the converged rule set             #
#       Rule ID: 481                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,Super HIP                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Read the lintra violations xml report to collect the path of the lintra config file used.
                 Verify this file is named LintraSoCConfig.xml or LintraSoCConfig_WF.xml, and comes from
                  /p/com/eda/intel/Soc_Lintra_Collaterals/<version>/cfg  or
                  $RTL_CAD_ROOT/intel/lintra-rules/<version>/cfg
                 Projects must run lintra with the --report_rules :full:xml cmd line option. The option is available in lintra 14.4 or newer. As a result <top_module>_lintra_rules_report.xml would be generated. The file should be placed in the tool/lint area together with other lintra results.
                 UDR should be released with converged_lintra_rules_report.xml which would represent the converged rules set report.
                 Spec:
                 If <top_module>_lintra_rules_report.xml exists - use new implementation otherwise run the existing one.
                 New implementation
                 Find udr version used - violations report <run_info> udr_version field contains that info.
                 The converged_lintra_rules_report.xml should be found for UDR version 1.07.01 (not yet released) or newer ($RTL_CAD_ROOT/intel/lintra-rules/<udr_version>/cfg/converged_lintra_rules_report.xml or /p/com/eda//intel/Soc_Lintra_Collaterals/<udr_version>/cfg/converged_lintra_rules_report.xml)
                 Every rule present in converged_lintra_rules_report.xml should also be present in <top_module>_lintra_rules_report.xml. For every rule that is not present in <top_module>_lintra_rules_report.xml - report violation

------------------------------------------------------------------------------------------------
-I- wvrin_parse_lintra.pl: Info: Lintra must use the converged rule set
-V- wvrin_parse_lintra.pl: --------------------------------------
-V- wvrin_parse_lintra.pl:    Define lintra xml file
-V- wvrin_parse_lintra.pl: --------------------------------------
-V- wvrin_parse_lintra.pl: Debug: Using override lintraxmlfile: target/lint/gclk_pccdu/gclk_pccdu_violations.xml
-V- wvrin_parse_lintra.pl: Found XML file target/lint/gclk_pccdu/gclk_pccdu_violations.xml
-V- wvrin_parse_lintra.pl: --------------------------------------
-V- wvrin_parse_lintra.pl:    Checking for Exactly 1 rule set from sancitified location
-V- wvrin_parse_lintra.pl: --------------------------------------
-V- wvrin_parse_lintra.pl: ERROR: Expecting exactly 1 filename (got 3in <config> key of <run_info> section of target/lint/gclk_pccdu/gclk_pccdu_violations.xml.  (string= /p/hdk/rtl/proj_tools/lintra-utils/16.01.06/config/IPDS_LintraVGroupsConfigcfg.cfg; /p/hdk/rtl/cad/x86-64_linux26/intel/lintra-rules/1.07.01.14_4/cfg/LintraSoCConfig_WF.xml; /p/hdk/rtl/proj_tools/lintra-utils/16.01.06/config/tmp_off.cfg)
-I- wvrin_parse_lintra.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_lintra.pl: ################################ END OF Rule: 17.324.a ################################
-I- wvrin_parse_lintra.pl: 

-I- wvrin_parse_lintra.pl: ################################ Rule: 17.320.a ################################
------------------------------------------------------------------------------------------------
#      Category: RTL+Lint                                           #
#          Name: 17.320.a                                           #
#          Rule: IP Lintra run(s) must be reproducible on the same content IP was delivered with. #
#       Rule ID: 476                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Super HIP                                  #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_lintra.pl: ################################ END OF Rule: 17.320.a ################################-I- wvrin_parse_lintra.pl: 

-I- wvrin_parse_lintra.pl: ################################ Rule: 17.4.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: RTL+Lint                                           #
#          Name: 17.4.a                                             #
#          Rule: Lintra waiver ID names are uniq to the IP          #
#       Rule ID: 14                                                 #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,Super HIP                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Read the lintra violations xml report to get the waiver_files.
                 Read each file and look for waiver ids.
                 Verify that each id has the [alias]_ prefix or is in the form of a lintra gui generated id (username + 10 digits)
                 
                 Override key for Lintra violations xml file = lintraxmlfile
                 Override key for Lintra Waiver ID prefix = lintrawaiverprefix
                 Override key for paths where global waiver files live = globaldirs

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_lintra.pl: Info: Lintra waiver ID inside waiver file needs to be unique to be reusable as it is at SoC level
-V- wvrin_parse_lintra.pl: Debug: getWaiverFiles ignored 0 waiver files from globaldirs
-V- wvrin_parse_lintra.pl: Debug: Final waiver files=tools/lintra/waivers/pccdu/pccdu_w.xml
-V- wvrin_parse_lintra.pl: --------------------------------------
-V- wvrin_parse_lintra.pl:    Extract IDs from waiver files
-V- wvrin_parse_lintra.pl: --------------------------------------
Debug: Found item prbhatt1429906740 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item prbhatt1429906772 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item prbhatt1429906848 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item prbhatt1429906874 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item prbhatt1429906909 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item prbhatt1429906914 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item prbhatt1429908292 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item prbhatt1429908345 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item prbhatt1429908364 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item prbhatt1429908386 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item prbhatt1429908404 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item prbhatt1429908426 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item prbhatt1429908443 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item prbhatt1429908459 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item prbhatt1431053785 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item prbhatt1431053799 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item prbhatt1431053812 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1437500940 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930916 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930917 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930918 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930919 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930920 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930921 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930922 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930923 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930924 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930925 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930926 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930927 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930928 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930929 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930930 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930931 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930932 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930933 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930934 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930935 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930936 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930937 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930938 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930939 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930940 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930941 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930942 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930943 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930944 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930945 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930946 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930947 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930948 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930949 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930950 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930951 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930952 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930953 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930954 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930955 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930956 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930957 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930958 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930959 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930960 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930961 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930962 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930963 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930964 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930965 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930966 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930967 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930968 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930969 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930970 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930971 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930972 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930973 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930974 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930975 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930976 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930977 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930978 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930979 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930980 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930981 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930982 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442930983 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442931014 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1442931893 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1451511823 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1451511838 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1451511857 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1451511877 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1451511890 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1451511920 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1451511932 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1451511944 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1451511961 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1451511976 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1451926879 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1457536926 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1457537030 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1457537068 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1457537115 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1457537146 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1457537192 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1457537193 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1457537194 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1457537195 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1457537196 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1457537197 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1457537198 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1457537199 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1457537200 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1457537201 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1457537202 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1457537203 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1457537204 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1457537205 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1457537206 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1457537207 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1457537208 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1457537209 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1457537210 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1457537211 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1457537212 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1458158596 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1458158619 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1458158628 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1458158646 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1458158659 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1458158669 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_kcorrell_1461677090 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_kcorrell_1461677091 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_kcorrell_1461677092 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_kcorrell_1461679971 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1467250008 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Found item IP_prbhatt_1467250045 in file tools/lintra/waivers/pccdu/pccdu_w.xml
Debug: Extracted 137 items from 1 files
-V- wvrin_parse_lintra.pl: --------------------------------------
-V- wvrin_parse_lintra.pl:    Must have at least 1 waiver ID
-V- wvrin_parse_lintra.pl: --------------------------------------
-I- wvrin_parse_lintra.pl: Debug: Count = 137 is greater than or equal to min of 1 - PASS
-V- wvrin_parse_lintra.pl: --------------------------------------
-V- wvrin_parse_lintra.pl:    All IDs must be uniquified
-V- wvrin_parse_lintra.pl: --------------------------------------
-V- wvrin_parse_lintra.pl: Items must MATCH with ^pccdu
Debug: There were 0 out of 0 matches
-I- wvrin_parse_lintra.pl: Debug: All 0 matched - PASS
-V- wvrin_parse_lintra.pl: --------------------------------------
-V- wvrin_parse_lintra.pl:    No duplicate IDs
-V- wvrin_parse_lintra.pl: --------------------------------------
-I- wvrin_parse_lintra.pl: Debug: No duplicates were found - PASS
-V- wvrin_parse_lintra.pl: --------------------------------------
-V- wvrin_parse_lintra.pl:    Verification code
-V- wvrin_parse_lintra.pl: --------------------------------------
-I- wvrin_parse_lintra.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_lintra.pl: ################################ END OF Rule: 17.4.a ##################################
-I- wvrin_parse_lintra.pl: 

-I- wvrin_parse_lintra.pl: ################################ Rule: 1.316.a #################################
---------------------------------------------------------------------------------------------------
#      Category: Build & Run                                        #
#          Name: 1.316.a                                            #
#          Rule: Verify IP is following the new ACE based CTECH methodology #
#       Rule ID: 142                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,SIP to Inway,Super HIP                         #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Verify that .acerc file exists inside ace directory
                 Verify that $acerc{UDF}, which is a list, has ace/CTECH_hdl.udf
                 Vefiry that ace/CTECH_hdl.udf is the first entry of the list
                 Override key for ACE directory = acedir

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_lintra.pl: Info: Verifying the IP is following the new ACE based CTECH methodology
-I- wvrin_parse_lintra.pl: Requirement: .acerc file exists inside ace directory(acedir)
-I- wvrin_parse_lintra.pl: Requirement: ace/CTECH_hdl.udf is the first entry of the list
Debug: ACE directory=cfg
Debug: ACERC file=cfg/globalclk.acerc
-V- wvrin_parse_lintra.pl: Adding cfg to INC list
-V- wvrin_parse_lintra.pl: Adding cfg/ace to INC list
-V- wvrin_parse_lintra.pl: Adding cfg/stages to INC list
Dump of the acerc file at the end of globalclk.acerc:
$VAR1 = 'ENABLE_AUTO_POP_DEP_LIBS';
$VAR2 = '0';
$VAR3 = 'SEARCH_PATHS';
$VAR4 = {
          'configdb' => [
                          '/p/hdk/rtl/proj_tools/tbtools/tbtools-srvr10nm-16ww16c/results/sles11_x86_64_gcc4.7.2/deb/rel/sv',
                          '/p/hdk/rtl/proj_tools/tbtools/tbtools-srvr10nm-16ww16c/results/sles11_x86_64_gcc4.7.2/deb/rel/sv/../ace'
                        ],
          'integenv' => [
                          '/p/hdk/rtl/proj_tools/tbtools/tbtools-srvr10nm-16ww16c/tools/integenv/sv',
                          '/p/hdk/rtl/proj_tools/tbtools/tbtools-srvr10nm-16ww16c/tools/integenv/ace'
                        ],
          'globalclk' => [
                           '/nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon',
                           '/nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/src/rtl/clkdist',
                           '/nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/src/rtl/clkreqaggr',
                           '/nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/src/rtl/clk_rcb_lcb',
                           '/nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/target/collage',
                           '/p/hdk/cad/ctech/c2v16ww16e',
                           '/p/hdk/cad/ctech/ctech_exp_c2v16ww11d'
                         ],
          'ovm' => [
                     '/p/hdk/rtl/cad/x86-64_linux26/ovm/ovm/2.1.2_2_ml',
                     '/p/hdk/rtl/proj_tools/tbtools/tbtools-srvr10nm-16ww16c/results/sles11_x86_64_gcc4.7.2/deb/rel/ace'
                   ],
          'baseline_tools' => [
                                '/p/hdk/rtl/proj_tools/baseline_tools/shdk74/16.26.01_buildman'
                              ],
          'ml' => [
                    '/p/hdk/rtl/proj_tools/tbtools/tbtools-srvr10nm-16ww16c/results/sles11_x86_64_gcc4.7.2/deb/rel',
                    '/p/hdk/rtl/proj_tools/tbtools/tbtools-srvr10nm-16ww16c/results/sles11_x86_64_gcc4.7.2/deb/rel/ace',
                    '/p/hdk/rtl/proj_tools/tbtools/tbtools-srvr10nm-16ww16c/results/sles11_x86_64_gcc4.7.2/deb/rel/sv'
                  ],
          'resetcontroller' => [
                                 '/p/hdk/rtl/proj_tools/tbtools/tbtools-srvr10nm-16ww16c/results/sles11_x86_64_gcc4.7.2/deb/rel/sv',
                                 '/p/hdk/rtl/proj_tools/tbtools/tbtools-srvr10nm-16ww16c/results/sles11_x86_64_gcc4.7.2/deb/rel/sv/../ace'
                               ],
          'ten_nm_debug' => [
                              '/p/hdk/rtl/proj_tools/tbtools/tbtools-srvr10nm-16ww16c/results/sles11_x86_64_gcc4.7.2/deb/rel/sv',
                              '/p/hdk/rtl/proj_tools/tbtools/tbtools-srvr10nm-16ww16c/results/sles11_x86_64_gcc4.7.2/deb/rel/sv/../ace'
                            ],
          'tfm_vi_tb' => [
                           '/p/hdk/rtl/proj_tools/tbtools/tbtools-srvr10nm-16ww16c'
                         ],
          'saola' => [
                       '/p/hdk/rtl/cad/x86-64_linux26/intel/saola/16.1.02',
                       '/p/hdk/rtl/proj_tools/tbtools/tbtools-srvr10nm-16ww16c/results/sles11_x86_64_gcc4.7.2/deb/rel/ace'
                     ],
          'tdif' => [
                      '/p/hdk/rtl/proj_tools/tbtools/tbtools-srvr10nm-16ww16c/results/sles11_x86_64_gcc4.7.2/deb/rel',
                      '/p/hdk/rtl/proj_tools/tbtools/tbtools-srvr10nm-16ww16c/results/sles11_x86_64_gcc4.7.2/deb/rel/ace',
                      '/p/hdk/rtl/proj_tools/tbtools/tbtools-srvr10nm-16ww16c/results/sles11_x86_64_gcc4.7.2/deb/rel/sv'
                    ],
          'yam' => [
                     '/p/hdk/rtl/proj_tools/tbtools/tbtools-srvr10nm-16ww16c/results/sles11_x86_64_gcc4.7.2/deb/rel/sv',
                     '/p/hdk/rtl/proj_tools/tbtools/tbtools-srvr10nm-16ww16c/results/sles11_x86_64_gcc4.7.2/deb/rel/sv/../ace'
                   ],
          'jem' => [
                     '/p/hdk/rtl/proj_tools/tbtools/tbtools-srvr10nm-16ww16c/results/sles11_x86_64_gcc4.7.2/deb/rel',
                     '/p/hdk/rtl/proj_tools/tbtools/tbtools-srvr10nm-16ww16c/results/sles11_x86_64_gcc4.7.2/deb/rel/ace',
                     '/p/hdk/rtl/proj_tools/tbtools/tbtools-srvr10nm-16ww16c/results/sles11_x86_64_gcc4.7.2/deb/rel/sv'
                   ],
          'shr_tb' => [
                        '/p/hdk/rtl/proj_tools/tbtools/tbtools-srvr10nm-16ww16c/results/sles11_x86_64_gcc4.7.2/deb/rel/sv',
                        '/p/hdk/rtl/proj_tools/tbtools/tbtools-srvr10nm-16ww16c/results/sles11_x86_64_gcc4.7.2/deb/rel/sv/../ace'
                      ],
          'sytb_ovm' => [
                          '/p/hdk/rtl/proj_tools/tbtools/tbtools-srvr10nm-16ww16c/results/sles11_x86_64_gcc4.7.2/deb/rel/sv',
                          '/p/hdk/rtl/proj_tools/tbtools/tbtools-srvr10nm-16ww16c/results/sles11_x86_64_gcc4.7.2/deb/rel/sv/../ace'
                        ]
        };
$VAR5 = 'SUB_SCOPES';
$VAR6 = {
          'subscopes' => {
                           'globalclk' => [
                                            'tfm_vi_tb',
                                            'ten_nm_debug',
                                            'ovm',
                                            'saola',
                                            'yam',
                                            'resetcontroller',
                                            'ml',
                                            'jem',
                                            'sytb_ovm',
                                            'configdb',
                                            'shr_tb',
                                            'integenv',
                                            'tdif',
                                            'baseline_tools'
                                          ]
                         }
        };
$VAR7 = 'LIBS';
$VAR8 = [
          '',
          'cfg/ace/lib'
        ];
$VAR9 = 'UDF';
$VAR10 = [
           '/p/hdk/cad/ctech/c2v16ww16e//ace/CTECH_hdl.udf',
           '/p/hdk/cad/ctech/ctech_exp_c2v16ww11d//ace/CTECH_EXP_hdl.udf',
           '/nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/cfg/globalclk.udf'
         ];
$VAR11 = 'ENABLE_RECURSIVE_DEP_LIBS';
$VAR12 = '0';
$VAR13 = 'TEST_PATTERNS';
$VAR14 = [
           'trex_test',
           'verif/tests',
           'verif/tests/static_checks',
           'verif/tests/hello_world_tests'
         ];
Debug: successfully loaded file=cfg/globalclk.acerc
Debug: UDF key does exists.
Debug: UDF hash reference: /p/hdk/cad/ctech/c2v16ww16e//ace/CTECH_hdl.udf /p/hdk/cad/ctech/ctech_exp_c2v16ww11d//ace/CTECH_EXP_hdl.udf /nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/cfg/globalclk.udf
Debug: ace/CTECH_hdl.udf is the first entry.
-I- wvrin_parse_lintra.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_lintra.pl: ################################ END OF Rule: 1.316.a #################################
-I- wvrin_parse_lintra.pl: 

-I- wvrin_parse_lintra.pl: ################################ Rule: 17.172.a ################################
------------------------------------------------------------------------------------------------
#      Category: RTL+Lint                                           #
#          Name: 17.172.a                                           #
#          Rule: Lintra waiver files are available in tools/lint directory #
#       Rule ID: 82                                                 #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,GFX/IMG,Super HIP                          #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Read the lintra violations xml report to find the waiver files used.
                 Verify these files exist somewhere under [lintradir].
                 There must be at least one waiver file.\
                 Override key for lintra violations xml report = lintraxmlfile
                 Override key for lintra directory where waivers live = lintradir
                 Override key for paths where global waiver files live = globaldirs

------------------------------------------------------------------------------------------------
-I- wvrin_parse_lintra.pl: Info: Collect waiver files from xml and ensure they exist under lintradir
-V- wvrin_parse_lintra.pl: Debug: Final waiver files=tools/lintra/waivers/pccdu/pccdu_w.xml
-V- wvrin_parse_lintra.pl: --------------------------------------
-V- wvrin_parse_lintra.pl:    Waiver files must exist under tools/lintra/waivers/pccdu
-V- wvrin_parse_lintra.pl: --------------------------------------
-I- wvrin_parse_lintra.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_lintra.pl: ################################ END OF Rule: 17.172.a ################################
-I- wvrin_parse_lintra.pl: 

-I- wvrin_parse_lintra.pl: ################################ Rule: 17.3.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: RTL+Lint                                           #
#          Name: 17.3.a                                             #
#          Rule: Lintra waiver file names are uniquified with [alias]_ prefix #
#       Rule ID: 13                                                 #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,Super HIP                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Read the lintra violations xml report to get the waiver_files
                 There must be at least 1 waiver file.
                 Verify that each file has the [alias]_ prefix in its name.
                 Override key for Lintra Waiver File prefix = lintrawaiverfileprefix
                 Override key for paths where global waiver files live = globaldirs

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_lintra.pl: Info: Lintra waiver files need to be unique([alias]_ prefix) to be reusable at SoC level
-V- wvrin_parse_lintra.pl: Debug: Final waiver files=tools/lintra/waivers/pccdu/pccdu_w.xml
-V- wvrin_parse_lintra.pl: --------------------------------------
-V- wvrin_parse_lintra.pl:    Waiver files must be unique
-V- wvrin_parse_lintra.pl: --------------------------------------
-I- wvrin_parse_lintra.pl: Warning: lintrawaiverfileprefix does not contain [alias]
-V- wvrin_parse_lintra.pl: Does pccdu_w.xml contain ^pccdu?
-V- wvrin_parse_lintra.pl:    YES - Found a match
-I- wvrin_parse_lintra.pl: Debug: Item pccdu_w.xml did match ^pccdu - PASS
There were 1 out of 1 matches
-I- wvrin_parse_lintra.pl: Debug: There was a match - PASS
-V- wvrin_parse_lintra.pl: --------------------------------------
-V- wvrin_parse_lintra.pl:    Verification code
-V- wvrin_parse_lintra.pl: --------------------------------------
-I- wvrin_parse_lintra.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_lintra.pl: ################################ END OF Rule: 17.3.a ##################################
-I- wvrin_parse_lintra.pl: 

-I- wvrin_parse_lintra.pl: ################################ Rule: 17.171.a ################################
------------------------------------------------------------------------------------------------
#      Category: RTL+Lint                                           #
#          Name: 17.171.a                                           #
#          Rule: Lintra reports are clean                           #
#       Rule ID: 16                                                 #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,Super HIP                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Read the lintra violations xml report and fail if any Fatal or unwaivered Error violations are found.

------------------------------------------------------------------------------------------------
-I- wvrin_parse_lintra.pl: Info: Checking that Lintra output(lintraxmlfile) exists under tools/lint/ or tools/lint/outputs and clean without "Error" or "Fatal"
-I- wvrin_parse_lintra.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_lintra.pl: ################################ END OF Rule: 17.171.a ################################
-I- wvrin_parse_lintra.pl: 

-I- wvrin_parse_lintra.pl: ################################ Rule: 17.342.a ################################
------------------------------------------------------------------------------------------------
#      Category: RTL+Lint                                           #
#          Name: 17.342.a                                           #
#          Rule: Lintra Open Latch check must be run and violations report should be clean #
#       Rule ID: 498                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,Super HIP                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: - Open Latch violations report should exist in <MODEL_ROOT>/tools/openlatch dir
                 - The violations report file should not contain violations
                 - OL Waiver file - waivedSeqPaths.cfg should exist in <MODEL ROOT>/tools/openlatch/config directory
                 - OL config files should exist in <MODEL ROOT>/tools/openlatch/config directory: clockRelation.cfg, clocks.cfg, constSig.cfg, freeRunningCLocks.cfg, latchClk.cfg
                 
                 Override key for lintra open latch dir = lintraopenlatchdir
                 Override key for lintra open latch config dir = lintraopenlatchconfigdir

------------------------------------------------------------------------------------------------
-I- wvrin_parse_lintra.pl: Info: Lintra Open Latch check must be run and violations report must be clean.
-I- wvrin_parse_lintra.pl: Requirement: The open latch violations report file should exist in open latch directory(<MODEL_ROOT?/tools/openlatchdir)
-I- wvrin_parse_lintra.pl: Requirement: The violations report file should not contain violations
-I- wvrin_parse_lintra.pl: Requirement: The OL waiver file - waivedSeqPaths.cfg should exist in <MODEL_ROOT>/tools/openlatch/config directory
-I- wvrin_parse_lintra.pl: Requirement: OL config files should exist in <MODEL_ROOT>/tools/openlatch/config directory: clockRelation.cfg, clocks.cfg, constSig.cfg, freeRunningClocks.cfg, latchClk.cfg
-V- wvrin_parse_lintra.pl: --------------------------------------
-V- wvrin_parse_lintra.pl:    Define Lintra Open Latch directory
-V- wvrin_parse_lintra.pl: --------------------------------------
-V- wvrin_parse_lintra.pl: Debug: Lintra Open Latch directory = tools/openlatch
-V- wvrin_parse_lintra.pl: --------------------------------------
-V- wvrin_parse_lintra.pl:    Define Lintra Open Latch Violations file
-V- wvrin_parse_lintra.pl: --------------------------------------
-I- wvrin_parse_lintra.pl: Debug: Violations file defined=pccdu_violations.xml
-V- wvrin_parse_lintra.pl: --------------------------------------
-V- wvrin_parse_lintra.pl:    Locate Violations file
-V- wvrin_parse_lintra.pl: --------------------------------------
-I- wvrin_parse_lintra.pl: Info: Starting point for 'tools/openlatch' after search path=./tools/openlatch
-I- wvrin_parse_lintra.pl: Debug: Count = 0 is less than min of 1 - FAIL
-I- wvrin_parse_lintra.pl: Error: Linta Open Latch Violations file tools/openlatch/pccdu_violations.xml does not exist
-V- wvrin_parse_lintra.pl: --------------------------------------
-V- wvrin_parse_lintra.pl:    Define Lintra Open Latch config directory
-V- wvrin_parse_lintra.pl: --------------------------------------
-V- wvrin_parse_lintra.pl: Debug: Lintra Open Latch directory = tools/openlatch/config
-I- wvrin_parse_lintra.pl: Info: Lintra Open Latch check must be run and waiver file and config files must be present in the open latch config directory
-I- wvrin_parse_lintra.pl: Info: Starting point for 'tools/openlatch/config' after search path=./tools/openlatch/config
-I- wvrin_parse_lintra.pl: Debug: Count = 1 is exactly 1 - PASS
-I- wvrin_parse_lintra.pl: Info: Starting point for 'tools/openlatch/config' after search path=./tools/openlatch/config
-I- wvrin_parse_lintra.pl: Debug: Count = 5 is exactly 5 - PASS
-I- wvrin_parse_lintra.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_lintra.pl: ################################ END OF Rule: 17.342.a ################################
-I- wvrin_parse_lintra.pl: 

-I- wvrin_parse_lintra.pl: ################################ Rule: 17.173.a ################################
------------------------------------------------------------------------------------------------
#      Category: RTL+Lint                                           #
#          Name: 17.173.a                                           #
#          Rule: Waiver files are NOT applied to all files, but only to files in the IP #
#       Rule ID: 88                                                 #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,Super HIP                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Read the lintra violations xml report to collect the list of waiver files used.
                 Extract file="[name]" from all these.
                 Make sure [name] contains an alpha/numeric character
                 Override key for lintra violations xml report = lintraxmlfile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_lintra.pl: Info: Ensure that Lintra waivers provided by IP apply only to that IP
-I- wvrin_parse_lintra.pl: Requirement: The name of the include files must contain an alpha/numeric character
-V- wvrin_parse_lintra.pl: --------------------------------------
-V- wvrin_parse_lintra.pl:    Collect waiver files from xml file.  There must be at least 1 waiver file
-V- wvrin_parse_lintra.pl: --------------------------------------
-V- wvrin_parse_lintra.pl: Debug: Final waiver files=tools/lintra/waivers/pccdu/pccdu_w.xml
-V- wvrin_parse_lintra.pl: --------------------------------------
-V- wvrin_parse_lintra.pl:    Extract file names from waiver files
-V- wvrin_parse_lintra.pl: --------------------------------------
-V- wvrin_parse_lintra.pl: --------------------------------------
-V- wvrin_parse_lintra.pl:    File names in waivers, must not use pattern that matches ALL files
-V- wvrin_parse_lintra.pl: --------------------------------------
-I- wvrin_parse_lintra.pl: Debug: Working on file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> prbhatt1429906740 file-> .*/source/v/CTECH_v_rtl_lib_top.vs ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> prbhatt1429906772 file-> .*/rtl/clkdist/gclk_pccdu_dop_clkdiv.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> prbhatt1429906848 file-> .*/rtl/clkdist/gclk_pccdu_dop_clkdiv.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> prbhatt1429906874 file-> .*/rtl/clkdist/gclk_pccdu_dop_clkdiv.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> prbhatt1429906909 file-> .*/rtl/clkdist/gclk_pccdu_dop_clkdiv.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> prbhatt1429906914 file-> .*/rtl/clkdist/gclk_pccdu_dop_clkdiv.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> prbhatt1429908292 file-> .*/rtl/clkdist/gclk_pccdu_dop_clkdiv.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> prbhatt1429908345 file-> .*/source/v/ctech_lib_clk_or.v ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> prbhatt1429908364 file-> .*/source/v/ctech_lib_clk_or.v ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> prbhatt1429908386 file-> .*/source/v/ctech_lib_clk_and_en.v ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> prbhatt1429908404 file-> .*/rtl/clkdist/gclk_pccdu.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> prbhatt1429908426 file-> .*/rtl/clkdist/gclk_pccdu.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> prbhatt1429908443 file-> .*/rtl/clkdist/gclk_pccdu.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> prbhatt1429908459 file-> .*/rtl/clkdist/gclk_pccdu_dop_clkdiv.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> prbhatt1431053785 file-> .*/source/v/ctech_lib_clk_or.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> prbhatt1431053799 file-> .*/source/v/ctech_lib_clk_or.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> prbhatt1431053812 file-> .*/source/v/ctech_lib_clk_and_en.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1437500940 file-> .*/rtl/clkdist/gclk_pccdu.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930916 file-> .*/source/v/CTECH_v_rtl_lib_top.vs ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930917 file-> .*/source/v/ctech_lib_and2.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930918 file-> .*/source/v/ctech_lib_buf.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930919 file-> .*/source/v/ctech_lib_clk_16delay.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930920 file-> .*/source/v/ctech_lib_clk_and.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930921 file-> .*/source/v/ctech_lib_clk_and_en.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930922 file-> .*/source/v/ctech_lib_clk_buf.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930923 file-> .*/source/v/ctech_lib_clk_buf_glitch_glob.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930924 file-> .*/source/v/ctech_lib_clk_delay.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930925 file-> .*/source/v/ctech_lib_clk_div2.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930926 file-> .*/source/v/ctech_lib_clk_div2_reset.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930927 file-> .*/source/v/ctech_lib_clk_div2_rst.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930928 file-> .*/source/v/ctech_lib_clk_divider2.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930929 file-> .*/source/v/ctech_lib_clk_divider2_reset.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930930 file-> .*/source/v/ctech_lib_clk_divider2_rst.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930931 file-> .*/source/v/ctech_lib_clk_firewall_ls_and.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930932 file-> .*/source/v/ctech_lib_clk_gate_and.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930933 file-> .*/source/v/ctech_lib_clk_gate_and_hf.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930934 file-> .*/source/v/ctech_lib_clk_gate_or.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930935 file-> .*/source/v/ctech_lib_clk_gate_te.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930936 file-> .*/source/v/ctech_lib_clk_gate_te_rst_ss.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930937 file-> .*/source/v/ctech_lib_clk_inv.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930938 file-> .*/source/v/ctech_lib_clk_mux_2to1.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930939 file-> .*/source/v/ctech_lib_clk_mux_2to1_glitchfree.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930940 file-> .*/source/v/ctech_lib_clk_nand.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930941 file-> .*/source/v/ctech_lib_clk_nand_en.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930942 file-> .*/source/v/ctech_lib_clk_nor.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930943 file-> .*/source/v/ctech_lib_clk_nor_en.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930944 file-> .*/source/v/ctech_lib_clk_or.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930945 file-> .*/source/v/ctech_lib_clk_or_en.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930946 file-> .*/source/v/ctech_lib_doublesync_rst.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930947 file-> .*/source/v/ctech_lib_doublesync_rstb.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930948 file-> .*/source/v/ctech_lib_doublesync_set.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930949 file-> .*/source/v/ctech_lib_doublesync_setb.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930950 file-> .*/source/v/ctech_lib_dq.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930951 file-> .*/source/v/ctech_lib_firewall_and.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930952 file-> .*/source/v/ctech_lib_firewall_ls_and.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930953 file-> .*/source/v/ctech_lib_firewall_ls_or.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930954 file-> .*/source/v/ctech_lib_firewall_or.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930955 file-> .*/source/v/ctech_lib_ident.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930956 file-> .*/source/v/ctech_lib_inv.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930957 file-> .*/source/v/ctech_lib_latch.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930958 file-> .*/source/v/ctech_lib_latch_async_rst.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930959 file-> .*/source/v/ctech_lib_latch_async_rst_set.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930960 file-> .*/source/v/ctech_lib_latch_async_set.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930961 file-> .*/source/v/ctech_lib_latch_p.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930962 file-> .*/source/v/ctech_lib_msff.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930963 file-> .*/source/v/ctech_lib_msff_async_rst.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930964 file-> .*/source/v/ctech_lib_msff_async_rst_en.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930965 file-> .*/source/v/ctech_lib_msff_async_rst_meta.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930966 file-> .*/source/v/ctech_lib_msff_async_rst_meta1.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930967 file-> .*/source/v/ctech_lib_msff_async_rst_meta_hard.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930968 file-> .*/source/v/ctech_lib_msff_async_rst_set.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930969 file-> .*/source/v/ctech_lib_msff_async_rst_set_clkb.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930970 file-> .*/source/v/ctech_lib_msff_async_set.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930971 file-> .*/source/v/ctech_lib_msff_async_set_meta.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930972 file-> .*/source/v/ctech_lib_msff_clkb.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930973 file-> .*/source/v/ctech_lib_msff_meta.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930974 file-> .*/source/v/ctech_lib_msff_meta_hard.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930975 file-> .*/source/v/ctech_lib_msff_sync_rst.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930976 file-> .*/source/v/ctech_lib_msff_sync_set.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930977 file-> .*/source/v/ctech_lib_mux_2to1.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930978 file-> .*/source/v/ctech_lib_mux_2to1_hf.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930979 file-> .*/source/v/ctech_lib_mux_2to1_inv_hf.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930980 file-> .*/source/v/ctech_lib_or2.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930981 file-> .*/source/v/ctech_lib_power_switch.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930982 file-> .*/source/v/ctech_lib_tieoff_0.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442930983 file-> .*/source/v/ctech_lib_tieoff_1.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442931014 file-> .*/rtl/clkdist/gclk_pccdu.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1442931893 file-> .*/rtl/clkdist/gclk_pccdu.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1451511823 file-> .*/rtl/clkdist/ctech_lib_clk_dop_div.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1451511838 file-> .*/rtl/clkdist/ctech_lib_clk_dop_div2.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1451511857 file-> .*/rtl/clkdist/gclk_pccdu_dop.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1451511877 file-> .*/rtl/clkdist/gclk_pccdu_dop.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1451511890 file-> .*/rtl/clkdist/gclk_pccdu_dop.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1451511920 file-> .*/rtl/clkdist/ctech_lib_clk_dop_div2.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1451511932 file-> .*/rtl/clkdist/ctech_lib_clk_dop_div2.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1451511944 file-> .*/rtl/clkdist/ctech_lib_clk_dop_div.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1451511961 file-> .*/rtl/clkdist/ctech_lib_clk_dop_div.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1451511976 file-> .*/rtl/clkdist/ctech_lib_clk_dop_div.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1451926879 file-> .*/rtl/clkdist/ctech_lib_clk_dop_div3.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1457536926 file-> .*/rtl/clkdist/gclk_pccdu_dop.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1457537030 file-> .*/source/v/ctech_lib_clk_dop_div2or4.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1457537068 file-> .*/source/v/ctech_lib_clk_dop_div2.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1457537115 file-> .*/source/v/ctech_lib_clk_dop_div1.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1457537146 file-> .*/source/v/CTECH_EXP_v_rtl_lib_top.vs ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1457537192 file-> .*/source/v/CTECH_EXP_v_rtl_lib_top.vs ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1457537193 file-> .*/source/v/ctech_lib_async_rst_latch.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1457537194 file-> .*/source/v/ctech_lib_async_rst_latch_p.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1457537195 file-> .*/source/v/ctech_lib_async_set_latch.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1457537196 file-> .*/source/v/ctech_lib_async_set_latch_p.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1457537197 file-> .*/source/v/ctech_lib_bb_buf.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1457537198 file-> .*/source/v/ctech_lib_buf_dly.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1457537199 file-> .*/source/v/ctech_lib_clk_mux_3to1.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1457537200 file-> .*/source/v/ctech_lib_clk_mux_4to1.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1457537201 file-> .*/source/v/ctech_lib_en_latch.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1457537202 file-> .*/source/v/ctech_lib_en_latch_p.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1457537203 file-> .*/source/v/ctech_lib_en_rst_latch.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1457537204 file-> .*/source/v/ctech_lib_en_rst_latch_p.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1457537205 file-> .*/source/v/ctech_lib_en_set_latch.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1457537206 file-> .*/source/v/ctech_lib_en_set_latch_p.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1457537207 file-> .*/source/v/ctech_lib_rst_latch.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1457537208 file-> .*/source/v/ctech_lib_rst_latch_p.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1457537209 file-> .*/source/v/ctech_lib_set_latch.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1457537210 file-> .*/source/v/ctech_lib_set_latch_p.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1457537211 file-> .*/source/v/ctech_lib_set_rst_latch.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1457537212 file-> .*/source/v/ctech_lib_set_rst_latch_p.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1458158596 file-> .*/src/rtl/clkdist/gclk_pccdu_dop.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1458158619 file-> .*/src/rtl/clkdist/gclk_pccdu_dop.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1458158628 file-> .*/src/rtl/clkdist/gclk_pccdu_dop.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1458158646 file-> .*/source/v/ctech_lib_clk_dop_div1.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1458158659 file-> .*/source/v/ctech_lib_clk_dop_div2or4.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1458158669 file-> .*/source/v/ctech_lib_clk_dop_div2.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_kcorrell_1461677090 file-> .*/src/rtl/common/gclk_map.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_kcorrell_1461677091 file-> .*/src/rtl/common/gclk_map.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_kcorrell_1461677092 file-> .*/src/rtl/common/gclk_map.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_kcorrell_1461679971 file-> .*/source/v/ctech_1_to_2_map.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1467250008 file-> .*/src/rtl/clkdist/gclk_pccdu.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-I- wvrin_parse_lintra.pl: Debug: Found 'waiver_id-> IP_prbhatt_1467250045 file-> .*/src/rtl/clkdist/gclk_pccdu.sv ' in file tools/lintra/waivers/pccdu/pccdu_w.xml
-V- wvrin_parse_lintra.pl: --------------------------------------
-V- wvrin_parse_lintra.pl:    Verification code
-V- wvrin_parse_lintra.pl: --------------------------------------
-I- wvrin_parse_lintra.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_lintra.pl: ################################ END OF Rule: 17.173.a ################################
-I- wvrin_parse_lintra.pl: 

-I- wvrin_parse_nebulon.pl: Legacy file: /p/hdk/rtl/proj_tools/zircon/master/2.08.00/data/zirconQA_legacy.soft_ip.2.08.00_hdk.dat
-V- wvrin_parse_nebulon.pl: Reading override data file at tools/zirconqa/inputs/pccdu_override_2.08.00.dat
Nebulon QualityChecker violations xml file = tools/nebulon/output/nebulon_pccdu_violations.xml
-I- wvrin_parse_nebulon.pl: Debug: File tools/nebulon/output/nebulon_pccdu_violations.xml was not found - FAIL
-I- wvrin_parse_nebulon.pl: Error: Nebulon QualityChecker violations xml file tools/nebulon/output/nebulon_pccdu_violations.xml does not exist
-I- wvrin_parse_nebulon.pl: ################################ Rule: 11.107.b ################################
------------------------------------------------------------------------------------------------
#      Category: RDL                                                #
#          Name: 11.107.b                                           #
#          Rule: [FUSE] RAL files delivered                         #
#       Rule ID: 399                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,Super HIP                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1.	Check for the existence of these 5 files  should have all 5 from the falsearchpath dir
                 a.	*.csv
                 b.	*.fuse.html
                 c.	*.v
                 d.	*_classes.svh
                 e.	*_env.svh
                 f.	*_fuse.xml
                 2.	Keys:
                 a.	falsearchpath (default=tb/verif/output/fuse)
                 Override key for output fal search path = falsearchpath

------------------------------------------------------------------------------------------------
-I- wvrin_parse_nebulon.pl: Info: Checking the existence of 6 FUSE FAL files (*.csv, *.fuse.html, *.v, *_classes.svh, *_env.svh and *_fuse.xml)
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl:    Extract RAL output search path
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl: Debug: RAL output directory = tb/verif/output/fuse
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl:    Extract RDL FUSE output files
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl: Debug: search_falF=(\S+).csv$ (\S+).fuse.html$ (\S+)\.v$ (\S+)_classes.svh$ (\S+)_env.svh$ (\S+)_fuse.xml$
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl:    Extract search FAL output files
-V- wvrin_parse_nebulon.pl: --------------------------------------
-I- wvrin_parse_nebulon.pl: Info: Starting point for 'tb/verif/output/fuse' after search path=
-V- wvrin_parse_nebulon.pl: Debug: falFiles=
-I- wvrin_parse_nebulon.pl: Debug: Count = 0 is less than min of 6 - FAIL
-I- wvrin_parse_nebulon.pl: Error: 0 FUSE FAL files found (expecting exactly 6 files)
-I- wvrin_parse_nebulon.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_nebulon.pl: ################################ END OF Rule: 11.107.b ################################
-I- wvrin_parse_nebulon.pl: 

-I- wvrin_parse_nebulon.pl: ################################ Rule: 11.107.a ################################
------------------------------------------------------------------------------------------------
#      Category: RDL                                                #
#          Name: 11.107.a                                           #
#          Rule: [FUSE] RDL file delivered                          #
#       Rule ID: 400                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1.	Verify FUSE RDL files exist in the rdlsearchpath
                 a.	[rdlfusetop].rdl
                 2.	Keys:
                 a.	rdlfusetop (default=^[<ip>_fuse_top].rdl$)
                 b.	rdlsearchpath (default="tools/srdl") (same as other rules)
                 Override key for RDL fuse top name = rdlfusetop
                 Override key for rdl file search path = rdlsearchpath
                 Override key for additional fuse rdl file search path = rdlfusesearchpath

------------------------------------------------------------------------------------------------
-I- wvrin_parse_nebulon.pl: Info: Checking the existence of FUSE RDL file ([rdlfusetop].rdl)
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl:    Extract RDL file search path
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl: Debug: RDL file search path (default) = tools/srdl
-V- wvrin_parse_nebulon.pl: Debug: RDL additional fuse file search path = 
-V- wvrin_parse_nebulon.pl: Debug: Directory to search for FUSE top RDL file = tools/srdl
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl:    Extract RDL FUSE top name
-V- wvrin_parse_nebulon.pl: --------------------------------------
-I- wvrin_parse_nebulon.pl: Debug: ./\S+_fuse_top not exists
-V- wvrin_parse_nebulon.pl: Debug: RDL FUSE top name = (\S+)_fuse_top
-V- wvrin_parse_nebulon.pl: Debug: search_rdlF=(\S+)_fuse_top.rdl
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl:    Extract search FAL output files
-V- wvrin_parse_nebulon.pl: --------------------------------------
-I- wvrin_parse_nebulon.pl: Info: Starting point for 'tools/srdl' after search path=
-V- wvrin_parse_nebulon.pl: Debug: rdlFiles=
-I- wvrin_parse_nebulon.pl: Debug: Count = 0 is less than min of 1 - FAIL
-I- wvrin_parse_nebulon.pl: Error: FUSE RDL file not found
-I- wvrin_parse_nebulon.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_nebulon.pl: ################################ END OF Rule: 11.107.a ################################
-I- wvrin_parse_nebulon.pl: 

-I- wvrin_parse_nebulon.pl: ################################ Rule: 11.273.c ################################
------------------------------------------------------------------------------------------------
#      Category: RDL                                                #
#          Name: 11.273.c                                           #
#          Rule: [TAP] RAL files delivered                          #
#       Rule ID: 470                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,Super HIP                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Checks for the existence of these files under "talsearchpath"
                 a. [rdltaptop].tdr
                 b. [rdltaptop]_tap_regs.svh
                 c. dfx.csv
                 d. dfx.params
                 e. dfx.xls
                 
                 These files are generated by nebulon (note that your project may be using a different nebulon version):
                 source /p/com/env/psetup/prod/bin/setupTool blueprint 3.7.4;
                 source /p/com/env/psetup/prod/bin/setupTool nebulon 2.09p1;
                 $NEBULON_DIR/bin/nebulon -input <top file>.rdl -dfx -out_dir .
                 
                 Override key for TAP top name = rdltaptop
                 Override key for TAL search path = talsearchpath

------------------------------------------------------------------------------------------------
-I- wvrin_parse_nebulon.pl: Info: Checking the existence of TAP TAL files under talsearchpath.
-I- wvrin_parse_nebulon.pl: Requirement: Exactly one [rdltaptop].tdr file
-I- wvrin_parse_nebulon.pl: Requirement: Exactly one [rdltaptop]_tap_regs.svh file
-I- wvrin_parse_nebulon.pl: Requirement: Exactly one dfx.csv file
-I- wvrin_parse_nebulon.pl: Requirement: Exactly one dfx.params file
-I- wvrin_parse_nebulon.pl: Requirement: Exactly one dfx.xls file
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl:    Define TAL search path
-V- wvrin_parse_nebulon.pl: --------------------------------------
-I- wvrin_parse_nebulon.pl: Debug: TAL search path = tb/verif/output/dfx
-I- wvrin_parse_nebulon.pl: Error: Key rdltaptop is empty. Please define it using prezirconQA.
-I- wvrin_parse_nebulon.pl: Debug: RDL TAP top name = None
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl:    Verify the existence of [rdltaptop].tdr
-V- wvrin_parse_nebulon.pl: --------------------------------------
-I- wvrin_parse_nebulon.pl: Info: Starting point for 'tb/verif/output/dfx' after search path=
-I- wvrin_parse_nebulon.pl: Debug: Count = 0 is less than min of 1 - FAIL
-I- wvrin_parse_nebulon.pl: Error: Zero or more than one None.tdr exists under tb/verif/output/dfx
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl:    Verify the existence of [rdltaptop]_tap_regs.svh
-V- wvrin_parse_nebulon.pl: --------------------------------------
-I- wvrin_parse_nebulon.pl: Info: Starting point for 'tb/verif/output/dfx' after search path=
-I- wvrin_parse_nebulon.pl: Debug: Count = 0 is less than min of 1 - FAIL
-I- wvrin_parse_nebulon.pl: Error: Zero or more than one None_tap_regs.svh exists under tb/verif/output/dfx
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl:    Verify the existence of dfx.csv
-V- wvrin_parse_nebulon.pl: --------------------------------------
-I- wvrin_parse_nebulon.pl: Info: Starting point for 'tb/verif/output/dfx' after search path=
-I- wvrin_parse_nebulon.pl: Debug: Count = 0 is less than min of 1 - FAIL
-I- wvrin_parse_nebulon.pl: Error: Zero or more than one dfx.csv exists under tb/verif/output/dfx
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl:    Verify the existence of dfx.params
-V- wvrin_parse_nebulon.pl: --------------------------------------
-I- wvrin_parse_nebulon.pl: Info: Starting point for 'tb/verif/output/dfx' after search path=
-I- wvrin_parse_nebulon.pl: Debug: Count = 0 is less than min of 1 - FAIL
-I- wvrin_parse_nebulon.pl: Error: Zero or more than one dfx.params exists under tb/verif/output/dfx
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl:    Verify the existence of dfx.xls
-V- wvrin_parse_nebulon.pl: --------------------------------------
-I- wvrin_parse_nebulon.pl: Info: Starting point for 'tb/verif/output/dfx' after search path=
-I- wvrin_parse_nebulon.pl: Debug: Count = 0 is less than min of 1 - FAIL
-I- wvrin_parse_nebulon.pl: Error: Zero or more than one dfx.xls exists under tb/verif/output/dfx
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl:    Verification code
-V- wvrin_parse_nebulon.pl: --------------------------------------
-I- wvrin_parse_nebulon.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_nebulon.pl: ################################ END OF Rule: 11.273.c ################################
-I- wvrin_parse_nebulon.pl: 

-I- wvrin_parse_nebulon.pl: ################################ Rule: 11.273.b ################################
------------------------------------------------------------------------------------------------
#      Category: RDL                                                #
#          Name: 11.273.b                                           #
#          Rule: All TDRs and STF regs documented in RDL            #
#       Rule ID: 441                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,Super HIP                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #

------------------------------------------------------------------------------------------------
-I- wvrin_parse_nebulon.pl: ################################ END OF Rule: 11.273.b ################################-I- wvrin_parse_nebulon.pl: 

-I- wvrin_parse_nebulon.pl: ################################ Rule: 11.105.b ################################
------------------------------------------------------------------------------------------------
#      Category: RDL                                                #
#          Name: 11.105.b                                           #
#          Rule: [CR] RAL files delivered                           #
#       Rule ID: 69                                                 #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,Super HIP                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1.	Check for the existence of these 3 files  should have minimum 3 from the ralsearchpath dir
                 a.	[rdlcrtop]_ral_env.svh
                 b.	[rdlcrtop]_ral_rtl_monitor.svh
                 c.	*_regs.svh
                 2.	Keys:
                 a.	rdlcrtop => same alias from index 105a
                 b.	ralsearchpath (default=tb/verif/output/ovm)
                 Override key for RDL CR top name = rdlcrtop
                 Override key for output ral search path = ralsearchpath

------------------------------------------------------------------------------------------------
-I- wvrin_parse_nebulon.pl: Info: Checking the existence of CR RAL files ([rdlcrtop]_ral_env.svh, [rdlcrtop]_ral_rtl_monitor.svh and [rdlcrtop]_regs.svh)
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl:    Extract RAL output search path
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl: Debug: RAL output directory = tb/verif/output/ovm
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl:    Extract RAL CR top name
-V- wvrin_parse_nebulon.pl: --------------------------------------
-I- wvrin_parse_nebulon.pl: Debug: ./\S+_cr_top not exists
-V- wvrin_parse_nebulon.pl: Debug: RAL CR top name = (\S+)_cr_top
-V- wvrin_parse_nebulon.pl: Debug: search_ralF=(\S+)_cr_top_ral_env.svh (\S+)_cr_top_ral_rtl_monitor.svh (\S+)_cr_top_regs.svh
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl:    Extract search RAL output files
-V- wvrin_parse_nebulon.pl: --------------------------------------
-I- wvrin_parse_nebulon.pl: Info: Starting point for 'tb/verif/output/ovm' after search path=
-V- wvrin_parse_nebulon.pl: Debug: ralFiles=
-I- wvrin_parse_nebulon.pl: Debug: Count = 0 is less than min of 3 - FAIL
-I- wvrin_parse_nebulon.pl: Error: 0 RAL output files found under tb/verif/output/ovm
-I- wvrin_parse_nebulon.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_nebulon.pl: ################################ END OF Rule: 11.105.b ################################
-I- wvrin_parse_nebulon.pl: 

-I- wvrin_parse_nebulon.pl: ################################ Rule: 11.105.a ################################
------------------------------------------------------------------------------------------------
#      Category: RDL                                                #
#          Name: 11.105.a                                           #
#          Rule: [CR] RDL file delivered                            #
#       Rule ID: 138                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1.Details:
                 a.Verify CR RDL files exist
                 i.[rdcrtop].rdl
                 b.Keys:
                 i.rdlcrtop (default=^[ip_cr_top].rdl$)
                 ii.rdlsearchpath (default=tools/srdl)
                 Override key for RDL CR top name = rdlcrtop
                 Override key for rdlsearchpath directory = rdlsearchpath

------------------------------------------------------------------------------------------------
-I- wvrin_parse_nebulon.pl: Info: Checking the existence of CR RDL file
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl:    Extract RDL output search path
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl: Debug: RDL output directory = tools/srdl
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl:    Extract RDL CR top file name
-V- wvrin_parse_nebulon.pl: --------------------------------------
-I- wvrin_parse_nebulon.pl: Debug: ./\S+_cr_top not exists
-V- wvrin_parse_nebulon.pl: Debug: RDL CR top name = (\S+)_cr_top
-V- wvrin_parse_nebulon.pl: Debug: search_rdlF=(\S+)_cr_top.rdl
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl:    Test1: Check if required file name match found
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl:    Extract search RDL output files
-V- wvrin_parse_nebulon.pl: --------------------------------------
-I- wvrin_parse_nebulon.pl: Info: Starting point for 'tools/srdl' after search path=
-V- wvrin_parse_nebulon.pl: Debug: rdlFiles=
-I- wvrin_parse_nebulon.pl: Debug: Count = 0 is less than min of 1 - FAIL
-I- wvrin_parse_nebulon.pl: Error: Required file [ip_cr_top].rdl not found under tools/srdl
-I- wvrin_parse_nebulon.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_nebulon.pl: ################################ END OF Rule: 11.105.a ################################
-I- wvrin_parse_nebulon.pl: 

-I- wvrin_parse_nebulon.pl: ################################ Rule: 11.347.a ################################
------------------------------------------------------------------------------------------------
#      Category: RDL                                                #
#          Name: 11.347.a                                           #
#          Rule: [TAP] Proper Specification has been provided       #
#       Rule ID: 527                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: TBD

------------------------------------------------------------------------------------------------
-I- wvrin_parse_nebulon.pl: ################################ END OF Rule: 11.347.a ################################-I- wvrin_parse_nebulon.pl: 

-I- wvrin_parse_nebulon.pl: ################################ Rule: 11.272.a ################################
------------------------------------------------------------------------------------------------
#      Category: RDL                                                #
#          Name: 11.272.a                                           #
#          Rule: [FUSE+STRAP] RDL verified against RTL              #
#       Rule ID: 409                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Core/Atom,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: TBD

------------------------------------------------------------------------------------------------
-I- wvrin_parse_nebulon.pl: ################################ END OF Rule: 11.272.a ################################-I- wvrin_parse_nebulon.pl: 

-I- wvrin_parse_nebulon.pl: ################################ Rule: 11.322.a ################################
------------------------------------------------------------------------------------------------
#      Category: RDL                                                #
#          Name: 11.322.a                                           #
#          Rule: [CR] Proper documentation has been provided        #
#       Rule ID: 480                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #

------------------------------------------------------------------------------------------------
-I- wvrin_parse_nebulon.pl: ################################ END OF Rule: 11.322.a ################################-I- wvrin_parse_nebulon.pl: 

-I- wvrin_parse_nebulon.pl: ################################ Rule: 11.271.a ################################
------------------------------------------------------------------------------------------------
#      Category: RDL                                                #
#          Name: 11.271.a                                           #
#          Rule: [CR] RDL verified against RTL                      #
#       Rule ID: 106                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: TBD

------------------------------------------------------------------------------------------------
-I- wvrin_parse_nebulon.pl: ################################ END OF Rule: 11.271.a ################################-I- wvrin_parse_nebulon.pl: 

-I- wvrin_parse_nebulon.pl: ################################ Rule: 11.263.a ################################
------------------------------------------------------------------------------------------------
#      Category: RDL                                                #
#          Name: 11.263.a                                           #
#          Rule: [TAP] RDL verified against RTL                     #
#       Rule ID: 302                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_nebulon.pl: ################################ END OF Rule: 11.263.a ################################-I- wvrin_parse_nebulon.pl: 

-I- wvrin_parse_nebulon.pl: ################################ Rule: 11.334.a ################################
------------------------------------------------------------------------------------------------
#      Category: RDL                                                #
#          Name: 11.334.a                                           #
#          Rule: NebulonChecker must be run                         #
#       Rule ID: 495                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Verify nebulon_[alias]_violations.xml must exist. This file is generated by Nebulon QualityChecker.
                 Override key for Nebulon QualityChecker violations XML file = nebuloncheckerxmlfile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_nebulon.pl: Info: NebulonChecker must be run
-I- wvrin_parse_nebulon.pl: Requirement: NebulonChecker violations xml file tools/nebulon/output/nebulon_pccdu_violations.xml must exist
-I- wvrin_parse_nebulon.pl: Error: NebulonChecker violations xml file tools/nebulon/output/nebulon_pccdu_violations.xml does not exist - FAIL
-I- wvrin_parse_nebulon.pl: ################################ END OF Rule: 11.334.a ################################
-I- wvrin_parse_nebulon.pl: 

-I- wvrin_parse_nebulon.pl: ################################ Rule: 11.112.a ################################
------------------------------------------------------------------------------------------------
#      Category: RDL                                                #
#          Name: 11.112.a                                           #
#          Rule: [FUSE+STRAP] RDL quality checks run                #
#       Rule ID: 386                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: TBD

------------------------------------------------------------------------------------------------
-I- wvrin_parse_nebulon.pl: ################################ END OF Rule: 11.112.a ################################-I- wvrin_parse_nebulon.pl: 

-I- wvrin_parse_nebulon.pl: ################################ Rule: 7.348.a #################################
---------------------------------------------------------------------------------------------------
#      Category: FEV                                                #
#          Name: 7.348.a                                            #
#          Rule: Golden side compilation should use functiondefault Z during read design command #
#       Rule ID: 528                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,SIP to Inway,SubSystem                         #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: rdt_fev, from version 15.11.0, supports this while reading RTL
                 
                 grep read design .* -functiondefault z .* -golden log file. If it is there, you are passing the check, if not, please rerun fev with this switch for read golden and make sure verification is passing. If verification is not passing, then you need to fix the RTL.

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_nebulon.pl: ################################ END OF Rule: 7.348.a #################################-I- wvrin_parse_nebulon.pl: 

-I- wvrin_parse_nebulon.pl: ################################ Rule: 11.111.a ################################
------------------------------------------------------------------------------------------------
#      Category: RDL                                                #
#          Name: 11.111.a                                           #
#          Rule: [CR] RDL quality checks run                        #
#       Rule ID: 410                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Linting tool aligned check:
                 1. Verify nebulon_[alias]_violations.xml must exist. This file is generated by Nebulon QualityChecker.
                 2. Verify nebulon_[alias]_violations.xml file does not contain any unwaived violations.
                 
                 Legacy check:
                 1. Verify the base directory <MODEL_ROOT>/tb/verif/output/qualitychecker is present
                 2. Verify the nebulon qualitychecker xml file exists. Default=/.*qc.xml/
                 3. Run Lintra against qualitychecker result(*.qc.filter). "PASS" status is required.
                 4. Keys: a. qtchsearchpath (default=tb/verif/output/qualitychecker)
                 Override key for Nebulon QualityChecker output Directory = qtchsearchpath
                 Override key for Nebulon QualityChecker violations XML file = nebuloncheckerxmlfile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_nebulon.pl: Info: [CR] RDL quality checks run
-I- wvrin_parse_nebulon.pl: Requirement: NebulonChecker violations xml file tools/nebulon/output/nebulon_pccdu_violations.xml must exist
-I- wvrin_parse_nebulon.pl: Requirement: NebulonChecker violations xml file tools/nebulon/output/nebulon_pccdu_violations.xml must not have any violations
-I- wvrin_parse_nebulon.pl: Error: Nebulon QualityChecker violations xml file tools/nebulon/output/nebulon_pccdu_violations.xml does not exist - FAIL
-I- wvrin_parse_nebulon.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_nebulon.pl: ################################ END OF Rule: 11.111.a ################################
-I- wvrin_parse_nebulon.pl: 

-I- wvrin_parse_nebulon.pl: ################################ Rule: 11.168.a ################################
------------------------------------------------------------------------------------------------
#      Category: RDL                                                #
#          Name: 11.168.a                                           #
#          Rule: IPs should use Fuse Pull Completion Message Format #
#       Rule ID: 135                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,Core/Atom,GFX/IMG                              #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Verify that a Fuse RDL files exists.
                 Retreive any include files referenced in Fuse RDL file.
                 Verify that "CmplFmt = 1;" is in every addrmap in the files.
                 Override key for rdl fuse file = rdlfusefile
                 Override key for rdl file search path = rdlsearchpath
                 Override key for additional fuse rdl file search path = rdlfusesearchpath

------------------------------------------------------------------------------------------------
-I- wvrin_parse_nebulon.pl: Info: IPs should use Fuse Pull Completion Message Format
-I- wvrin_parse_nebulon.pl: Requirement: Ensure FUSE RDL file exists
-I- wvrin_parse_nebulon.pl: Requirement: Ensure include files referenced in Fuse RDL file exist
-I- wvrin_parse_nebulon.pl: Requirement: Ensure "CmplFmt = 1;" exist in every addrmap in the files
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl:    Define required RDL files
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl: Debug: Fuse RDL file = ^pccdu_fuses.rdl$
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl:    Verify required RDL files exist
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl: Debug: RDL Directory search path=tools/srdl
-V- wvrin_parse_nebulon.pl: Debug: RDL additional fuse file search path = 
-V- wvrin_parse_nebulon.pl: Debug: Directory to search for FUSE top RDL file = tools/srdl
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl:    There must be a fuse file
-V- wvrin_parse_nebulon.pl: --------------------------------------
-I- wvrin_parse_nebulon.pl: Info: Starting point for 'tools/srdl' after search path=
-I- wvrin_parse_nebulon.pl: Debug: Count = 0 is less than min of 1 - FAIL
-I- wvrin_parse_nebulon.pl: Error: FUSE RDL file not found
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl:    Verification code
-V- wvrin_parse_nebulon.pl: --------------------------------------
-I- wvrin_parse_nebulon.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_nebulon.pl: ################################ END OF Rule: 11.168.a ################################
-I- wvrin_parse_nebulon.pl: 

-I- wvrin_parse_nebulon.pl: ################################ Rule: 11.262.a ################################
------------------------------------------------------------------------------------------------
#      Category: RDL                                                #
#          Name: 11.262.a                                           #
#          Rule: [TAP] RDL Quality Checks Run                       #
#       Rule ID: 301                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: TBD

------------------------------------------------------------------------------------------------
-I- wvrin_parse_nebulon.pl: ################################ END OF Rule: 11.262.a ################################-I- wvrin_parse_nebulon.pl: 

-I- wvrin_parse_nebulon.pl: ################################ Rule: 11.273.a ################################
------------------------------------------------------------------------------------------------
#      Category: RDL                                                #
#          Name: 11.273.a                                           #
#          Rule: [TAP] RDL file exists & TAP keywords present       #
#       Rule ID: 303                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1.	Summary:
                 (Exact same check as TAP RDL file consistency check: 2.2.21.d) except lined up with new IPDS numbering
                 2.	Details:
                 a.	Verify the at least 1 TAP RDL file exists
                 b.	This file must have the following key words:
                 c.	TapIpName =
                 d.	TapRegResetType =
                 e.	TapTotalNumRegBits =
                 f.	The include files must be found
                 g.	The include files must have the addrmap keyword
                 h.	The registers must be unique
                 i.	Keys:
                 i.	rdltapfile (default=^tap.rdl$)
                 ii.	rdlsearchpath (default=verif/tb)
                 Override key for tap RDL file = rdltapfile
                 Override key for RDL search path = rdlsearchpath

------------------------------------------------------------------------------------------------
-I- wvrin_parse_nebulon.pl: Info: Checking the existence of nebulon quality check log TAP RDL file.
-I- wvrin_parse_nebulon.pl: Requirement: At least 1 TAP RDL file exists
-I- wvrin_parse_nebulon.pl: Requirement: TAP RDL file must have these keywords (TapIpName, TapRegResetType and TapTotalNumRegBits)
-I- wvrin_parse_nebulon.pl: Requirement: The include files exist and have the addrmap keyword
-I- wvrin_parse_nebulon.pl: Requirement: The registers must be unique
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl:    Verify the at least 1 TAP RDL file exists
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl: Debug: TAP RDL file = ^tap\.rdl$
-V- wvrin_parse_nebulon.pl: Debug: Directory search path=tools/srdl
-I- wvrin_parse_nebulon.pl: Info: Starting point for 'tools/srdl' after search path=
-V- wvrin_parse_nebulon.pl: Debug: Original TAP file list=
-V- wvrin_parse_nebulon.pl: Debug: After removing duplicates TAP file list=
-I- wvrin_parse_nebulon.pl: Debug: Count = 0 is less than min of 1 - FAIL
-V- wvrin_parse_nebulon.pl: TAP RDL file does not exist! - FAIL
-I- wvrin_parse_nebulon.pl: Error: TAP RDL file does not exist
-V- wvrin_parse_nebulon.pl: Skipped Test2: Find TAP keywords, Find included files, Non-include TAP files have addrmap, Registers are unique - FAIL
-V- wvrin_parse_nebulon.pl: --------------------------------------
-V- wvrin_parse_nebulon.pl:    Verification code
-V- wvrin_parse_nebulon.pl: --------------------------------------
-I- wvrin_parse_nebulon.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_nebulon.pl: ################################ END OF Rule: 11.273.a ################################
-I- wvrin_parse_nebulon.pl: 

-I- wvrin_parse_syn.pl: Legacy file: /p/hdk/rtl/proj_tools/zircon/master/2.08.00/data/zirconQA_legacy.soft_ip.2.08.00_hdk.dat
-V- wvrin_parse_syn.pl: Reading override data file at tools/zirconqa/inputs/pccdu_override_2.08.00.dat
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Locate RDT-SYN IPDS summary file
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Debug: RDT-SYN IPDS summary file: target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports/gclk_pccdu.syn_final.ipds.summary
-I- wvrin_parse_syn.pl: Debug: File target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports/gclk_pccdu.syn_final.ipds.summary was found - PASS
-I- wvrin_parse_syn.pl: ################################ Rule: 12.293.d ################################
------------------------------------------------------------------------------------------------
#      Category: Phys Design Enabling                               #
#          Name: 12.293.d                                           #
#          Rule: rtllist.tcl matches RTL and netlist                #
#       Rule ID: 437                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP                                                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Locate RDT-SYN IPDS summary file. Default: syn/reports/[alias].syn_final.ipds.summary
                 2. Report the run status for this rule as found in the RDT-SYN IPDS summary file.
                 For example: 12.124.b is PASS in given milestone in RDT-SYN IPDS summary file then the rule PASSES else FAILS.
                 Override key for RDT-SYN IPDS summary file = rdtsynsummaryfile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_syn.pl: Info: Checking for the RDT-SYN IPDS summary file and fetching Run result for Rules
-I- wvrin_parse_syn.pl: Info: RDT-SYN IPDS summary file exists - PASS
-I- wvrin_parse_syn.pl: Info: RDT-SYN IPDS summary file has 12.293.d as PASS - PASS
-I- wvrin_parse_syn.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_syn.pl: ################################ END OF Rule: 12.293.d ################################
-I- wvrin_parse_syn.pl: 

-I- wvrin_parse_syn.pl: ################################ Rule: 12.55.a #################################
---------------------------------------------------------------------------------------------------
#      Category: Phys Design Enabling                               #
#          Name: 12.55.a                                            #
#          Rule: HIPS/EBBs correctly instantiated from IRR and synthesized with correct module name in correct process technology #
#       Rule ID: 255                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,SIP to Inway                                   #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_syn.pl: ################################ END OF Rule: 12.55.a #################################-I- wvrin_parse_syn.pl: 

-I- wvrin_parse_syn.pl: ################################ Rule: 12.293.f ################################
------------------------------------------------------------------------------------------------
#      Category: Phys Design Enabling                               #
#          Name: 12.293.f                                           #
#          Rule: No unclocked registers in DC Synthesis results     #
#       Rule ID: 474                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP                                                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Locate RDT-SYN IPDS summary file. Default: syn/reports/[alias].syn_final.ipds.summary
                 2. Report the run status for this rule as found in the RDT-SYN IPDS summary file.
                 For example: 12.124.b is PASS in given milestone in RDT-SYN IPDS summary file then the rule PASSES else FAILS.
                 Override key for RDT-SYN IPDS summary file = rdtsynsummaryfile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_syn.pl: Info: Checking the design_qor report for any unclocked registers and delivered by the RDT-SYN report
-I- wvrin_parse_syn.pl: Requirement: Exactly one design_qor report file exists
-I- wvrin_parse_syn.pl: Requirement: Ensure "Total unclocked (flop|latch) count (scanned and unscanned)" in each section of the report file must be 0
Debug: dirList=target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports
Debug: Search extentions=\.syn_final\.design_qor(\.gz)?$
-I- wvrin_parse_syn.pl: Info: Starting point for 'target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports' after search path=./target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports
Debug: files=./target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports/gclk_pccdu.syn_final.design_qor
-I- wvrin_parse_syn.pl: Debug: Count = 1 is exactly 1 - PASS
Debug: fl=./target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports/gclk_pccdu.syn_final.design_qor
Debug: output=
  Total unclocked flop count (scanned and unscanned): 3
   Total unclocked latch count (scanned and unscanned): 0

Debug: fields_1=Total
Debug: fields_2=unclocked
Debug: fields_3=flop
Debug: fields_4=count
Debug: fields_5=(scanned
Debug: fields_6=and
Debug: fields_7=unscanned):
Debug: fields_8=3
-I- wvrin_parse_syn.pl: Error: Found error line =>   Total unclocked flop count (scanned and unscanned): 3
Debug: fields_1=Total
Debug: fields_2=unclocked
Debug: fields_3=latch
Debug: fields_4=count
Debug: fields_5=(scanned
Debug: fields_6=and
Debug: fields_7=unscanned):
Debug: fields_8=0
-I- wvrin_parse_syn.pl: Debug: Item is False - FAIL
-I- wvrin_parse_syn.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_syn.pl: ################################ END OF Rule: 12.293.f ################################
-I- wvrin_parse_syn.pl: 

-I- wvrin_parse_syn.pl: ################################ Rule: 12.277.a ################################
------------------------------------------------------------------------------------------------
#      Category: Phys Design Enabling                               #
#          Name: 12.277.a                                           #
#          Rule: All constraint files follow standard KIT conventions #
#       Rule ID: 31                                                 #
#     Rule Type: Automatic                                          #
# Applicability: SIP                                                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Locate RDT-SYN IPDS summary file. Default: syn/reports/[alias].syn_final.ipds.summary
                 2. Report the run status for this rule as found in the RDT-SYN IPDS summary file.
                 For example: 12.124.b is PASS in given milestone in RDT-SYN IPDS summary file then the rule PASSES else FAILS.
                 Override key for RDT-SYN IPDS summary file = rdtsynsummaryfile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_syn.pl: Info: Ensure all constraint files follow the RDT naming convention and exist under synscriptsdir
-I- wvrin_parse_syn.pl: Requirement: Required files: block_setup.tcl rtl_list.tcl [G_DESIGN_NAME]_clocks.tcl [G_DESIGN_NAME]_io_constraints.tcl
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Define synthesis scripts directory
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: dirList=tools/syn/gclk_pccdu/scripts target/globalclk/aceroot/results/DC/gclk_pccdu/collateral/rtl
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Verify the block file exist
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: Search for files: ^block_setup\.tcl(\.gz)?$
-I- wvrin_parse_syn.pl: Info: Starting point for 'tools/syn/gclk_pccdu/scripts' after search path=./tools/syn/gclk_pccdu/scripts
-I- wvrin_parse_syn.pl: Info: Starting point for 'target/globalclk/aceroot/results/DC/gclk_pccdu/collateral/rtl' after search path=./target/globalclk/aceroot/results/DC/gclk_pccdu/collateral/rtl
-V- wvrin_parse_syn.pl: Debug: files1=./tools/syn/gclk_pccdu/scripts/block_setup.tcl
-V- wvrin_parse_syn.pl: Debug: Expected number of files=1
-I- wvrin_parse_syn.pl: Debug: Count = 1 is exactly 1 - PASS
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Verify the rtl list file exist
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: Search for files: ^rtl_list\.tcl(\.gz)?$
-I- wvrin_parse_syn.pl: Info: Starting point for 'tools/syn/gclk_pccdu/scripts' after search path=./tools/syn/gclk_pccdu/scripts
-I- wvrin_parse_syn.pl: Info: Starting point for 'target/globalclk/aceroot/results/DC/gclk_pccdu/collateral/rtl' after search path=./target/globalclk/aceroot/results/DC/gclk_pccdu/collateral/rtl
-V- wvrin_parse_syn.pl: Debug: files2=./target/globalclk/aceroot/results/DC/gclk_pccdu/collateral/rtl/rtl_list.tcl
-V- wvrin_parse_syn.pl: Debug: Expected number of files=1
-I- wvrin_parse_syn.pl: Debug: Count = 1 is exactly 1 - PASS
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Extract the G_DESIGN_NAME value from the block setup file
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Info: Matched ^\s*(set|setvar)\s+G_DESIGN_NAME\s+\"?([^\s\"]+)\"? with value=
-V- wvrin_parse_syn.pl: Debug: glib=gclk_pccdu
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Locate the clocks and IO constraint files
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: Search for files: ^gclk_pccdu_clocks.tcl(\.gz)?$ ^gclk_pccdu_io_constraints.tcl(\.gz)?$
-I- wvrin_parse_syn.pl: Info: Starting point for 'tools/syn/gclk_pccdu/scripts' after search path=./tools/syn/gclk_pccdu/scripts
-I- wvrin_parse_syn.pl: Info: Starting point for 'target/globalclk/aceroot/results/DC/gclk_pccdu/collateral/rtl' after search path=./target/globalclk/aceroot/results/DC/gclk_pccdu/collateral/rtl
-I- wvrin_parse_syn.pl: Info: Starting point for 'target/pccdu/aceroot/results/DC/pccdu/collateral/timing_nominal' after search path=
-V- wvrin_parse_syn.pl: Debug: files3=./target/globalclk/aceroot/results/DC/gclk_pccdu/collateral/rtl/gclk_pccdu_clocks.tcl ./target/globalclk/aceroot/results/DC/gclk_pccdu/collateral/rtl/gclk_pccdu_io_constraints.tcl
-I- wvrin_parse_syn.pl: Debug: Count = 2 is exactly 2 - PASS
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Verification code
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_syn.pl: ################################ END OF Rule: 12.277.a ################################
-I- wvrin_parse_syn.pl: 

-I- wvrin_parse_syn.pl: ################################ Rule: 12.292.a ################################
------------------------------------------------------------------------------------------------
#      Category: Phys Design Enabling                               #
#          Name: 12.292.a                                           #
#          Rule: Top-level port and parameter changes are defined between releases #
#       Rule ID: 118                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,SIP to Inway                                   #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: There must be an accurate list of IP port name changes (additions or removals) between each consecutive release

------------------------------------------------------------------------------------------------
-I- wvrin_parse_syn.pl: ################################ END OF Rule: 12.292.a ################################-I- wvrin_parse_syn.pl: 

-I- wvrin_parse_syn.pl: ################################ Rule: 4.66.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: DFt                                                #
#          Name: 4.66.a                                             #
#          Rule: [SECURITY] Secure plugin instantiated as part of the IP deliverable #
#       Rule ID: 264                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG                          #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Follows
                 1.	Find the netlist <IP_ROOT>/tools/syn
                 a.	Look recursively for the netlist:
                 i.	<block>.syn_final.vg
                 ii.	Can be gzipped
                 2.	Check for the existence of this line:
                 a.	/^\s*module\s+\S*dfx.*secure.*plugin/i
                 3.	Must contain this line or fail
                 Override key for Synthesis Collateral Directory = syndir

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_syn.pl: Info: Collage check to ensure in build contains interface and check the netlist(*.syn_final.vg) for module (DFx secure plugin)
-V- wvrin_parse_syn.pl: Debug: thisDir=target/pccdu/aceroot/results/DC/pccdu/syn
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Locate syn_final files
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: Searching on \.syn_final.vg(\.gz)?$
-I- wvrin_parse_syn.pl: Info: Starting point for 'target/pccdu/aceroot/results/DC/pccdu/syn' after search path=
-V- wvrin_parse_syn.pl: Debug: syn_final files = 
-I- wvrin_parse_syn.pl: Debug: Count = 0 is less than min of 1 - FAIL
-I- wvrin_parse_syn.pl: Error: Netlist *.syn_final.vg not found
-I- wvrin_parse_syn.pl: Debug: There were no files to search - FAIL
-I- wvrin_parse_syn.pl: Debug: Match found 0 out of 0 line and return=1 - FAIL
-I- wvrin_parse_syn.pl: Error: Module DFx secure plugin not found
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Verification code
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_syn.pl: ################################ END OF Rule: 4.66.a ##################################
-I- wvrin_parse_syn.pl: 

-I- wvrin_parse_syn.pl: ################################ Rule: 12.287.a ################################
------------------------------------------------------------------------------------------------
#      Category: Phys Design Enabling                               #
#          Name: 12.287.a                                           #
#          Rule: All I/O's are flopped                              #
#       Rule ID: 318                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,SIP to Inway                                   #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Locate RDT-SYN IPDS summary file. Default: syn/reports/[alias].syn_final.ipds.summary
                 2. Report the run status for this rule as found in the RDT-SYN IPDS summary file.
                 For example: 12.124.b is PASS in given milestone in RDT-SYN IPDS summary file then the rule PASSES else FAILS.
                 Override key for RDT-SYN IPDS summary file = rdtsynsummaryfile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_syn.pl: Info: Checking for the RDT-SYN IPDS summary file and fetching Run result for Rules
-I- wvrin_parse_syn.pl: Info: RDT-SYN IPDS summary file exists - PASS
-I- wvrin_parse_syn.pl: Error: RDT-SYN IPDS summary file has 12.287.a as FAIL! Please check [alias].syn_final.ipds.details for more details. - FAIL
-I- wvrin_parse_syn.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_syn.pl: ################################ END OF Rule: 12.287.a ################################
-I- wvrin_parse_syn.pl: 

-I- wvrin_parse_syn.pl: ################################ Rule: 12.118.a ################################
------------------------------------------------------------------------------------------------
#      Category: Phys Design Enabling                               #
#          Name: 12.118.a                                           #
#          Rule: Exceptions among clock groups should be described in global_cross_clk_groups.tcl #
#       Rule ID: 305                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,SIP to Inway                                   #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Locate RDT-SYN IPDS summary file. Default: syn/reports/[alias].syn_final.ipds.summary
                 2. Report the run status for this rule as found in the RDT-SYN IPDS summary file.
                 For example: 12.124.b is PASS in given milestone in RDT-SYN IPDS summary file then the rule PASSES else FAILS.
                 Override key for RDT-SYN IPDS summary file = rdtsynsummaryfile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_syn.pl: Info: Ensure that set_clock_relation command does not exist in any tcl file except global_cross_clock_groups.tcl
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Define inputs,scripts and collaterals directory
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: Final dirList=tools/syn/gclk_pccdu/scripts tools/syn/gclk_pccdu/inputs
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Define Find the all constriants files
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: Search extentions=\.tcl(\.gz)?$
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Locate all TCL files
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Info: Starting point for 'tools/syn/gclk_pccdu/inputs' after search path=./tools/syn/gclk_pccdu/inputs
-I- wvrin_parse_syn.pl: Info: Starting point for 'tools/syn/gclk_pccdu/scripts' after search path=./tools/syn/gclk_pccdu/scripts
-V- wvrin_parse_syn.pl: Debug: extFiles=./tools/syn/gclk_pccdu/inputs/gclk_pccdu_clocks.tcl ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl ./tools/syn/gclk_pccdu/inputs/pccdu_clock_uncertainty.tcl ./tools/syn/gclk_pccdu/inputs/pccdu_clocks.tcl ./tools/syn/gclk_pccdu/inputs/pccdu_io_constraints.tcl ./tools/syn/gclk_pccdu/scripts/PRE.compile.rdt_start.tcl ./tools/syn/gclk_pccdu/scripts/block_setup.tcl ./tools/syn/gclk_pccdu/scripts/gclk_pccdu_additional_upf_setup.tcl ./tools/syn/gclk_pccdu/scripts/syn_setup.tcl 
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Test1: Check if tcl file or tcl zip file exists
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: TCL Files exists! - PASS
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Define Legal file Name
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: Search Filename=^global_cross_clk_groups\.tcl(\.gz)?$ ^global_cross_clock_groups\.tcl(\.gz)?$ ^global_cross_clk_groups\.tcl(\.gz)?$ ^global_cross_clk_exceptions\.tcl(\.gz)?$ ^*_cross_clock_exceptions\.tcl(\.gz)?$ ^*_visa_clocks\.tcl(\.gz)?$
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Locate required legal files
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Info: Starting point for 'tools/syn/gclk_pccdu/scripts' after search path=./tools/syn/gclk_pccdu/scripts
-I- wvrin_parse_syn.pl: Info: Starting point for 'tools/syn/gclk_pccdu/inputs' after search path=./tools/syn/gclk_pccdu/inputs
-V- wvrin_parse_syn.pl: Debug: legalFiles=
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Check Grep for the set_clock_relation commands
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: list=./tools/syn/gclk_pccdu/inputs/gclk_pccdu_clocks.tcl
-V- wvrin_parse_syn.pl: Debug: list=./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: list=./tools/syn/gclk_pccdu/inputs/pccdu_clock_uncertainty.tcl
-V- wvrin_parse_syn.pl: Debug: list=./tools/syn/gclk_pccdu/inputs/pccdu_clocks.tcl
-V- wvrin_parse_syn.pl: Debug: list=./tools/syn/gclk_pccdu/inputs/pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: list=./tools/syn/gclk_pccdu/scripts/PRE.compile.rdt_start.tcl
-V- wvrin_parse_syn.pl: Debug: list=./tools/syn/gclk_pccdu/scripts/block_setup.tcl
-V- wvrin_parse_syn.pl: Debug: list=./tools/syn/gclk_pccdu/scripts/gclk_pccdu_additional_upf_setup.tcl
-V- wvrin_parse_syn.pl: Debug: list=./tools/syn/gclk_pccdu/scripts/syn_setup.tcl
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Check Finished Verifying
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Verification code
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_syn.pl: ################################ END OF Rule: 12.118.a ################################
-I- wvrin_parse_syn.pl: 

-I- wvrin_parse_syn.pl: ################################ Rule: 12.293.b ################################
------------------------------------------------------------------------------------------------
#      Category: Phys Design Enabling                               #
#          Name: 12.293.b                                           #
#          Rule: IP synthesized per drop at converged PVT/Guardband #
#       Rule ID: 435                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP                                                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Locate RDT-SYN IPDS summary file. Default: syn/reports/[alias].syn_final.ipds.summary
                 2. Report the run status for this rule as found in the RDT-SYN IPDS summary file.
                 For example: 12.124.b is PASS in given milestone in RDT-SYN IPDS summary file then the rule PASSES else FAILS.
                 Override key for RDT-SYN IPDS summary file = rdtsynsummaryfile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_syn.pl: Info: Checking for the RDT-SYN IPDS summary file and fetching Run result for Rules
-I- wvrin_parse_syn.pl: Info: RDT-SYN IPDS summary file exists - PASS
-I- wvrin_parse_syn.pl: Info: RDT-SYN IPDS summary file has 12.293.b as PASS - PASS
-I- wvrin_parse_syn.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_syn.pl: ################################ END OF Rule: 12.293.b ################################
-I- wvrin_parse_syn.pl: 

-I- wvrin_parse_syn.pl: ################################ Rule: 4.57.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: DFt                                                #
#          Name: 4.57.a                                             #
#          Rule: [SCAN] ATPG run and is clean                       #
#       Rule ID: 257                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1.Check under <IP_ROOT>/tools/atpg
                 a. Or <IP_ROOT>/tools/ATPG
                 2.Find every 'stuck' report
                 a. /.*stuck.*.rpt/
                 b. /.*stuck.*.report/
                 c. /*.stuck.*.*/
                 3.Make sure each file is not zero sized (they can be gzipped)
                 Note: Searching recursively under atpg directory
                 Override key for atpg directory = synatpgdir

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_syn.pl: Info: Checking integrationGuide and ensure coonsistency with IP directory structure
-I- wvrin_parse_syn.pl: Requirement: Directory tools/atpg(synatpgdir) exist
-I- wvrin_parse_syn.pl: Requirement: Stuck report file must exist and size more than zero
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Define atpg directory
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: dirList=tools/atpg tools/ATPG
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Locate stuck files
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Info: Starting point for 'tools/atpg' after search path=
-I- wvrin_parse_syn.pl: Info: Starting point for 'tools/ATPG' after search path=
-V- wvrin_parse_syn.pl: Debug: files matching search criteria : 
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Test1: Check if required file exists
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Required file does not exist! - FAIL 
-I- wvrin_parse_syn.pl: Error: Required stuck file does not exist
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Test2: Find size of the stuck report file; it should not be zero sized
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: This step is skipped as Test1 failed i.e no required files were found! - FAIL
-I- wvrin_parse_syn.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_syn.pl: ################################ END OF Rule: 4.57.a ##################################
-I- wvrin_parse_syn.pl: 

-I- wvrin_parse_syn.pl: ################################ Rule: 12.293.a ################################
------------------------------------------------------------------------------------------------
#      Category: Phys Design Enabling                               #
#          Name: 12.293.a                                           #
#          Rule: The current_design command or any procedure using current_design does not exist in the constraints #
#       Rule ID: 324                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,SIP to Inway                                   #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Locate RDT-SYN IPDS summary file. Default: syn/reports/[alias].syn_final.ipds.summary
                 2. Report the run status for this rule as found in the RDT-SYN IPDS summary file.
                 For example: 12.124.b is PASS in given milestone in RDT-SYN IPDS summary file then the rule PASSES else FAILS.
                 Override key for RDT-SYN IPDS summary file = rdtsynsummaryfile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_syn.pl: Info: Ensure current_design command not present in any scripts under Synthesis scripts and inputs directories. If exist, the acceptable argument is "no value" or "$G_DESIGN_NAME" 
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Define synthesis scripts, inputs collateral directory
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: dirList=tools/syn/gclk_pccdu/scripts tools/syn/gclk_pccdu/inputs 
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Locate block setup file
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Info: Starting point for 'tools/syn/gclk_pccdu/scripts' after search path=./tools/syn/gclk_pccdu/scripts
-I- wvrin_parse_syn.pl: Info: Starting point for 'tools/syn/gclk_pccdu/inputs' after search path=./tools/syn/gclk_pccdu/inputs
-V- wvrin_parse_syn.pl: Debug: files1=./tools/syn/gclk_pccdu/scripts/block_setup.tcl
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Extract design name from block_setup.tcl
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Info: Matched ^\s*(set|setvar)\s+G_DESIGN_NAME\s+\"?([^\s\"]+)\"? with value=
-V- wvrin_parse_syn.pl: Debug: glib=gclk_pccdu
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Locate all TCL scripts
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Info: Starting point for 'tools/syn/gclk_pccdu/scripts' after search path=./tools/syn/gclk_pccdu/scripts
-I- wvrin_parse_syn.pl: Info: Starting point for 'tools/syn/gclk_pccdu/inputs' after search path=./tools/syn/gclk_pccdu/inputs
-V- wvrin_parse_syn.pl: Debug: tclFiles=./tools/syn/gclk_pccdu/scripts/PRE.compile.rdt_start.tcl ./tools/syn/gclk_pccdu/scripts/block_setup.tcl ./tools/syn/gclk_pccdu/scripts/gclk_pccdu_additional_upf_setup.tcl ./tools/syn/gclk_pccdu/scripts/syn_setup.tcl ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_clocks.tcl ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl ./tools/syn/gclk_pccdu/inputs/pccdu_clock_uncertainty.tcl ./tools/syn/gclk_pccdu/inputs/pccdu_clocks.tcl ./tools/syn/gclk_pccdu/inputs/pccdu_io_constraints.tcl
-I- wvrin_parse_syn.pl: Debug: Count = 9 is greater than or equal to min of 1 - PASS
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Extract current design from TCL files
-V- wvrin_parse_syn.pl: --------------------------------------
Debug: Looking at file ./tools/syn/gclk_pccdu/scripts/PRE.compile.rdt_start.tcl with expression '\bcurrent_design\s+([^\s]+)'
Debug: Looking at file ./tools/syn/gclk_pccdu/scripts/block_setup.tcl with expression '\bcurrent_design\s+([^\s]+)'
Debug: Looking at file ./tools/syn/gclk_pccdu/scripts/gclk_pccdu_additional_upf_setup.tcl with expression '\bcurrent_design\s+([^\s]+)'
Debug: Looking at file ./tools/syn/gclk_pccdu/scripts/syn_setup.tcl with expression '\bcurrent_design\s+([^\s]+)'
Debug: Looking at file ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_clocks.tcl with expression '\bcurrent_design\s+([^\s]+)'
Debug: Looking at file ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl with expression '\bcurrent_design\s+([^\s]+)'
Debug: Looking at file ./tools/syn/gclk_pccdu/inputs/pccdu_clock_uncertainty.tcl with expression '\bcurrent_design\s+([^\s]+)'
Debug: Looking at file ./tools/syn/gclk_pccdu/inputs/pccdu_clocks.tcl with expression '\bcurrent_design\s+([^\s]+)'
Debug: Looking at file ./tools/syn/gclk_pccdu/inputs/pccdu_io_constraints.tcl with expression '\bcurrent_design\s+([^\s]+)'
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Verification code
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_syn.pl: ################################ END OF Rule: 12.293.a ################################
-I- wvrin_parse_syn.pl: 

-I- wvrin_parse_syn.pl: ################################ Rule: 12.293.c ################################
------------------------------------------------------------------------------------------------
#      Category: Phys Design Enabling                               #
#          Name: 12.293.c                                           #
#          Rule: The block_setup.tcl file is clean	                 #
#       Rule ID: 436                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP                                                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Locate RDT-SYN IPDS summary file. Default: syn/reports/[alias].syn_final.ipds.summary
                 2. Report the run status for this rule as found in the RDT-SYN IPDS summary file.
                 For example: 12.124.b is PASS in given milestone in RDT-SYN IPDS summary file then the rule PASSES else FAILS.
                 Override key for RDT-SYN IPDS summary file = rdtsynsummaryfile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_syn.pl: Info: Ensure the block_setup.tcl file under synscriptsdir is clean and contain the variables G_DESIGN_NAME and G_LIBRARY_TYPE
-I- wvrin_parse_syn.pl: Requirement: The value of the two variables cannot be set to NO_NAME
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Locate tcl scripts
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: dirList=tools/syn/gclk_pccdu/scripts
-I- wvrin_parse_syn.pl: Info: Starting point for 'tools/syn/gclk_pccdu/scripts' after search path=./tools/syn/gclk_pccdu/scripts
-V- wvrin_parse_syn.pl: Debug: files=./tools/syn/gclk_pccdu/scripts/block_setup.tcl
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Verify set G_DESIGN_NAME command is found
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Debug: Found '^\s*(set|setvar) G_DESIGN_NAME' on line 17 in file './tools/syn/gclk_pccdu/scripts/block_setup.tcl'
-I- wvrin_parse_syn.pl: Debug: File ./tools/syn/gclk_pccdu/scripts/block_setup.tcl has at least 1 match - PASS
-I- wvrin_parse_syn.pl: Debug: Match found 1 out of 64 line and return=0 - PASS
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Verify set G_LIBRARY_TYPE command is found
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Debug: Found '^\s*(set|setvar) G_LIBRARY_TYPE' on line 22 in file './tools/syn/gclk_pccdu/scripts/block_setup.tcl'
-I- wvrin_parse_syn.pl: Debug: File ./tools/syn/gclk_pccdu/scripts/block_setup.tcl has at least 1 match - PASS
-I- wvrin_parse_syn.pl: Debug: Match found 1 out of 64 line and return=0 - PASS
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Verify set commands are not set to NO_NAME
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Debug: File ./tools/syn/gclk_pccdu/scripts/block_setup.tcl has no matches - PASS
-I- wvrin_parse_syn.pl: Debug: Match found 0 out of 64 line and return=0 - PASS
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Verification code
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Debug: Count = 1 is exactly 1 - PASS
-I- wvrin_parse_syn.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_syn.pl: ################################ END OF Rule: 12.293.c ################################
-I- wvrin_parse_syn.pl: 

-I- wvrin_parse_syn.pl: ################################ Rule: 12.275.a ################################
------------------------------------------------------------------------------------------------
#      Category: Phys Design Enabling                               #
#          Name: 12.275.a                                           #
#          Rule: "check_mv_design" is run and free of errors.Warnings are understood and reviewed #
#       Rule ID: 306                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,SIP to Inway                                   #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Locate RDT-SYN IPDS summary file. Default: syn/reports/[alias].syn_final.ipds.summary
                 2. Report the run status for this rule as found in the RDT-SYN IPDS summary file.
                 For example: 12.124.b is PASS in given milestone in RDT-SYN IPDS summary file then the rule PASSES else FAILS.
                 Override key for RDT-SYN IPDS summary file = rdtsynsummaryfile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_syn.pl: Info: Ensure check_mv design run in DC and free of errors
-V- wvrin_parse_syn.pl: Debug: Let's Begin......
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Define synthesis reports directory
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: dirList=target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Define synthesis reports file
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: Search extentions=^*\.syn_final\.check_mv_design(\.rpt)?(\.gz)?$
-I- wvrin_parse_syn.pl: Info: Starting point for 'target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports' after search path=./target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports
-V- wvrin_parse_syn.pl: Debug: all log files=./target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports/gclk_pccdu.syn_final.check_mv_design
-I- wvrin_parse_syn.pl: Debug: Count = 1 is exactly 1 - PASS
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Check report file to make sure no error was found
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: Section to check = \bClock Gating Style Checks\b \bTarget Library Subset Checks\b \bLevel Shifter Checks Summary\b \bPower Domain Checks Summary\b \bAlways On Checks Summary\b \bDesign And Library Operating Condition Checks\b \bCell Operating Condition Checks\b \bPower Domain and Operating Condition Consistency Checks\b \bPower/Ground Pin Connection Checks\b \bSupply Operating Voltage Checks\b \bRetention Synthesis Checks\b \bIsolation Library Cell PG Pin Checks Summary\b
-V- wvrin_parse_syn.pl: Ignore Expression = \bNo Errors\/Warnings Found\b \bNo clock gating style defined yet\b ^Warning:
Debug: reading ./target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports/gclk_pccdu.syn_final.check_mv_design
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Verification code
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_syn.pl: ################################ END OF Rule: 12.275.a ################################
-I- wvrin_parse_syn.pl: 

-I- wvrin_parse_syn.pl: ################################ Rule: 12.293.g ################################
------------------------------------------------------------------------------------------------
#      Category: Phys Design Enabling                               #
#          Name: 12.293.g                                           #
#          Rule: Gate count numbers provided through design_qor report #
#       Rule ID: 322                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP                                                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Locate RDT-SYN IPDS summary file. Default: syn/reports/[alias].syn_final.ipds.summary
                 2. Report the run status for this rule as found in the RDT-SYN IPDS summary file.
                 For example: 12.124.b is PASS in given milestone in RDT-SYN IPDS summary file then the rule PASSES else FAILS.
                 Override key for RDT-SYN IPDS summary file = rdtsynsummaryfile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_syn.pl: Info: Ensure design_qor report file from the KIT is provided under synreportsdir and not empty.
-I- wvrin_parse_syn.pl: Requirement: The report file must contains this line "Gate Count:"
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Define Syn QOR reports
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: Syn QOR Reports Directory=target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports
-V- wvrin_parse_syn.pl: Debug: Syn QOR Reports File Pattern= gclk_pccdu.syn_final.design_qor
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Locate Syn QOR reports
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Info: Starting point for 'target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports' after search path=./target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports
-V- wvrin_parse_syn.pl: Debug: Syn QOR report files: ./target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports/gclk_pccdu.syn_final.design_qor
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Check Syn QOR reports Gate Count
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: Gate Count string found in ./target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports/gclk_pccdu.syn_final.design_qor - PASS
-I- wvrin_parse_syn.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_syn.pl: ################################ END OF Rule: 12.293.g ################################
-I- wvrin_parse_syn.pl: 

-I- wvrin_parse_syn.pl: ################################ Rule: 12.293.e ################################
------------------------------------------------------------------------------------------------
#      Category: Phys Design Enabling                               #
#          Name: 12.293.e                                           #
#          Rule: Syn run free of errors                             #
#       Rule ID: 438                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP                                                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Locate RDT-SYN IPDS summary file. Default: syn/reports/[alias].syn_final.ipds.summary
                 2. Report the run status for this rule as found in the RDT-SYN IPDS summary file.
                 For example: 12.124.b is PASS in given milestone in RDT-SYN IPDS summary file then the rule PASSES else FAILS.
                 Override key for RDT-SYN IPDS summary file = rdtsynsummaryfile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_syn.pl: Info: Checking for the RDT-SYN IPDS summary file and fetching Run result for Rules
-I- wvrin_parse_syn.pl: Info: RDT-SYN IPDS summary file exists - PASS
-I- wvrin_parse_syn.pl: Info: RDT-SYN IPDS summary file has 12.293.e as PASS - PASS
-I- wvrin_parse_syn.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_syn.pl: ################################ END OF Rule: 12.293.e ################################
-I- wvrin_parse_syn.pl: 

-I- wvrin_parse_syn.pl: ################################ Rule: 12.275.b ################################
------------------------------------------------------------------------------------------------
#      Category: Phys Design Enabling                               #
#          Name: 12.275.b                                           #
#          Rule: Syn run with UPF enabled                           #
#       Rule ID: 475                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP                                                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Locate RDT-SYN IPDS summary file. Default: syn/reports/[alias].syn_final.ipds.summary
                 2. Report the run status for this rule as found in the RDT-SYN IPDS summary file.
                 For example: 12.124.b is PASS in given milestone in RDT-SYN IPDS summary file then the rule PASSES else FAILS.
                 Override key for RDT-SYN IPDS summary file = rdtsynsummaryfile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_syn.pl: Info: Check synthesis setup files to ensure that UPF consumption was enabled during the run
-I- wvrin_parse_syn.pl: Requirement: Check existence of block_setup.tcl file under synsciptsdir
-I- wvrin_parse_syn.pl: Requirement: Check block_setup.tcl file to ensure variable G_UPF is being set to 1
-V- wvrin_parse_syn.pl: Debug: dirList=tools/syn/gclk_pccdu/scripts
-I- wvrin_parse_syn.pl: Info: Starting point for 'tools/syn/gclk_pccdu/scripts' after search path=./tools/syn/gclk_pccdu/scripts
-V- wvrin_parse_syn.pl: Debug: files=./tools/syn/gclk_pccdu/scripts/block_setup.tcl
-I- wvrin_parse_syn.pl: Debug: Count = 1 is exactly 1 - PASS
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Verify G_UPF variable is set to 1
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Debug: Found '^\s*(set|setvar) G_UPF 1\s*$' on line 36 in file './tools/syn/gclk_pccdu/scripts/block_setup.tcl'
-I- wvrin_parse_syn.pl: Debug: File ./tools/syn/gclk_pccdu/scripts/block_setup.tcl has at least 1 match - PASS
-I- wvrin_parse_syn.pl: Debug: Match found 1 out of 64 line and return=0 - PASS
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Verification code
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_syn.pl: ################################ END OF Rule: 12.275.b ################################
-I- wvrin_parse_syn.pl: 

-I- wvrin_parse_syn.pl: ################################ Rule: 12.124.a ################################
------------------------------------------------------------------------------------------------
#      Category: Phys Design Enabling                               #
#          Name: 12.124.a                                           #
#          Rule: Provide timing reports for review and quality checking. #
#       Rule ID: 376                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,SIP to Inway                                   #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Locate RDT-SYN IPDS summary file. Default: syn/reports/[alias].syn_final.ipds.summary
                 2. Report the run status for this rule as found in the RDT-SYN IPDS summary file.
                 For example: 12.124.b is PASS in given milestone in RDT-SYN IPDS summary file then the rule PASSES else FAILS.
                 Override key for RDT-SYN IPDS summary file = rdtsynsummaryfile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_syn.pl: Info: Checking the existence of timing reports for review and quality checking under synreportsdir (<IP>.syn_final.check_port_timing, <IP>.syn_final.check_timing, <IP>.syn_final.worst_25_max and <IP>.syn_final.worst_25_min)
-V- wvrin_parse_syn.pl: Debug: Let's Begin......
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Define synthesis reports directory
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: dirList=target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Define synthesis reports file
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: Define synthesis reports file 1
-V- wvrin_parse_syn.pl: Debug: Define synthesis reports file 2
-V- wvrin_parse_syn.pl: Debug: Search extentions1=^*\.syn_final\.check_port_timing(\.gz)?$
-V- wvrin_parse_syn.pl: Debug: Search extentions2=^*\.syn_final\.check_timing(\.gz)?$
-V- wvrin_parse_syn.pl: Debug: Search extentions3=^*\.syn_final\.worst_25_max(\.gz)?$
-V- wvrin_parse_syn.pl: Debug: Search extentions4=^*\.syn_final\.worst_25_min(\.gz)?$
-I- wvrin_parse_syn.pl: Info: Starting point for 'target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports' after search path=./target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports
-V- wvrin_parse_syn.pl: Debug: all log files1=./target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports/gclk_pccdu.syn_final.check_port_timing
-I- wvrin_parse_syn.pl: Debug: Count = 1 is exactly 1 - PASS
-I- wvrin_parse_syn.pl: Info: Starting point for 'target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports' after search path=./target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports
-V- wvrin_parse_syn.pl: Debug: all log files1=./target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports/gclk_pccdu.syn_final.check_timing
-I- wvrin_parse_syn.pl: Debug: Count = 1 is exactly 1 - PASS
-I- wvrin_parse_syn.pl: Info: Starting point for 'target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports' after search path=./target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports
-V- wvrin_parse_syn.pl: Debug: all log files1=./target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports/gclk_pccdu.syn_final.worst_25_max
-I- wvrin_parse_syn.pl: Debug: Count = 1 is exactly 1 - PASS
-I- wvrin_parse_syn.pl: Info: Starting point for 'target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports' after search path=./target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports
-V- wvrin_parse_syn.pl: Debug: all log files1=./target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports/gclk_pccdu.syn_final.worst_25_min
-I- wvrin_parse_syn.pl: Debug: Count = 1 is exactly 1 - PASS
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Verification code
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_syn.pl: ################################ END OF Rule: 12.124.a ################################
-I- wvrin_parse_syn.pl: 

-I- wvrin_parse_syn.pl: ################################ Rule: 12.276.a ################################
------------------------------------------------------------------------------------------------
#      Category: Phys Design Enabling                               #
#          Name: 12.276.a                                           #
#          Rule: All inputs and outputs must have IO delay constraints with correct reference clock. #
#       Rule ID: 307                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,SIP to Inway                                   #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Locate RDT-SYN IPDS summary file. Default: syn/reports/[alias].syn_final.ipds.summary
                 2. Report the run status for this rule as found in the RDT-SYN IPDS summary file.
                 For example: 12.124.b is PASS in given milestone in RDT-SYN IPDS summary file then the rule PASSES else FAILS.
                 Override key for RDT-SYN IPDS summary file = rdtsynsummaryfile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_syn.pl: Info: Ensure all inputs and outputs have IO delay constraints with correct reference clock
-I- wvrin_parse_syn.pl: Requirement: Exactly one *.compile.design_qor/*.syn_final.design_qor report file exists under synreportsdir
-I- wvrin_parse_syn.pl: Requirement: Exactly one *_io_constraints.tcl TCL file exists under syninputsdir
-I- wvrin_parse_syn.pl: Requirement: Checking each section of the design_qor report file for Total unconstrained (inputs|outputs): 0
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Define synthesis reports directory
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: dirList=target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Define synthesis reports file
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: Search extentions=\.compile\.design_qor(\.gz)?$
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Locate required report *.compile.design_qor
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Info: Starting point for 'target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports' after search path=./target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports
-V- wvrin_parse_syn.pl: Debug: files=
-I- wvrin_parse_syn.pl: Debug: Count = 0 is less than min of 1 - FAIL
-I- wvrin_parse_syn.pl: Error: File *.compile.design_qor not found under target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports. Check for *.syn_final.design_qor file
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Locate required report *.syn_final.design_qor
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Info: Starting point for 'target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports' after search path=./target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports
-V- wvrin_parse_syn.pl: Debug: files=./target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports/gclk_pccdu.syn_final.design_qor
-I- wvrin_parse_syn.pl: Debug: Count = 1 is between min of 1 and max of 100 - PASS
-V- wvrin_parse_syn.pl: Debug: Report files to look for unconstrainted (input|outputs)
=./target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports/gclk_pccdu.syn_final.design_qor
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Define synthesis inputs directory
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: dirList1=tools/syn/gclk_pccdu/inputs
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Define synthesis inputs file
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: Search extentions=\_io_constraints\.tcl(\.gz)?$
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Locate required input
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Info: Starting point for 'tools/syn/gclk_pccdu/inputs' after search path=./tools/syn/gclk_pccdu/inputs
-V- wvrin_parse_syn.pl: Debug: files=./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl ./tools/syn/gclk_pccdu/inputs/pccdu_io_constraints.tcl
-I- wvrin_parse_syn.pl: Debug: Count = 2 is between min of 1 and max of 100 - PASS
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Check for unconstrained inputs and outputs, unzip file if necessary
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: fl=./target/globalclk/aceroot/results/DC/gclk_pccdu/syn/reports/gclk_pccdu.syn_final.design_qor
-V- wvrin_parse_syn.pl: Debug: output=
  Total unconstrained inputs: 0
   Total unconstrained outputs: 0

-V- wvrin_parse_syn.pl: Debug: fields_1=Total
-V- wvrin_parse_syn.pl: Debug: fields_2=unconstrained
-V- wvrin_parse_syn.pl: Debug: fields_3=inputs:
-V- wvrin_parse_syn.pl: Debug: fields_4=0
-V- wvrin_parse_syn.pl: Debug: fields_1=Total
-V- wvrin_parse_syn.pl: Debug: fields_2=unconstrained
-V- wvrin_parse_syn.pl: Debug: fields_3=outputs:
-V- wvrin_parse_syn.pl: Debug: fields_4=0
-I- wvrin_parse_syn.pl: Debug: Item is True - PASS
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Verification code
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_syn.pl: ################################ END OF Rule: 12.276.a ################################
-I- wvrin_parse_syn.pl: 

-I- wvrin_parse_syn.pl: ################################ Rule: 12.281.a ################################
------------------------------------------------------------------------------------------------
#      Category: Phys Design Enabling                               #
#          Name: 12.281.a                                           #
#          Rule: Scan configuration files must be provided          #
#       Rule ID: 375                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,SIP to Inway                                   #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Locate RDT-SYN IPDS summary file. Default: syn/reports/[alias].syn_final.ipds.summary
                 2. Report the run status for this rule as found in the RDT-SYN IPDS summary file.
                 For example: 12.124.b is PASS in given milestone in RDT-SYN IPDS summary file then the rule PASSES else FAILS.
                 Override key for RDT-SYN IPDS summary file = rdtsynsummaryfile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_syn.pl: Info: Checking the existence of scan waiver tcl file(synscanwaiverfile) under synscriptsdir or syninputsdir
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Define scan waivers file
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: rptFile=_scan_config\.tcl$
-V- wvrin_parse_syn.pl: Debug: Search extentions=_scan_config\.tcl$
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Define synthesis reports directory
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: dir2=tools/syn/gclk_pccdu/scripts
-I- wvrin_parse_syn.pl: Info: Starting point for 'tools/syn/gclk_pccdu/scripts' after search path=./tools/syn/gclk_pccdu/scripts
-V- wvrin_parse_syn.pl: Debug: extFiles2=
-V- wvrin_parse_syn.pl: Debug: dir3=tools/syn/gclk_pccdu/inputs
-I- wvrin_parse_syn.pl: Info: Starting point for 'tools/syn/gclk_pccdu/inputs' after search path=./tools/syn/gclk_pccdu/inputs
-V- wvrin_parse_syn.pl: Debug: extFiles3=
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Locate all TCL files
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: extFiles=
-I- wvrin_parse_syn.pl: Debug: Count = 0 is less than min of 1 - FAIL
-I- wvrin_parse_syn.pl: Error: File _scan_config\.tcl$ not found
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Verification code
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_syn.pl: ################################ END OF Rule: 12.281.a ################################
-I- wvrin_parse_syn.pl: 

-I- wvrin_parse_syn.pl: ################################ Rule: 12.277.b ################################
------------------------------------------------------------------------------------------------
#      Category: Phys Design Enabling                               #
#          Name: 12.277.b                                           #
#          Rule: All DFX MCOs written and implemented               #
#       Rule ID: 434                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP                                                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_syn.pl: ################################ END OF Rule: 12.277.b ################################-I- wvrin_parse_syn.pl: 

-I- wvrin_parse_syn.pl: ################################ Rule: 12.6.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: Phys Design Enabling                               #
#          Name: 12.6.a                                             #
#          Rule: Must have a RTL list file for synthesis            #
#       Rule ID: 91                                                 #
#     Rule Type: Automatic                                          #
# Applicability: SIP,SIP to Inway                                   #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Locate RDT-SYN IPDS summary file. Default: syn/reports/[alias].syn_final.ipds.summary
                 2. Report the run status for this rule as found in the RDT-SYN IPDS summary file.
                 For example: 12.124.b is PASS in given milestone in RDT-SYN IPDS summary file then the rule PASSES else FAILS.
                 Override key for RDT-SYN IPDS summary file = rdtsynsummaryfile

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_syn.pl: Info: Ensure RTL list file(synrtllistfile) should exist and does not reference any files in verif folder
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Define synthesis scripts directory
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: dirList=tools/syn/gclk_pccdu/scripts tools/syn/gclk_pccdu/inputs target/globalclk/aceroot/results/DC/gclk_pccdu/collateral/rtl 
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Locate RTL list file
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Info: Starting point for 'tools/syn/gclk_pccdu/scripts' after search path=./tools/syn/gclk_pccdu/scripts
-I- wvrin_parse_syn.pl: Info: Starting point for 'tools/syn/gclk_pccdu/inputs' after search path=./tools/syn/gclk_pccdu/inputs
-I- wvrin_parse_syn.pl: Info: Starting point for 'target/globalclk/aceroot/results/DC/gclk_pccdu/collateral/rtl' after search path=./target/globalclk/aceroot/results/DC/gclk_pccdu/collateral/rtl
-V- wvrin_parse_syn.pl: Debug: rtl_list file found=./target/globalclk/aceroot/results/DC/gclk_pccdu/collateral/rtl/rtl_list.tcl
-I- wvrin_parse_syn.pl: Debug: Count = 1 is exactly 1 - PASS
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Make sure there is no reference to verify in the RTL list file
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Debug: File ./target/globalclk/aceroot/results/DC/gclk_pccdu/collateral/rtl/rtl_list.tcl has no matches - PASS
-I- wvrin_parse_syn.pl: Debug: Match found 0 out of 89 line and return=0 - PASS
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Verification code
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_syn.pl: ################################ END OF Rule: 12.6.a ##################################
-I- wvrin_parse_syn.pl: 

-I- wvrin_parse_syn.pl: ################################ Rule: 12.279.a ################################
------------------------------------------------------------------------------------------------
#      Category: Phys Design Enabling                               #
#          Name: 12.279.a                                           #
#          Rule: Only CTECH cells on clock paths are allowed.       #
#       Rule ID: 380                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,SIP to Inway                                   #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Locate RDT-SYN IPDS summary file. Default: syn/reports/[alias].syn_final.ipds.summary
                 2. Report the run status for this rule as found in the RDT-SYN IPDS summary file.
                 For example: 12.124.b is PASS in given milestone in RDT-SYN IPDS summary file then the rule PASSES else FAILS.
                 Override key for RDT-SYN IPDS summary file = rdtsynsummaryfile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_syn.pl: Info: Checking for the RDT-SYN IPDS summary file and fetching Run result for Rules
-I- wvrin_parse_syn.pl: Info: RDT-SYN IPDS summary file exists - PASS
-I- wvrin_parse_syn.pl: Info: RDT-SYN IPDS summary file has 12.279.a as PASS - PASS
-I- wvrin_parse_syn.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_syn.pl: ################################ END OF Rule: 12.279.a ################################
-I- wvrin_parse_syn.pl: 

-I- wvrin_parse_syn.pl: ################################ Rule: 12.120.a ################################
------------------------------------------------------------------------------------------------
#      Category: Phys Design Enabling                               #
#          Name: 12.120.a                                           #
#          Rule: Any custom synthesis flow recipes must be delivered with IP drop and documented in integration guide. #
#       Rule ID: 32                                                 #
#     Rule Type: Automatic                                          #
# Applicability: SIP,SIP to Inway                                   #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Locate RDT-SYN IPDS summary file. Default: syn/reports/[alias].syn_final.ipds.summary
                 2. Report the run status for this rule as found in the RDT-SYN IPDS summary file.
                 For example: 12.124.b is PASS in given milestone in RDT-SYN IPDS summary file then the rule PASSES else FAILS.
                 Override key for RDT-SYN IPDS summary file = rdtsynsummaryfile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_syn.pl: Info: Ensure that no KITS flow scripts are present in the IP scripts directory, only required and optional scripts should exist in synscriptsdir folder
-I- wvrin_parse_syn.pl: Requirement: Required scripts: block_setup.tcl rtl_list.tcl clock_uncertainty.tcl <IP_top>_clocks.tcl <IP_top>_io_constraints.tcl
-I- wvrin_parse_syn.pl: Requirement: Optional scripts: global_contraints.tcl global_cross_clock_exceptions.tcl <IP_top>_internal_exceptions.tcl <IP_top>_interface_exceptions.tcl <IP_top>_scan_config.tcl PRE.*.tcl POST.*.tcl
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Define synthesis scripts directory
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: dirList=tools/syn/gclk_pccdu/scripts
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Locate the block setup files
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Info: Starting point for 'tools/syn/gclk_pccdu/scripts' after search path=./tools/syn/gclk_pccdu/scripts
-V- wvrin_parse_syn.pl: Debug: files1=./tools/syn/gclk_pccdu/scripts/block_setup.tcl
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Locate the rtl list and clock uncertainty files
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Info: Starting point for 'tools/syn/gclk_pccdu/scripts' after search path=./tools/syn/gclk_pccdu/scripts
-V- wvrin_parse_syn.pl: Debug: files2=
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Extract the glib
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Info: Matched ^\s*(set|setvar)\s+G_DESIGN_NAME\s+\"?([^\s\"]+)\"? with value=
-V- wvrin_parse_syn.pl: Debug: glib=gclk_pccdu
-I- wvrin_parse_syn.pl: Debug: String 'gclk_pccdu' is not empty - PASS
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Locate the clocks file
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Info: Starting point for 'tools/syn/gclk_pccdu/scripts' after search path=./tools/syn/gclk_pccdu/scripts
-V- wvrin_parse_syn.pl: Debug: files3=
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Locate the optional files
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: optFiles=^global_constraints.tcl$ ^global_cross_clk_exceptions.tcl$ ^gclk_pccdu_internal_exceptions.tcl$ ^gclk_pccdu_interface_exceptions.tcl$ ^gclk_pccdu_scan_config.tcl$ ^PRE.*.tcl$ ^POST.*.tcl$ ^.*ebb.*.tcl$
-I- wvrin_parse_syn.pl: Info: Starting point for 'tools/syn/gclk_pccdu/scripts' after search path=./tools/syn/gclk_pccdu/scripts
-V- wvrin_parse_syn.pl: Debug: files4=./tools/syn/gclk_pccdu/scripts/PRE.compile.rdt_start.tcl
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Make a list of all files
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: allFiles=./tools/syn/gclk_pccdu/scripts/block_setup.tcl ./tools/syn/gclk_pccdu/scripts/PRE.compile.rdt_start.tcl
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Verify there is at least 1 file
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Debug: Count = 2 is greater than or equal to min of 1 - PASS
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Get a list of all TCL files
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Info: Starting point for 'tools/syn/gclk_pccdu/scripts' after search path=./tools/syn/gclk_pccdu/scripts
-V- wvrin_parse_syn.pl: Debug: tclFiles=./tools/syn/gclk_pccdu/scripts/PRE.compile.rdt_start.tcl ./tools/syn/gclk_pccdu/scripts/block_setup.tcl ./tools/syn/gclk_pccdu/scripts/gclk_pccdu_additional_upf_setup.tcl ./tools/syn/gclk_pccdu/scripts/syn_setup.tcl
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Define extra files
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: Exceptions=syn_setup additional_upf_setup
-V- wvrin_parse_syn.pl: Debug: rest=
-I- wvrin_parse_syn.pl: Debug: The count 0 is equal to or less than the max 0 - PASS
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Verification code
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_syn.pl: ################################ END OF Rule: 12.120.a ################################
-I- wvrin_parse_syn.pl: 

-I- wvrin_parse_syn.pl: ################################ Rule: 12.124.b ################################
------------------------------------------------------------------------------------------------
#      Category: Phys Design Enabling                               #
#          Name: 12.124.b                                           #
#          Rule: Synthesis results meet timing requirements for drop #
#       Rule ID: 433                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP                                                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Locate RDT-SYN IPDS summary file. Default: syn/reports/[alias].syn_final.ipds.summary
                 2. Report the run status for this rule as found in the RDT-SYN IPDS summary file.
                 For example: 12.124.b is PASS in given milestone in RDT-SYN IPDS summary file then the rule PASSES else FAILS.
                 Override key for RDT-SYN IPDS summary file = rdtsynsummaryfile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_syn.pl: Info: Checking for the RDT-SYN IPDS summary file and fetching Run result for Rules
-I- wvrin_parse_syn.pl: Info: RDT-SYN IPDS summary file exists - PASS
-I- wvrin_parse_syn.pl: Info: RDT-SYN IPDS summary file has 12.124.b as PASS - PASS
-I- wvrin_parse_syn.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_syn.pl: ################################ END OF Rule: 12.124.b ################################
-I- wvrin_parse_syn.pl: 

-I- wvrin_parse_syn.pl: ################################ Rule: 12.277.c ################################
------------------------------------------------------------------------------------------------
#      Category: Phys Design Enabling                               #
#          Name: 12.277.c                                           #
#          Rule: Clock name should be a tcl variable and not hard coded in all constraint files. #
#       Rule ID: 473                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP                                                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Locate RDT-SYN IPDS summary file. Default: syn/reports/[alias].syn_final.ipds.summary
                 2. Report the run status for this rule as found in the RDT-SYN IPDS summary file.
                 For example: 12.124.b is PASS in given milestone in RDT-SYN IPDS summary file then the rule PASSES else FAILS.
                 Override key for RDT-SYN IPDS summary file = rdtsynsummaryfile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_syn.pl: Info: Checking all the tcl constraint files under syninputsdir and synscriptsdir for "-clock" and ensures the value provided comes from a variable or a tcl return
-I- wvrin_parse_syn.pl: Info: Exception file: <BLOCK>_io_constraints.tcl
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Define synthesis constraint files directory
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: dirList1=tools/syn/gclk_pccdu/inputs
-V- wvrin_parse_syn.pl: Debug: dirList2=tools/syn/gclk_pccdu/scripts
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Define synthesis constraint files file
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: Search extentions1=.*\.tcl(\.gz)?$
-V- wvrin_parse_syn.pl: Debug: Search extentions2=.*_io_constraints\.tcl(\.gz)?$
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Locate required constraint files
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Info: Starting point for 'tools/syn/gclk_pccdu/inputs' after search path=./tools/syn/gclk_pccdu/inputs
-I- wvrin_parse_syn.pl: Info: Starting point for 'tools/syn/gclk_pccdu/scripts' after search path=./tools/syn/gclk_pccdu/scripts
-V- wvrin_parse_syn.pl: Debug: files=./tools/syn/gclk_pccdu/inputs/gclk_pccdu_clocks.tcl ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl ./tools/syn/gclk_pccdu/inputs/pccdu_clock_uncertainty.tcl ./tools/syn/gclk_pccdu/inputs/pccdu_clocks.tcl ./tools/syn/gclk_pccdu/inputs/pccdu_io_constraints.tcl ./tools/syn/gclk_pccdu/scripts/PRE.compile.rdt_start.tcl ./tools/syn/gclk_pccdu/scripts/block_setup.tcl ./tools/syn/gclk_pccdu/scripts/gclk_pccdu_additional_upf_setup.tcl ./tools/syn/gclk_pccdu/scripts/syn_setup.tcl
-I- wvrin_parse_syn.pl: Debug: Count = 9 is greater than or equal to min of 1 - PASS
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Checking -clock values in the constraints files
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: Analyzing file - ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_clocks.tcl
-V- wvrin_parse_syn.pl: Debug: Analyzing file - ./tools/syn/gclk_pccdu/inputs/pccdu_clock_uncertainty.tcl
-V- wvrin_parse_syn.pl: Debug: Analyzing file - ./tools/syn/gclk_pccdu/inputs/pccdu_clocks.tcl
-V- wvrin_parse_syn.pl: Debug: Analyzing file - ./tools/syn/gclk_pccdu/scripts/PRE.compile.rdt_start.tcl
-V- wvrin_parse_syn.pl: Debug: Analyzing file - ./tools/syn/gclk_pccdu/scripts/block_setup.tcl
-V- wvrin_parse_syn.pl: Debug: Analyzing file - ./tools/syn/gclk_pccdu/scripts/gclk_pccdu_additional_upf_setup.tcl
-V- wvrin_parse_syn.pl: Debug: Analyzing file - ./tools/syn/gclk_pccdu/scripts/syn_setup.tcl
-V- wvrin_parse_syn.pl: Debug: DOES NOT HAVE unacceptable -clock value inside these files - PASS
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Filter out the exceptional constraints files
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl: Debug: Hard coded clock is ACCEPTABLE in <block>_io_constraint.tcl files
-V- wvrin_parse_syn.pl: Debug: Exceptional file -- ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #38 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #39 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #40 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #41 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #53 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #54 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #55 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #56 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #68 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #69 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #70 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #71 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #83 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #84 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #85 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #86 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #98 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #99 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #100 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #101 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #112 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #113 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #114 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #115 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #126 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #127 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #128 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #129 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #140 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #141 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #142 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #143 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #154 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #155 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #156 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #157 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #168 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #169 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #170 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #171 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #183 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #184 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #185 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #186 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #198 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #199 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #200 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #201 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #213 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #214 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #215 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #216 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #227 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #228 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #229 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #230 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #241 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #242 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #243 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #244 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #257 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #258 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #259 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #260 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #270 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #271 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #272 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #273 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #282 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #283 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #284 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #285 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #294 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #295 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #296 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #297 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #307 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #308 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #309 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #310 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #320 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #321 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #322 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #323 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #333 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #334 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #335 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #336 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #345 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #346 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #347 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #348 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #358 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #359 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #360 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #361 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #371 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #372 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #373 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #374 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #383 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #384 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #385 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #386 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #398 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #399 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #400 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #401 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #413 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #414 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #415 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: -clock switch found at line #416 of ./tools/syn/gclk_pccdu/inputs/gclk_pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: Debug: Exceptional file -- ./tools/syn/gclk_pccdu/inputs/pccdu_io_constraints.tcl
-V- wvrin_parse_syn.pl: --------------------------------------
-V- wvrin_parse_syn.pl:    Verification code
-V- wvrin_parse_syn.pl: --------------------------------------
-I- wvrin_parse_syn.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_syn.pl: ################################ END OF Rule: 12.277.c ################################
-I- wvrin_parse_syn.pl: 

-I- wvrin_parse_documentation.pl: Legacy file: /p/hdk/rtl/proj_tools/zircon/master/2.08.00/data/zirconQA_legacy.soft_ip.2.08.00_hdk.dat
-V- wvrin_parse_documentation.pl: Reading override data file at tools/zirconqa/inputs/pccdu_override_2.08.00.dat
-I- wvrin_parse_documentation.pl: ################################ Rule: 5.93.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: Documentation                                      #
#          Name: 5.93.a                                             #
#          Rule: Top level port list complete                       #
#       Rule ID: 275                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual Check

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_documentation.pl: ################################ END OF Rule: 5.93.a ##################################-I- wvrin_parse_documentation.pl: 

-I- wvrin_parse_documentation.pl: ################################ Rule: 5.91.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: Documentation                                      #
#          Name: 5.91.a                                             #
#          Rule: Release notes exist                                #
#       Rule ID: 113                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual Check

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_documentation.pl: ################################ END OF Rule: 5.91.a ##################################-I- wvrin_parse_documentation.pl: 

-I- wvrin_parse_documentation.pl: ################################ Rule: 5.83.b ##################################
------------------------------------------------------------------------------------------------------
#      Category: Documentation                                      #
#          Name: 5.83.b                                             #
#          Rule: TAP integration special considerations documented in integration guide #
#       Rule ID: 431                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,Super HIP              #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_documentation.pl: ################################ END OF Rule: 5.83.b ##################################-I- wvrin_parse_documentation.pl: 

-I- wvrin_parse_documentation.pl: ################################ Rule: 4.90.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: DFt                                                #
#          Name: 4.90.a                                             #
#          Rule: Provide array details for IP                       #
#       Rule ID: 274                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,SIP to Inway                                   #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Find integration guide
                      a.	This is already a check in ZQA use that same algorithm (index 83)
                 2. Parse the integration guide
                 3. Under section 7 of the integration guide
                      a.	Between section 7 Physical Integration and section 8
                        i. There should be content that is not white-space

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_documentation.pl: ################################ END OF Rule: 4.90.a ##################################-I- wvrin_parse_documentation.pl: 

-I- wvrin_parse_documentation.pl: ################################ Rule: 5.83.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: Documentation                                      #
#          Name: 5.83.a                                             #
#          Rule: Integration guide delivered, follows template      #
#       Rule ID: 383                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: read pbj.txt from [docdir]
                 pbj.txt indicates if Integration Guide is missing or incomplete.
                 Override key for documentaion dir = docdir

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_documentation.pl: Info: Ensure integrationGuide source file follows the template given
-I- wvrin_parse_documentation.pl: Requirement: IP integrationGuide source file must exist in PDF format under doc folder
-I- wvrin_parse_documentation.pl: Requirement: Compare the major headings from sections 1-8
-V- wvrin_parse_documentation.pl: --------------------------------------
-V- wvrin_parse_documentation.pl:    Define doc directory
-V- wvrin_parse_documentation.pl: --------------------------------------
-V- wvrin_parse_documentation.pl: Debug: Doc directory = doc
-V- wvrin_parse_documentation.pl: Debug: Found pbj.txt file: doc/pbj.txt
-E- wvrin_parse_documentation.pl: Error: pbj.txt is malformed - FAIL
-I- wvrin_parse_documentation.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_documentation.pl: ################################ END OF Rule: 5.83.a ##################################
-I- wvrin_parse_documentation.pl: 

-I- wvrin_parse_documentation.pl: ################################ Rule: 5.94.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: Documentation                                      #
#          Name: 5.94.a                                             #
#          Rule: Verification References delivered, follows template #
#       Rule ID: 385                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: read pbj.txt from [docdir]
                 pbj.txt indicates if Verification References are missing or incomplete.
                 Override key for documentaion dir = docdir

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_documentation.pl: Info: Ensure Verification Plan references source file follows the template given
-I- wvrin_parse_documentation.pl: Requirement: IP Verification Plan references source file must exist in PDF format under doc folder
-I- wvrin_parse_documentation.pl: Requirement: Compare the major headings from sections 1-11
-V- wvrin_parse_documentation.pl: --------------------------------------
-V- wvrin_parse_documentation.pl:    Define doc directory
-V- wvrin_parse_documentation.pl: --------------------------------------
-V- wvrin_parse_documentation.pl: Debug: Doc directory = doc
-E- wvrin_parse_documentation.pl: Error: pbj.txt is malformed - FAIL
-I- wvrin_parse_documentation.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_documentation.pl: ################################ END OF Rule: 5.94.a ##################################
-I- wvrin_parse_documentation.pl: 

-I- wvrin_parse_documentation.pl: ################################ Rule: 5.94.b ##################################
------------------------------------------------------------------------------------------------------
#      Category: Documentation                                      #
#          Name: 5.94.b                                             #
#          Rule: Support for PSS features documented in test plan   #
#       Rule ID: 432                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,Super HIP              #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_documentation.pl: ################################ END OF Rule: 5.94.b ##################################-I- wvrin_parse_documentation.pl: 

-I- wvrin_parse_documentation.pl: ################################ Rule: 5.86.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: Documentation                                      #
#          Name: 5.86.a                                             #
#          Rule: Must use the required documentation process        #
#       Rule ID: 107                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,Super HIP              #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: read pbj.txt from [docdir]
                 pbj.txt indicates if pbj.txt is valid.
                 Override key for documentaion dir = docdir

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_documentation.pl: Info: Checking the pbj.txt for the use of required documentation process
-V- wvrin_parse_documentation.pl: --------------------------------------
-V- wvrin_parse_documentation.pl:    Define doc directory
-V- wvrin_parse_documentation.pl: --------------------------------------
-V- wvrin_parse_documentation.pl: Debug: Doc directory = doc
-E- wvrin_parse_documentation.pl: Error: pbj.txt is malformed - FAIL
-I- wvrin_parse_documentation.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_documentation.pl: ################################ END OF Rule: 5.86.a ##################################
-I- wvrin_parse_documentation.pl: 

-I- wvrin_parse_documentation.pl: ################################ Rule: 5.88.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: Documentation                                      #
#          Name: 5.88.a                                             #
#          Rule: Product Brief delivered, and must follow template  #
#       Rule ID: 395                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,SIP to Inway,HIP to Inway                      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: read pbj.txt from [docdir]
                 pbj.txt indicates if product brief is missing or incomplete.
                 Override key for documentaion dir = docdir

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_documentation.pl: Info: Ensure product brief source file follows the template given
-I- wvrin_parse_documentation.pl: Requirement: IP product brief source file must exist in PDF format under doc folder
-I- wvrin_parse_documentation.pl: Requirement: Compare the major headings from sections 1-9
-V- wvrin_parse_documentation.pl: --------------------------------------
-V- wvrin_parse_documentation.pl:    Define doc directory
-V- wvrin_parse_documentation.pl: --------------------------------------
-V- wvrin_parse_documentation.pl: Debug: Doc directory = doc
-E- wvrin_parse_documentation.pl: Error: pbj.txt is malformed - FAIL
-I- wvrin_parse_documentation.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_documentation.pl: ################################ END OF Rule: 5.88.a ##################################
-I- wvrin_parse_documentation.pl: 

-I- wvrin_parse_documentation.pl: ################################ Rule: 5.79.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: Documentation                                      #
#          Name: 5.79.a                                             #
#          Rule: Detailed flow description for TAP usage model testing related to IP that cannot be validated at IP level and needs SoC-level testing #
#       Rule ID: 272                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,SIP to Inway,HIP to Inway #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual Check

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_documentation.pl: ################################ END OF Rule: 5.79.a ##################################-I- wvrin_parse_documentation.pl: 

-I- wvrin_parse_documentation.pl: ################################ Rule: 5.81.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: Documentation                                      #
#          Name: 5.81.a                                             #
#          Rule: HAS delivered, follows template                    #
#       Rule ID: 384                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: read pbj.txt from [docdir]
                 pbj.txt indicates if HAS is missing or incomplete.
                 Override key for DOC directory = docdir

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_documentation.pl: Info: Ensure HAS source file follows the template given
-I- wvrin_parse_documentation.pl: Requirement: IP HAS source file must exist in PDF format under doc folder
-I- wvrin_parse_documentation.pl: Requirement: Compare the major headings from sections 1-14
-V- wvrin_parse_documentation.pl: --------------------------------------
-V- wvrin_parse_documentation.pl:    Define doc directory
-V- wvrin_parse_documentation.pl: --------------------------------------
-V- wvrin_parse_documentation.pl: Debug: Doc directory = doc
-E- wvrin_parse_documentation.pl: Error: pbj.txt is malformed - FAIL
-I- wvrin_parse_documentation.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_documentation.pl: ################################ END OF Rule: 5.81.a ##################################
-I- wvrin_parse_documentation.pl: 

-I- wvrin_parse_collagelint.pl: Legacy file: /p/hdk/rtl/proj_tools/zircon/master/2.08.00/data/zirconQA_legacy.soft_ip.2.08.00_hdk.dat
-V- wvrin_parse_collagelint.pl: Reading override data file at tools/zirconqa/inputs/pccdu_override_2.08.00.dat
-I- wvrin_parse_collagelint.pl: Info: Collage Lint Vioaltions XML file = tools/collageLint/outputs/lintra.waiver.report.xml
-I- wvrin_parse_collagelint.pl: Error: Collage Lint violations xml file tools/collageLint/outputs/lintra.waiver.report.xml does not exist
-I- wvrin_parse_collagelint.pl: ################################ Rule: 3.335.a #################################
---------------------------------------------------------------------------------------------------
#      Category: Collage                                            #
#          Name: 3.335.a                                            #
#          Rule: CollageLint must be run                            #
#       Rule ID: 494                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SubSystem      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Verify the Collage Lint violations xml file exists. This file is generated by Collage Lint tool available in HDK 1.2.0. or can be generated in a standalone run.
                 
                 Override key for Collage violations xml file = collagelintviolxml

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_collagelint.pl: Info: CollageLint must be run
-I- wvrin_parse_collagelint.pl: Requirement: CollageLint violations xml file tools/collageLint/outputs/lintra.waiver.report.xml must exist
-I- wvrin_parse_collagelint.pl: Error: Collage Lint violations xml file tools/collageLint/outputs/lintra.waiver.report.xml does not exist - FAIL
-I- wvrin_parse_collagelint.pl: ################################ END OF Rule: 3.335.a #################################
-I- wvrin_parse_collagelint.pl: 

-I- wvrin_parse_collagelint.pl: ################################ Rule: 3.51.f ##################################
------------------------------------------------------------------------------------------------------
#      Category: Collage                                            #
#          Name: 3.51.f                                             #
#          Rule: MBIST interface pins must be mapped to Collage IOSF MBIST standard interface in CoreKit #
#       Rule ID: 295                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: CollageLint enabled in Applicability file:
                 1. Verify the Collage Lint violations xml file exists. This file is generated by Collage Lint tool available in HDK 1.2.0  or can be generated in a standalone collageLint run.
                 2. Verify the violation ID 80820 and 80821,80841 does not exist in the Collage Lint violations xml file.
                 
                 CollageLint disabled in Applicability file:
                 Verify the collage build.summary report is generated from 2.1.p12 version of collage with the proper reporting of the collage interface name along with IOSF interface version
                 Verify using the standard interfaces by parsing build.summary file for the following message:
                 For "MBIST_WTAP" instance: Under "-Report : InterfaceInstance" look for:
                 InterfaceDefn : IOSF::DFX::MBIST_WTAP
                 InterfaceVer : 2.0
                 For "MBIST_CTRL" instance: Under "-Report : InterfaceInstance" look for:
                 InterfaceDefn : IOSF::DFX::MBIST_CTRL
                 InterfaceVer : 2.0
                 For "cabist_cms_engine" instance: Under "-Report: InterfaceInstance" look for:
                 InterfaceDefn : DFX::CABIST::ENGINE
                 InterfaceVer: 0.1
                 Verify the key these ports are NOT open in the "interface link" details of the interface instance:
                 a. MBIST_WTAP
                 i. LV_CaptureWR
                 ii. LV_EnableWR
                 iii. LV_SelectWIR
                 iv. LV_ShiftWR
                 v. LV_UpdateWR
                 vi. LV_WRCK
                 vii. LV_WRSTN
                 viii.LV_WSI
                 ix. LV_WSO
                 b. MBIST_CTRL
                 i. LV_TM
                 c. cabist_cms_engine
                 NONE - No port check implemented as per spec
                 Override key for Collage Lint violations xml file = collagelintviolxml

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_collagelint.pl: Info: MBIST interface pins must be mapped to Collage IOSF MBIST standard interface in CoreKit
-I- wvrin_parse_collagelint.pl: Requirement: tools/collageLint/outputs/lintra.waiver.report.xml must exist
-I- wvrin_parse_collagelint.pl: Requirement: tools/collageLint/outputs/lintra.waiver.report.xml file must not contain the violation id's 80820 and 80821
-I- wvrin_parse_collagelint.pl: Error: Collage Lint violations xml file tools/collageLint/outputs/lintra.waiver.report.xml does not exist
-I- wvrin_parse_collagelint.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_collagelint.pl: ################################ END OF Rule: 3.51.f ##################################
-I- wvrin_parse_collagelint.pl: 

-I- wvrin_parse_collagelint.pl: ################################ Rule: 3.49.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: Collage                                            #
#          Name: 3.49.a                                             #
#          Rule: Must provide collage summary report                #
#       Rule ID: 93                                                 #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SubSystem,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Verify the file tools/collage/[alias].build.summary exists
                 Allow for multiple summary files
                 Verify the exact number of files are found
                 If there are multiple items defined by a single regular expression, use the format:
                 <count>:<regExp>
                 Override key for coreKit directory = collagedir
                 Override key for collage builder script file name(s) = collagesumrptfile

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_collagelint.pl: Info: Must have collage summary report in coreKit directory
-V- wvrin_parse_collagelint.pl: --------------------------------------
-V- wvrin_parse_collagelint.pl:    Define search directory
-V- wvrin_parse_collagelint.pl: --------------------------------------
-I- wvrin_parse_collagelint.pl: Debug: dirList=target/collage/ip_kits
-V- wvrin_parse_collagelint.pl: --------------------------------------
-V- wvrin_parse_collagelint.pl:    Define search expressions
-V- wvrin_parse_collagelint.pl: --------------------------------------
-I- wvrin_parse_collagelint.pl: Debug: extList=pccdu.build.summary
-I- wvrin_parse_collagelint.pl: Debug: Number of files expected=1
-I- wvrin_parse_collagelint.pl: Debug: Item list = pccdu.build.summary
-V- wvrin_parse_collagelint.pl: --------------------------------------
-V- wvrin_parse_collagelint.pl:    Search for at least file
-V- wvrin_parse_collagelint.pl: --------------------------------------
-I- wvrin_parse_collagelint.pl: Info: Starting point for 'target/collage/ip_kits' after search path=./target/collage/ip_kits
-I- wvrin_parse_collagelint.pl: Debug: files=./target/collage/ip_kits/pccdu.build.summary
-V- wvrin_parse_collagelint.pl: --------------------------------------
-V- wvrin_parse_collagelint.pl:    Verify there is the correct number of files
-V- wvrin_parse_collagelint.pl: --------------------------------------
-I- wvrin_parse_collagelint.pl: Debug: Count = 1 is exactly 1 - PASS
-V- wvrin_parse_collagelint.pl: --------------------------------------
-V- wvrin_parse_collagelint.pl:    Verification code
-V- wvrin_parse_collagelint.pl: --------------------------------------
-I- wvrin_parse_collagelint.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_collagelint.pl: ################################ END OF Rule: 3.49.a ##################################
-I- wvrin_parse_collagelint.pl: 

-I- wvrin_parse_collagelint.pl: ################################ Rule: 3.51.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: Collage                                            #
#          Name: 3.51.a                                             #
#          Rule: Ensure IDV logic connects to the IOSF IDV standard interface  #
#       Rule ID: 252                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: CollageLint enabled in Applicability file:
                 1. Verify the Collage Lint violations xml file exists. This file is generated by Collage Lint tool available in HDK 1.2.0 or can be generated in a standalone collageLint run.
                 2. Verify the violation ID 80817,80841 does not exist in the Collage Lint violations xml file.
                 
                 CollageLint disabled in Applicability file:
                 Verify collage build.summary is generated from 2.1.p12 version of collage with proper reporting of the collage interface name along with IOSF interface version
                 Verify existence of InterfaceDefn & InterfaceVer matching string "IOSF::DFX::IDV" and "3.0" or higher in tools/collage/reports/[alias].build.summary
                 For each matching interface instances, InterfaceLink for the following ports cannot be open (i.e. adhoc):
                 For IDV version 3.0:
                 IDVDISABLE
                 IDVFREQA
                 IDVFREQB
                 IDVPULSE
                 IDVTCLK
                 IDVTCTRL
                 IDVTD
                 IDVTRES
                 For IDV version 4.0:
                 IDVEVENTOUT
                 IDVCAPTURE
                 IDVUPDATE
                 IDVSHIFT
                 Override key for coreKit directory = collagedir
                 Override key for collage builder script file name = collagesumrptfile
                 Override key for Collage Lint violations xml file = collagelintviolxml

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_collagelint.pl: Info: Ensure IDV logic connects to the IOSF IDV standard interface
-I- wvrin_parse_collagelint.pl: Requirement: tools/collageLint/outputs/lintra.waiver.report.xml must exist
-I- wvrin_parse_collagelint.pl: Requirement: tools/collageLint/outputs/lintra.waiver.report.xml file must not contain the violation id 80817
-I- wvrin_parse_collagelint.pl: Error: Collage Lint violations xml file tools/collageLint/outputs/lintra.waiver.report.xml does not exist
-I- wvrin_parse_collagelint.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_collagelint.pl: ################################ END OF Rule: 3.51.a ##################################
-I- wvrin_parse_collagelint.pl: 

-I- wvrin_parse_collagelint.pl: ################################ Rule: 3.51.e ##################################
------------------------------------------------------------------------------------------------------
#      Category: Collage                                            #
#          Name: 3.51.e                                             #
#          Rule: ISM interface pins must be mapped to Collage IOSF ISM standard interface in CoreKit #
#       Rule ID: 298                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: CollageLint enabled in Applicability file:
                 1. Verify the Collage Lint violations xml file exists. This file is generated by Collage Lint tool available in HDK 1.2.0 or can be generated in a standalone collageLint run.
                 2. Verify the violation ID 80819,80841 does not exist in the Collage Lint violations xml file.
                 
                 CollageLint disabled in Applicability file:
                 Verify the existence of the ISM instance of the IOSF interface and completes connections to the "must have ports"
                 Verify existence of InterfaceDefn matches "IOSF::DFX::ISM" & InterfaceVer matches "1.0" in tools/collage/reports/[alias].build.summary
                 For each matching interface instances, InterfaceLink for the following ports cannot be open (i.e. adhoc):
                 JTA_CLKGATE_OVRD
                 JTA_FORCE_CLKREQ
                 JTA_FORCE_CREDITREQ
                 JTA_FORCE_IDLE
                 JTA_FORCE_NOTIDLE
                 
                 Override key for Collage Lint violations xml file = collagelintviolxml

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_collagelint.pl: Info: ISM interface pins must be mapped to Collage IOSF ISM standard interface in CoreKit
-I- wvrin_parse_collagelint.pl: Requirement: tools/collageLint/outputs/lintra.waiver.report.xml must exist
-I- wvrin_parse_collagelint.pl: Requirement: tools/collageLint/outputs/lintra.waiver.report.xml file must not contain the violation id 80819
-I- wvrin_parse_collagelint.pl: Error: Collage Lint violations xml file tools/collageLint/outputs/lintra.waiver.report.xml does not exist
-I- wvrin_parse_collagelint.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_collagelint.pl: ################################ END OF Rule: 3.51.e ##################################
-I- wvrin_parse_collagelint.pl: 

-I- wvrin_parse_collagelint.pl: ################################ Rule: 3.50.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: Collage                                            #
#          Name: 3.50.a                                             #
#          Rule: Must provide collage warning report                #
#       Rule ID: 104                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SubSystem,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Verify the file tools/collage/[alias].build.warning exists
                 Allow for multiple warning files
                 If there are multiple items defined by a single regular expression, use the format:
                 <count>:<regExp>
                 Override key for coreKit directory = collagedir
                 Override key for collage builder script file name(s) = collagewarnrptfile

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_collagelint.pl: Info: Must have collage warning report in coreKit directory
-V- wvrin_parse_collagelint.pl: --------------------------------------
-V- wvrin_parse_collagelint.pl:    Define search directory
-V- wvrin_parse_collagelint.pl: --------------------------------------
-I- wvrin_parse_collagelint.pl: Debug: dirList=target/collage/ip_kits
-V- wvrin_parse_collagelint.pl: --------------------------------------
-V- wvrin_parse_collagelint.pl:    Define search expressions
-V- wvrin_parse_collagelint.pl: --------------------------------------
-I- wvrin_parse_collagelint.pl: Debug: extList=pccdu.build.warning
-I- wvrin_parse_collagelint.pl: Debug: Number of files expected=1
-I- wvrin_parse_collagelint.pl: Debug: Item list = pccdu.build.warning
-V- wvrin_parse_collagelint.pl: --------------------------------------
-V- wvrin_parse_collagelint.pl:    Search for at least file
-V- wvrin_parse_collagelint.pl: --------------------------------------
-I- wvrin_parse_collagelint.pl: Info: Starting point for 'target/collage/ip_kits' after search path=./target/collage/ip_kits
-I- wvrin_parse_collagelint.pl: Debug: files=./target/collage/ip_kits/pccdu.build.warning
-V- wvrin_parse_collagelint.pl: --------------------------------------
-V- wvrin_parse_collagelint.pl:    Verify there is the correct number of files
-V- wvrin_parse_collagelint.pl: --------------------------------------
-I- wvrin_parse_collagelint.pl: Debug: Count = 1 is exactly 1 - PASS
-V- wvrin_parse_collagelint.pl: --------------------------------------
-V- wvrin_parse_collagelint.pl:    Verification code
-V- wvrin_parse_collagelint.pl: --------------------------------------
-I- wvrin_parse_collagelint.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_collagelint.pl: ################################ END OF Rule: 3.50.a ##################################
-I- wvrin_parse_collagelint.pl: 

-I- wvrin_parse_collagelint.pl: ################################ Rule: 3.51.k ##################################
------------------------------------------------------------------------------------------------------
#      Category: Collage                                            #
#          Name: 3.51.k                                             #
#          Rule: IDI pins must be mapped to Collage IDI standard interface in the Corekit #
#       Rule ID: 365                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Verify the Collage Lint violations xml file exists. This file is generated by Collage Lint tool available in HDK 1.2.0  or can be generated in a standalone collageLint run.
                 2. Verify the violation ID 80835,80841 does not exist in the Collage Lint violations xml file
                 
                 Verify the collage build.summary report is generated from 2.1.p12 version of collage with the proper reporting of the collage interface name along with IOSF interface version
                 Verify using the standard interfaces by parsing build.summary file for the following message:
                 Under "-Report : InterfaceInstance" look for:
                 InterfaceDefn : PND2::IDI or CONV::IDI
                 NO InterfaceVer Check
                 
                 Override key for Collage Lint violations xml file = collagelintviolxml

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_collagelint.pl: Info: IDI pins must be mapped to Collage IDI standard interface in the Corekit
-I- wvrin_parse_collagelint.pl: Requirement: tools/collageLint/outputs/lintra.waiver.report.xml must exist
-I- wvrin_parse_collagelint.pl: Requirement: tools/collageLint/outputs/lintra.waiver.report.xml file must not contain the violation id 80835
-I- wvrin_parse_collagelint.pl: Error: Collage Lint violations xml file tools/collageLint/outputs/lintra.waiver.report.xml does not exist
-I- wvrin_parse_collagelint.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_collagelint.pl: ################################ END OF Rule: 3.51.k ##################################
-I- wvrin_parse_collagelint.pl: 

-I- wvrin_parse_collagelint.pl: ################################ Rule: 3.44.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: Collage                                            #
#          Name: 3.44.a                                             #
#          Rule: coreKit must be checked against the RTLto match all pin names and directions #
#       Rule ID: 249                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_collagelint.pl: ################################ END OF Rule: 3.44.a ##################################-I- wvrin_parse_collagelint.pl: 

-I- wvrin_parse_collagelint.pl: ################################ Rule: 3.51.h ##################################
------------------------------------------------------------------------------------------------------
#      Category: Collage                                            #
#          Name: 3.51.h                                             #
#          Rule: DFXSECUREPLUGIN interface pins must be mapped to Collage IOSF DFXSECUREPLUGIN standard interface in CoreKit #
#       Rule ID: 296                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: CollageLint enabled in Applicability file:
                 1. Verify the Collage Lint violations xml file exists. This file is generated by Collage Lint tool available in HDK 1.2.0  or can be generated in a standalone collageLint run.
                 2. Verify the violation ID 80824,80841 does not exist in the Collage Lint violations xml file.
                 
                 CollageLint disabled in Applicability file:
                 Verify the collage build.summary report is generated from 2.1.p12 version of collage with the proper reporting of the collage interface name along with IOSF interface version
                 Verify using the standard interface by parsing build.summary file for the following message:
                 Under "-Report : InterfaceInstance" look for:
                 InterfaceDefn : IOSF::DFX::DFXSECURE_PLUGIN
                 InterfaceVer : 1.0
                 For each matching interface instances, InterfaceLink for the following ports cannot be open (i.e. adhoc):
                 DFX_SECURE_POLICY
                 EARLYBOOT_EXIT
                 POLICY_UPDATE
                 
                 Override key for Collage Lint violations xml file = collagelintviolxml

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_collagelint.pl: Info: DFXSECUREPLUGIN interface pins must be mapped to Collage IOSF DFXSECUREPLUGIN standard interface in CoreKit
-I- wvrin_parse_collagelint.pl: Requirement: tools/collageLint/outputs/lintra.waiver.report.xml must exist
-I- wvrin_parse_collagelint.pl: Requirement: tools/collageLint/outputs/lintra.waiver.report.xml file must not contain the violation id 80824
-I- wvrin_parse_collagelint.pl: Error: Collage Lint violations xml file tools/collageLint/outputs/lintra.waiver.report.xml does not exist
-I- wvrin_parse_collagelint.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_collagelint.pl: ################################ END OF Rule: 3.51.h ##################################
-I- wvrin_parse_collagelint.pl: 

-I- wvrin_parse_collagelint.pl: ################################ Rule: 3.328.a #################################
---------------------------------------------------------------------------------------------------
#      Category: Collage                                            #
#          Name: 3.328.a                                            #
#          Rule: Define Interface to clock association in the IP build script on IOSF Primary/Sideband Power and Clock REQ/ACK Interfaces #
#       Rule ID: 486                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG                          #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_collagelint.pl: ################################ END OF Rule: 3.328.a #################################-I- wvrin_parse_collagelint.pl: 

-I- wvrin_parse_collagelint.pl: ################################ Rule: 3.51.c ##################################
------------------------------------------------------------------------------------------------------
#      Category: Collage                                            #
#          Name: 3.51.c                                             #
#          Rule: At least one SCAN interface pins must be mapped to Collage IOSF SCAN standard interface in CoreKit #
#       Rule ID: 297                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: CollageLint enabled in Applicability file:
                 1. Verify the Collage Lint violations xml file exists. This file is generated by Collage Lint tool available in HDK 1.2.0  or can be generated in a standalone collageLint run.
                 2. Verify the violation ID 80815,80841 does not exist in the Collage Lint violations xml file.
                 
                 CollageLint disabled in Applicability file:
                 Verify the existence of the SCAN instance of the IOSF interface and completes connections to the "must have ports"
                 Verify existence of InterfaceDefn & InterfaceVer matching string "IOSF::DFX::SCAN" and "2.2" in tools/collage/reports/[alias].build.summary
                 For atleast one matching interface instance, InterfaceLink for the following ports cannot be open (i.e. adhoc):
                 FSCAN_CLKUNGATE
                 FSCAN_CLKUNGATE_SYN
                 FSCAN_MODE
                 FSCAN_SHIFTEN
                 
                 Override key for Collage Lint violations xml file = collagelintviolxml

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_collagelint.pl: Info: SCAN interface pins must be mapped to Collage IOSF SCAN standard interface in CoreKit
-I- wvrin_parse_collagelint.pl: Requirement: tools/collageLint/outputs/lintra.waiver.report.xml must exist
-I- wvrin_parse_collagelint.pl: Requirement: tools/collageLint/outputs/lintra.waiver.report.xml file must not contain the violation id 80815
-I- wvrin_parse_collagelint.pl: Error: Collage Lint violations xml file tools/collageLint/outputs/lintra.waiver.report.xml does not exist
-I- wvrin_parse_collagelint.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_collagelint.pl: ################################ END OF Rule: 3.51.c ##################################
-I- wvrin_parse_collagelint.pl: 

-I- wvrin_parse_collagelint.pl: ################################ Rule: 3.51.i ##################################
------------------------------------------------------------------------------------------------------
#      Category: Collage                                            #
#          Name: 3.51.i                                             #
#          Rule: IOSF Primary pins must be mapped to Collage IOSF Primary standard interfaces in the Corekit #
#       Rule ID: 369                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: CollageLint enabled in Applicability file:
                 1. Verify the Collage Lint violations xml file exists. This file is generated by Collage Lint tool available in HDK 1.2.0  or can be generated in a standalone collageLint run.
                 2. Verify the violation ID 80825, 80826, 80827, 80828, 80829 and 80841  does not exist in the Collage Lint violations xml file.
                 
                 CollageLint disabled in Applicability file:
                 Verify the collage build.summary report is generated from 2.1.p12 version of collage with the proper reporting of the collage interface name along with IOSF interface version
                 Verify using the standard interface by parsing build.summary file for the following messages:
                 a. Under "-Report : InterfaceInstance" look for these instances:
                 
                 i. IOSF Primary
                 1. InterfaceDefn : IOSF::Primary
                 2. InterfaceVer : 1.1.prec or 1.2
                 No open port check
                 
                 ii. IOSF Primary Power
                 1. InterfaceDefn : IOSF::Primary::Power
                 2. InterfaceVer : 1.1.prec or 1.2
                 Verify that NO ports are open for these interfaces under the "interface link" details of the interface instance
                 
                 iii. IOSF Primary Clock
                 1. InterfaceDefn : IOSF::Primary::Clock
                 2. InterfaceVer : 1.1.prec or 1.2
                 Verify that NO ports are open for these interfaces under the "interface link" details of the interface instance
                 
                 iv. IOSF Primary Reset
                 1. InterfaceDefn : IOSF::Primary::Reset
                 2. InterfaceVer : 1.1.prec or 1.2
                 Verify that PRIM_RST_B port is connected under the "interface link" details of this interface instance
                 
                 v. IOSF Primary Pok
                 1. InterfaceDefn : IOSF::Primary::Pok
                 2. InterfaceVer : 1.1.prec or 1.2
                 Verify that NO ports are open for these interfaces under the "interface link" details of the interface instance
                 
                 Override key for Collage Lint violations xml file = collagelintviolxml

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_collagelint.pl: Info: IOSF Sideband pins must be mapped to Collage IOSF Sideband standard interfaces in the Corekit
-I- wvrin_parse_collagelint.pl: Requirement: tools/collageLint/outputs/lintra.waiver.report.xml must exist
-I- wvrin_parse_collagelint.pl: Requirement: tools/collageLint/outputs/lintra.waiver.report.xml file must not contain the violation id's 80825,80826,80827,80828 and 80829
-I- wvrin_parse_collagelint.pl: Error: Collage Lint violations xml file tools/collageLint/outputs/lintra.waiver.report.xml does not exist
-I- wvrin_parse_collagelint.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_collagelint.pl: ################################ END OF Rule: 3.51.i ##################################
-I- wvrin_parse_collagelint.pl: 

-I- wvrin_parse_collagelint.pl: ################################ Rule: 3.45.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: Collage                                            #
#          Name: 3.45.a                                             #
#          Rule: IP coreKit must exist                              #
#       Rule ID: 8                                                  #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Verify the file [topmod].coreKit exists somewhere under tools/collage
                 Allow for multiple required coreKit files
                 All coreKit files listed must be found
                 Can have identical required coreKit files in different directories
                 Additional coreKits are allowed
                 Override key for top level RTL file name = rtltopfile
                 Override key for collage directory = collagedir
                 Override key for coreKit file name(s) = topcorekit

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_collagelint.pl: Info: Checking present of file [topmod].coreKit somewhere under collagedir
-V- wvrin_parse_collagelint.pl: --------------------------------------
-V- wvrin_parse_collagelint.pl:    Derive top level name from top level file
-V- wvrin_parse_collagelint.pl: --------------------------------------
-I- wvrin_parse_collagelint.pl: Debug: Derived top module = gclk_pccdu
-V- wvrin_parse_collagelint.pl: --------------------------------------
-V- wvrin_parse_collagelint.pl:    Define coreKit file(s)
-V- wvrin_parse_collagelint.pl: --------------------------------------
-I- wvrin_parse_collagelint.pl: Debug: Extention list=gclk_pccdu.coreKit
-I- wvrin_parse_collagelint.pl: Debug: Number of expected coreKits = 1
-V- wvrin_parse_collagelint.pl: --------------------------------------
-V- wvrin_parse_collagelint.pl:    Search for files under directory
-V- wvrin_parse_collagelint.pl: --------------------------------------
-I- wvrin_parse_collagelint.pl: Debug: dirList=target/collage/ip_kits
-I- wvrin_parse_collagelint.pl: Info: Starting point for 'target/collage/ip_kits' after search path=./target/collage/ip_kits
-I- wvrin_parse_collagelint.pl: Debug: Core Kit files=./target/collage/ip_kits/gclk_pccdu.coreKit
-V- wvrin_parse_collagelint.pl: --------------------------------------
-V- wvrin_parse_collagelint.pl:    Verify there is the correct number of files
-V- wvrin_parse_collagelint.pl: --------------------------------------
-I- wvrin_parse_collagelint.pl: Debug: Count = 1 is greater than or equal to min of 1 - PASS
-I- wvrin_parse_collagelint.pl: Debug: Core Kit files=./target/collage/ip_kits/gclk_pccdu.coreKit
-V- wvrin_parse_collagelint.pl: --------------------------------------
-V- wvrin_parse_collagelint.pl:    Verifiction code
-V- wvrin_parse_collagelint.pl: --------------------------------------
-I- wvrin_parse_collagelint.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_collagelint.pl: ################################ END OF Rule: 3.45.a ##################################
-I- wvrin_parse_collagelint.pl: 

-I- wvrin_parse_collagelint.pl: ################################ Rule: 3.51.g ##################################
------------------------------------------------------------------------------------------------------
#      Category: Collage                                            #
#          Name: 3.51.g                                             #
#          Rule: RTDR interface pins must be mapped to Collage IOSF RTDR standard interface in CoreKit #
#       Rule ID: 299                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: CollageLint enabled in Applicability file:
                 1. Verify the Collage Lint violations xml file exists. This file is generated by Collage Lint tool available in HDK 1.2.0  or can be generated in a standalone collageLint run.
                 2. Verify the violation ID 80822,80823,80841 does not exist in the Collage Lint violations xml file.
                 
                 CollageLint disabled in Applicability file:
                 Verify the existence of the RTDR instance of the IOSF interface and completes connections to the "must have ports".
                 Verify existence of InterfaceDefn matches "IOSF::DFX::RTDR_BUSSED_0" , "IOSF::DFX::RTDR_CTRL" & InterfaceVer matches "1.5" in tools/collage/reports/[alias].build.summary
                 For each matching interface instances, InterfaceLink for the following ports cannot be open (i.e. adhoc):
                 RTDR_CAPTURE
                 RTDR_IRDEC
                 RTDR_SHIFT
                 RTDR_TDI
                 RTDR_TDO
                 RTDR_UPDATE
                 
                 Override key for Collage Lint violations xml file = collagelintviolxml

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_collagelint.pl: Info: RTDR interface pins must be mapped to Collage IOSF RTDR standard interface in CoreKit
-I- wvrin_parse_collagelint.pl: Requirement: tools/collageLint/outputs/lintra.waiver.report.xml must exist
-I- wvrin_parse_collagelint.pl: Requirement: tools/collageLint/outputs/lintra.waiver.report.xml file must not contain the violation id's 80822 and 80823
-I- wvrin_parse_collagelint.pl: Error: Collage Lint violations xml file tools/collageLint/outputs/lintra.waiver.report.xml does not exist
-I- wvrin_parse_collagelint.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_collagelint.pl: ################################ END OF Rule: 3.51.g ##################################
-I- wvrin_parse_collagelint.pl: 

-I- wvrin_parse_collagelint.pl: ################################ Rule: 3.51.j ##################################
------------------------------------------------------------------------------------------------------
#      Category: Collage                                            #
#          Name: 3.51.j                                             #
#          Rule: IOSF Sideband pins must be mapped to Collage IOSF Sideband standard interfaces in the Corekit #
#       Rule ID: 370                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: CollageLint is enabled in Applicability file:
                 1. Verify the Collage Lint violations xml file exists. This file is generated by Collage Lint tool available in HDK 1.2.0  or can be generated in a standalone collageLint run.
                 2. Verify the violation ID 80830, 80831, 80832, 80833, 80834, 80841  does not exist in the Collage Lint violations xml file.
                 
                 CollageLint is disabled in Applicability file:
                 Verify the collage build.summary report is generated from 2.1.p12 version of collage with the proper reporting of the collage interface name along with IOSF interface version
                 Verify using the standard interface by parsing build.summary file for the following messages:
                 a. Under "-Report : InterfaceInstance" look for these instances:
                 i. IOSF Primary
                 1. InterfaceDefn : IOSF::SB
                 2. InterfaceVer : 1.1.prec or 1.2
                 ii. IOSF Primary Power
                 1. InterfaceDefn : IOSF::SB::Power
                 2. InterfaceVer : 1.1.prec or 1.2
                 iii. IOSF Primary Clock
                 1. InterfaceDefn : IOSF::SB::Clock
                 2. InterfaceVer : 1.1.prec or 1.2
                 iv. IOSF Primary Reset
                 1. InterfaceDefn : IOSF::SB::Reset
                 2. InterfaceVer : 1.1.prec or 1.2
                 v. IOSF Primary Pok (OPTIONAL)
                 1. InterfaceDefn : IOSF::SB::Pok
                 2. InterfaceVer : 1.1.prec or 1.2
                 Verify that NO ports are open for these interfaces under the "interface link" details of the interface instance
                 i. For all instances above, NO ports can be open
                 
                 Override key for Collage Lint violations xml file = collagelintviolxml

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_collagelint.pl: Info: IOSF Sideband pins must be mapped to Collage IOSF Sideband standard interfaces in the Corekit
-I- wvrin_parse_collagelint.pl: Requirement: tools/collageLint/outputs/lintra.waiver.report.xml must exist
-I- wvrin_parse_collagelint.pl: Requirement: tools/collageLint/outputs/lintra.waiver.report.xml file must not contain the violation id's 80830,80831,80832,80833 and 80834
-I- wvrin_parse_collagelint.pl: Error: Collage Lint violations xml file tools/collageLint/outputs/lintra.waiver.report.xml does not exist
-I- wvrin_parse_collagelint.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_collagelint.pl: ################################ END OF Rule: 3.51.j ##################################
-I- wvrin_parse_collagelint.pl: 

-I- wvrin_parse_collagelint.pl: ################################ Rule: 3.51.l ##################################
------------------------------------------------------------------------------------------------------
#      Category: Collage                                            #
#          Name: 3.51.l                                             #
#          Rule: PGCB interface pins must be mapped to Collage Power_Gating standard interface in CoreKit #
#       Rule ID: 366                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Verify the Collage Lint violations xml file exists. This file is generated by Collage Lint tool available in HDK 1.2.0  or can be generated in a standalone collageLint run.
                 2. Verify the violation ID 80836,80841 does not exist in the Collage Lint violations xml file
                 
                 Verify the collage build.summary report is generated from 2.1.p12 version of collage with the proper reporting of the collage interface name along with IOSF interface version
                 Verify using the standard interfaces by parsing build.summary file for the following message:
                 For "Power_Gating" instance: Under "-Report : InterfaceInstance" look for:
                 InterfaceDefn : Power_Gating
                 InterfaceVer : 1.0
                 For "Fabric_Power_Gating" instance: Under "-Report : InterfaceInstance" look for:
                 InterfaceDefn : Fabric_Power_Gating
                 InterfaceVer : 1.0
                 
                 Verify the key these ports are NOT open in the "interface link" details of the interface instance:
                 a. Power_Gating
                 i. PG_ACK_B
                 ii. PG_REQ_B
                 b. Fabric_Power_Gating
                 <waiting for spec>
                 
                 Override key for Collage Lint violations xml file = collagelintviolxml

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_collagelint.pl: Info: PGCB interface pins must be mapped to Collage Power_Gating standard interface in CoreKit
-I- wvrin_parse_collagelint.pl: Requirement: tools/collageLint/outputs/lintra.waiver.report.xml must exist
-I- wvrin_parse_collagelint.pl: Requirement: tools/collageLint/outputs/lintra.waiver.report.xml file must not contain the violation id 80836
-I- wvrin_parse_collagelint.pl: Error: Collage Lint violations xml file tools/collageLint/outputs/lintra.waiver.report.xml does not exist
-I- wvrin_parse_collagelint.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_collagelint.pl: ################################ END OF Rule: 3.51.l ##################################
-I- wvrin_parse_collagelint.pl: 

-I- wvrin_parse_collagelint.pl: ################################ Rule: 3.327.a #################################
---------------------------------------------------------------------------------------------------
#      Category: Collage                                            #
#          Name: 3.327.a                                            #
#          Rule: Define IP Clock Pins along with their properties in the IP build script #
#       Rule ID: 485                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG                          #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_collagelint.pl: ################################ END OF Rule: 3.327.a #################################-I- wvrin_parse_collagelint.pl: 

-I- wvrin_parse_collagelint.pl: ################################ Rule: 3.51.b ##################################
------------------------------------------------------------------------------------------------------
#      Category: Collage                                            #
#          Name: 3.51.b                                             #
#          Rule: Ensure JTAG logic connects to the IOSF JTAG standard interface #
#       Rule ID: 288                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: CollageLint enabled in Applicability file:
                 1. Verify the Collage Lint violations xml file exists. This file is generated by Collage Lint tool available in HDK 1.2.0 or can be generated in a standalone collageLint run.
                 2. Verify the violation ID 80816,80841 does not exist in the Collage Lint violations xml file.
                 
                 CollageLint disabled in Applicability file:
                 Verify the collage build.summary report is generated from 2.1.p12 version of collage with the proper reporting of the collage interface name along with IOSF interface version
                 Verify using the standard interface by parsing build.summary file for the following message:
                 Under "-Report : InterfaceInstance" look for:
                 InterfaceDefn : IOSF::DFX::JTAG
                 InterfaceVer  : 1.0
                 For each matching interface instances, InterfaceLink for the following ports cannot be open (i.e. adhoc):
                 ATAP_TDO
                 FTAP_TCK
                 FTAP_TDI
                 FTAP_TMS
                 FTAP_TRST_B
                 Override key for coreKit directory = collagedir
                 Override key for collage builder script file name = collagesumrptfile
                 Override key for Collage Lint violations xml file = collagelintviolxml

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_collagelint.pl: Info: Ensure JTAG logic connects to the IOSF JTAG standard interface
-I- wvrin_parse_collagelint.pl: Requirement: tools/collageLint/outputs/lintra.waiver.report.xml must exist
-I- wvrin_parse_collagelint.pl: Requirement: tools/collageLint/outputs/lintra.waiver.report.xml file must not contain the violation id 80816
-I- wvrin_parse_collagelint.pl: Error: Collage Lint violations xml file tools/collageLint/outputs/lintra.waiver.report.xml does not exist
-I- wvrin_parse_collagelint.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_collagelint.pl: ################################ END OF Rule: 3.51.b ##################################
-I- wvrin_parse_collagelint.pl: 

-I- wvrin_parse_collagelint.pl: ################################ Rule: 3.48.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: Collage                                            #
#          Name: 3.48.a                                             #
#          Rule: IPmust provide Collage Builder script              #
#       Rule ID: 92                                                 #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Verify the file tools/collage/builder.[alias].tcl exists
                 Allow for multiple builder files
                 Make sure there are exactly the correct number of files
                 If there are multiple items defined by a single regular expression, use the format:
                 <count>:<regExp>
                 Override key for coreKit directory = collagebldscrdir
                 Override key for collage builder script file name(s) = collagebldscrfile

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_collagelint.pl: Info: Must have collage builder script in coreKit directory
-V- wvrin_parse_collagelint.pl: --------------------------------------
-V- wvrin_parse_collagelint.pl:    Define search directory
-V- wvrin_parse_collagelint.pl: --------------------------------------
-I- wvrin_parse_collagelint.pl: Debug: dirList=tools/collage/build
-V- wvrin_parse_collagelint.pl: --------------------------------------
-V- wvrin_parse_collagelint.pl:    Define search expressions
-V- wvrin_parse_collagelint.pl: --------------------------------------
-I- wvrin_parse_collagelint.pl: Debug: extList=builder.pccdu.tcl
-I- wvrin_parse_collagelint.pl: Debug: Number of files expected=1
-I- wvrin_parse_collagelint.pl: Debug: Item list = builder.pccdu.tcl
-V- wvrin_parse_collagelint.pl: --------------------------------------
-V- wvrin_parse_collagelint.pl:    Search for at least one file
-V- wvrin_parse_collagelint.pl: --------------------------------------
-I- wvrin_parse_collagelint.pl: Info: Starting point for 'tools/collage/build' after search path=./tools/collage/build
-I- wvrin_parse_collagelint.pl: Debug: files=./tools/collage/build/builder.pccdu.tcl
-V- wvrin_parse_collagelint.pl: --------------------------------------
-V- wvrin_parse_collagelint.pl:    Verify there is the correct number of files
-V- wvrin_parse_collagelint.pl: --------------------------------------
-I- wvrin_parse_collagelint.pl: Debug: Count = 1 is exactly 1 - PASS
-V- wvrin_parse_collagelint.pl: --------------------------------------
-V- wvrin_parse_collagelint.pl:    Verification code
-V- wvrin_parse_collagelint.pl: --------------------------------------
-I- wvrin_parse_collagelint.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_collagelint.pl: ################################ END OF Rule: 3.48.a ##################################
-I- wvrin_parse_collagelint.pl: 

-I- wvrin_parse_collagelint.pl: ################################ Rule: 3.51.d ##################################
------------------------------------------------------------------------------------------------------
#      Category: Collage                                            #
#          Name: 3.51.d                                             #
#          Rule: VISA interface pins must be mapped to Collage IOSF VISA standard interface in CoreKit #
#       Rule ID: 294                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: CollageLint enabled in Applicability file:
                 1. Verify the Collage Lint violations xml file exists. This file is generated by Collage Lint tool available in HDK 1.2.0 or can be generated in a standalone collageLint run.
                 2. Verify the violation ID 80818,80841 does not exist in the Collage Lint violations xml file.
                 
                 CollageLint disabled in Applicability file:
                 Verify the collage build.summary report is generated from 2.1.p12 version of collage with the proper reporting of the collage interface name along with IOSF interface version
                 Verify using the standard interfaces by parsing build.summary file for the following message:
                 For "VISA" instance: Under "-Report : InterfaceInstance" look for:
                 InterfaceDefn : IOSF::DFX::VISA
                 InterfaceVer : 1.0
                 For "VISA_CFG" instance: Under "-Report : InterfaceInstance" look for:
                 InterfaceDefn : IOSF::DFX::VISA_CFG
                 InterfaceVer : 1.0
                 Verify the key these ports are NOT open in the "interface link" details of the interface instance:
                 a. VISA
                 i. VISA_CLK
                 ii. VISA_DBG_LANE
                 b. VISA_CFG
                 i. VISA_FRAME
                 ii. VISA_SERDATA
                 iii. VISA_SERSTB
                 
                 Override key for Collage Lint violations xml file = collagelintviolxml

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_collagelint.pl: Info: VISA interface pins must be mapped to Collage IOSF VISA standard interface in CoreKit
-I- wvrin_parse_collagelint.pl: Requirement: tools/collageLint/outputs/lintra.waiver.report.xml must exist
-I- wvrin_parse_collagelint.pl: Requirement: tools/collageLint/outputs/lintra.waiver.report.xml file must not contain the violation id 80818
-I- wvrin_parse_collagelint.pl: Error: Collage Lint violations xml file tools/collageLint/outputs/lintra.waiver.report.xml does not exist
-I- wvrin_parse_collagelint.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_collagelint.pl: ################################ END OF Rule: 3.51.d ##################################
-I- wvrin_parse_collagelint.pl: 

-I- wvrin_parse_review.pl: Legacy file: /p/hdk/rtl/proj_tools/zircon/master/2.08.00/data/zirconQA_legacy.soft_ip.2.08.00_hdk.dat
-V- wvrin_parse_review.pl: Reading override data file at tools/zirconqa/inputs/pccdu_override_2.08.00.dat
-I- wvrin_parse_review.pl: ################################ Rule: 15.268.f ################################
------------------------------------------------------------------------------------------------
#      Category: Review                                             #
#          Name: 15.268.f                                           #
#          Rule: Chassis Security HAS                               #
#       Rule ID: 449                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_review.pl: ################################ END OF Rule: 15.268.f ################################-I- wvrin_parse_review.pl: 

-I- wvrin_parse_review.pl: ################################ Rule: 15.47.c #################################
---------------------------------------------------------------------------------------------------
#      Category: Review                                             #
#          Name: 15.47.c                                            #
#          Rule: All Clock and Reset mechanisms defined             #
#       Rule ID: 456                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,Super HIP                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_review.pl: ################################ END OF Rule: 15.47.c #################################-I- wvrin_parse_review.pl: 

-I- wvrin_parse_review.pl: ################################ Rule: 15.268.g ################################
------------------------------------------------------------------------------------------------
#      Category: Review                                             #
#          Name: 15.268.g                                           #
#          Rule: Chassis Clocking HAS                               #
#       Rule ID: 450                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_review.pl: ################################ END OF Rule: 15.268.g ################################-I- wvrin_parse_review.pl: 

-I- wvrin_parse_review.pl: ################################ Rule: 15.268.e ################################
------------------------------------------------------------------------------------------------
#      Category: Review                                             #
#          Name: 15.268.e                                           #
#          Rule: Chassis Power Gating HAS                           #
#       Rule ID: 448                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_review.pl: ################################ END OF Rule: 15.268.e ################################-I- wvrin_parse_review.pl: 

-I- wvrin_parse_review.pl: ################################ Rule: 15.150.a ################################
------------------------------------------------------------------------------------------------
#      Category: Review                                             #
#          Name: 15.150.a                                           #
#          Rule: NO-INIT signals/paths needed for X-prop and random corrupt modes (for RESET/POWER) are documented/reviewed #
#       Rule ID: 195                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,GFX/IMG,SIP to Inway,Super HIP                 #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_review.pl: ################################ END OF Rule: 15.150.a ################################-I- wvrin_parse_review.pl: 

-I- wvrin_parse_review.pl: ################################ Rule: 15.268.h ################################
------------------------------------------------------------------------------------------------
#      Category: Review                                             #
#          Name: 15.268.h                                           #
#          Rule: Chassis Reset HAS                                  #
#       Rule ID: 451                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_review.pl: ################################ END OF Rule: 15.268.h ################################-I- wvrin_parse_review.pl: 

-I- wvrin_parse_review.pl: ################################ Rule: 15.133.i ################################
------------------------------------------------------------------------------------------------
#      Category: Review                                             #
#          Name: 15.133.i                                           #
#          Rule: All clocking requirements reviewed as per HAS      #
#       Rule ID: 443                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_review.pl: ################################ END OF Rule: 15.133.i ################################-I- wvrin_parse_review.pl: 

-I- wvrin_parse_review.pl: ################################ Rule: 15.268.i ################################
------------------------------------------------------------------------------------------------
#      Category: Review                                             #
#          Name: 15.268.i                                           #
#          Rule: Chassis GPIO HAS                                   #
#       Rule ID: 452                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_review.pl: ################################ END OF Rule: 15.268.i ################################-I- wvrin_parse_review.pl: 

-I- wvrin_parse_review.pl: ################################ Rule: 15.133.h ################################
------------------------------------------------------------------------------------------------
#      Category: Review                                             #
#          Name: 15.133.h                                           #
#          Rule: DFt features in HAS coded and validated            #
#       Rule ID: 442                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_review.pl: ################################ END OF Rule: 15.133.h ################################-I- wvrin_parse_review.pl: 

-I- wvrin_parse_review.pl: ################################ Rule: 15.268.c ################################
------------------------------------------------------------------------------------------------
#      Category: Review                                             #
#          Name: 15.268.c                                           #
#          Rule: Chassis DFt HAS                                    #
#       Rule ID: 446                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_review.pl: ################################ END OF Rule: 15.268.c ################################-I- wvrin_parse_review.pl: 

-I- wvrin_parse_review.pl: ################################ Rule: 15.268.a ################################
------------------------------------------------------------------------------------------------
#      Category: Review                                             #
#          Name: 15.268.a                                           #
#          Rule: IP follows appropriate Chassis HAS requirements to be Chassis compliant #
#       Rule ID: 335                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_review.pl: ################################ END OF Rule: 15.268.a ################################-I- wvrin_parse_review.pl: 

-I- wvrin_parse_review.pl: ################################ Rule: 15.47.b #################################
---------------------------------------------------------------------------------------------------
#      Category: Review                                             #
#          Name: 15.47.b                                            #
#          Rule: Resets not tied off                                #
#       Rule ID: 455                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,Super HIP                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_review.pl: ################################ END OF Rule: 15.47.b #################################-I- wvrin_parse_review.pl: 

-I- wvrin_parse_review.pl: ################################ Rule: 15.268.b ################################
------------------------------------------------------------------------------------------------
#      Category: Review                                             #
#          Name: 15.268.b                                           #
#          Rule: Chassis IOSF * interface HAS                       #
#       Rule ID: 445                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_review.pl: ################################ END OF Rule: 15.268.b ################################-I- wvrin_parse_review.pl: 

-I- wvrin_parse_review.pl: ################################ Rule: 15.47.a #################################
---------------------------------------------------------------------------------------------------
#      Category: Review                                             #
#          Name: 15.47.a                                            #
#          Rule: Clocks and resets are defined only in interfaces   #
#       Rule ID: 251                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_review.pl: ################################ END OF Rule: 15.47.a #################################-I- wvrin_parse_review.pl: 

-I- wvrin_parse_review.pl: ################################ Rule: 15.160.a ################################
------------------------------------------------------------------------------------------------
#      Category: Review                                             #
#          Name: 15.160.a                                           #
#          Rule: New features and content changes from prior drop reviewed #
#       Rule ID: 200                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_review.pl: ################################ END OF Rule: 15.160.a ################################-I- wvrin_parse_review.pl: 

-I- wvrin_parse_review.pl: ################################ Rule: 15.133.a ################################
------------------------------------------------------------------------------------------------
#      Category: Review                                             #
#          Name: 15.133.a                                           #
#          Rule: All functionality coded, including DFx, as defined in the appropriate IP HAS #
#       Rule ID: 333                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check, based on review of IP HAS as reflected in functionality and available tests

------------------------------------------------------------------------------------------------
-I- wvrin_parse_review.pl: ################################ END OF Rule: 15.133.a ################################-I- wvrin_parse_review.pl: 

-I- wvrin_parse_review.pl: ################################ Rule: 19.135.a ################################
------------------------------------------------------------------------------------------------
#      Category: Simulation                                         #
#          Name: 19.135.a                                           #
#          Rule: All IP Providers are required to run VCS XPROP     #
#       Rule ID: 190                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual Check, expected to become automatic via log file review.

------------------------------------------------------------------------------------------------
-I- wvrin_parse_review.pl: ################################ END OF Rule: 19.135.a ################################-I- wvrin_parse_review.pl: 

-I- wvrin_parse_review.pl: ################################ Rule: 15.159.a ################################
------------------------------------------------------------------------------------------------
#      Category: Review                                             #
#          Name: 15.159.a                                           #
#          Rule: Major areas of validation RISK from IP provider validation reviewed #
#       Rule ID: 198                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check in the Verification Plan Reference, Chapter 11.

------------------------------------------------------------------------------------------------
-I- wvrin_parse_review.pl: ################################ END OF Rule: 15.159.a ################################-I- wvrin_parse_review.pl: 

-I- wvrin_parse_review.pl: ################################ Rule: 15.148.a ################################
------------------------------------------------------------------------------------------------
#      Category: Review                                             #
#          Name: 15.148.a                                           #
#          Rule: IP uses HSD-ES setup for tracking bugs, PCRs, etc. #
#       Rule ID: 193                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1.	Use the HSD-ES API (perl-based API, link below) to query HSD-ES system for <IP name>
                 a.	Using API look in the sip.tennant Tennant
                 b.	Then look in the sip.component Subject
                 c.	Find component name in the ip_family field and make sure it matches <IP name>
                 i.	Provide variable for IP provider to specify <IP name> if different from default assumption of IP name used for other Zircon
                 d.	Make sure at least one component exists with status not equal to <obsolete> or empty
                 Override key for <IP name> = ipalias

------------------------------------------------------------------------------------------------
-I- wvrin_parse_review.pl: ################################ END OF Rule: 15.148.a ################################-I- wvrin_parse_review.pl: 

-I- wvrin_parse_review.pl: ################################ Rule: 15.164.a ################################
------------------------------------------------------------------------------------------------
#      Category: Review                                             #
#          Name: 15.164.a                                           #
#          Rule: Scalability modularity coded                       #
#       Rule ID: 202                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,GFX/IMG,SIP to Inway,Super HIP                 #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_review.pl: ################################ END OF Rule: 15.164.a ################################-I- wvrin_parse_review.pl: 

-I- wvrin_parse_review.pl: ################################ Rule: 15.77.a #################################
---------------------------------------------------------------------------------------------------
#      Category: Review                                             #
#          Name: 15.77.a                                            #
#          Rule: Commit dates for all IP drops established          #
#       Rule ID: 271                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_review.pl: ################################ END OF Rule: 15.77.a #################################-I- wvrin_parse_review.pl: 

-I- wvrin_parse_review.pl: ################################ Rule: 15.268.d ################################
------------------------------------------------------------------------------------------------
#      Category: Review                                             #
#          Name: 15.268.d                                           #
#          Rule: Chassis DFd HAS                                    #
#       Rule ID: 447                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_review.pl: ################################ END OF Rule: 15.268.d ################################-I- wvrin_parse_review.pl: 

-I- wvrin_parse_review.pl: ################################ Rule: 15.266.a ################################
------------------------------------------------------------------------------------------------
#      Category: Review                                             #
#          Name: 15.266.a                                           #
#          Rule: Register IP in DSS, IRR drop uses naming convention based on DSS fields #
#       Rule ID: 334                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,Core/Atom,GFX/IMG,Super HIP                    #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: TBD

------------------------------------------------------------------------------------------------
-I- wvrin_parse_review.pl: ################################ END OF Rule: 15.266.a ################################-I- wvrin_parse_review.pl: 

-I- wvrin_parse_review.pl: ################################ Rule: 15.133.d ################################
------------------------------------------------------------------------------------------------
#      Category: Review                                             #
#          Name: 15.133.d                                           #
#          Rule: All STF IPs implemented as per HAS                 #
#       Rule ID: 417                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual review of IP HAS, STF documentation.

------------------------------------------------------------------------------------------------
-I- wvrin_parse_review.pl: ################################ END OF Rule: 15.133.d ################################-I- wvrin_parse_review.pl: 

-I- wvrin_parse_review.pl: ################################ Rule: 15.268.j ################################
------------------------------------------------------------------------------------------------
#      Category: Review                                             #
#          Name: 15.268.j                                           #
#          Rule: Chassis FUSE HAS                                   #
#       Rule ID: 453                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_review.pl: ################################ END OF Rule: 15.268.j ################################-I- wvrin_parse_review.pl: 

-I- wvrin_parse_visa.pl: Legacy file: /p/hdk/rtl/proj_tools/zircon/master/2.08.00/data/zirconQA_legacy.soft_ip.2.08.00_hdk.dat
-V- wvrin_parse_visa.pl: Reading override data file at tools/zirconqa/inputs/pccdu_override_2.08.00.dat
-I- wvrin_parse_visa.pl: Info: Visa Audit Vioaltions XML file = tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml
-I- wvrin_parse_visa.pl: Error: Visa Audit  violations xml file tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml does not exist
-I- wvrin_parse_visa.pl: ################################ Rule: 21.245.a ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.245.a                                           #
#          Rule: Ensure visa_validate generated test is reusable, and tests are passing #
#       Rule ID: 234                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,SIP to Inway,Super HIP           #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.245.a ################################-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_visa.pl: ################################ Rule: 21.243.a ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.243.a                                           #
#          Rule: Visa top [alias].sig file must exists              #
#       Rule ID: 286                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,SIP to Inway,Super HIP                         #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Visa Audit enabled in Applicability file:
                 1. Verify the Visa Audit violations xml file exists. This file is generated by Visa Audit tool available in HDK 1.2.0.
                 2. Verify the violation ID 3001 does not exist in the Visa Audit violations xml file.
                 
                 Visa Audit disabled in Applicability file:
                 Check for the existence of /tools/visa/.sig
                 The location and filename should be a key
                 The file should not be of zero length
                 This file feeds downstream ZQA checks
                 
                 Override key for Visa Audit violations xml file = visaauditviolxml
                 Override key for .visa file name = visatopsigfile
                 Override key for visa directory = visadir

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: Info: Visa top [alias].sig file must exists
-I- wvrin_parse_visa.pl: Requirement: tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml must exist
-I- wvrin_parse_visa.pl: Requirement: tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml file must not contain the violation id 3001
-I- wvrin_parse_visa.pl: Error: Visa Audit violations xml file tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml does not exist
-I- wvrin_parse_visa.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.243.a ################################
-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_visa.pl: ################################ Rule: 21.176.a ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.176.a                                           #
#          Rule: Clocks should not be added to the network as data to the network.  #
#       Rule ID: 210                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,SIP to Inway,Super HIP                         #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: If VisaAudit is enabled in prezirconQA:
                 1. Verify the Lintra violations xml file exists. This file is generated by Visa Audit tool available in HDK 1.2.0.
                 2. Verify the violation ID 70603 does not exist in the violations xml file.
                 
                 If VisaAudit is disabled in preZirconQA:
                 Override the rule to manual and grade manually.
                 
                 Override key for Visa Audit violations xml file = visaauditviolxml - not used currently
                 Override key for lintra violations xml file = lintraxmlfile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: Info: Clocks should not be added to the network as data to the network.
-I- wvrin_parse_visa.pl: Requirement: tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml must exist
-I- wvrin_parse_visa.pl: Requirement: tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml file must not contain the violation id 70603
-I- wvrin_parse_visa.pl: Error: Visa Audit violations xml file tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml does not exist
-I- wvrin_parse_visa.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.176.a ################################
-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_visa.pl: ################################ Rule: 21.233.a ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.233.a                                           #
#          Rule: All observed signals that expose fuse data, must have security classification of Intel only (Red). #
#       Rule ID: 223                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,SIP to Inway,Super HIP                         #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: If VisaAudit is enabled in preZirconQA:
                 1. Verify the Visa Audit violations xml file exists. This file is generated by Visa Audit tool available in HDK 1.2.0.
                 2. Verify the violation ID 1007 does not exist in the Visa Audit violations xml file.
                 
                 If VisaAudit is disabled in preZirconQA:
                 Override the rule to manual and grade manually.
                 
                 Override key for Visa Audit violations xml file = visaauditviolxml

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: Info: All observed signals that expose fuse data, must have security classification of Intel only (Red).
-I- wvrin_parse_visa.pl: Requirement: tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml must exist
-I- wvrin_parse_visa.pl: Requirement: tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml file must not contain the violation id 1007
-I- wvrin_parse_visa.pl: Error: Visa Audit violations xml file tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml does not exist
-I- wvrin_parse_visa.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.233.a ################################
-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_visa.pl: ################################ Rule: 21.239.a ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.239.a                                           #
#          Rule: VISA routes from power gated domain (PGD) to always on (AON) domain should be isolated #
#       Rule ID: 228                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,SIP to Inway,Super HIP                         #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.239.a ################################-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_visa.pl: ################################ Rule: 21.247.a ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.247.a                                           #
#          Rule: Reusable connectivity test (connectivity from DFX security plugin to each VISA ULM) #
#       Rule ID: 236                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,SIP to Inway,Super HIP                         #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.247.a ################################-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_visa.pl: ################################ Rule: 21.253.a ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.253.a                                           #
#          Rule: Review perfmons (Performance Monitors) compatibility with visa architects #
#       Rule ID: 241                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,SIP to Inway,Super HIP                         #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.253.a ################################-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_visa.pl: ################################ Rule: 21.256.b ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.256.b                                           #
#          Rule: HVM/debug signal requirements                      #
#       Rule ID: 460                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Super HIP                                  #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.256.b ################################-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_visa.pl: ################################ Rule: 21.257.a ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.257.a                                           #
#          Rule: Understand and comprehend the potential explosion of back end place route and power effort due to poorly chosen Visa coverage #
#       Rule ID: 245                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,SIP to Inway,HIP to Inway,Super HIP        #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.257.a ################################-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_visa.pl: ################################ Rule: 21.251.a ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.251.a                                           #
#          Rule: Don't use VISA to probe wide vectors or structures. In particular, no register files, sram, or wide anonymous DFx vectors #
#       Rule ID: 281                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,SIP to Inway,Super HIP                         #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: If VisaAudit is enabled in preZirconQA:
                 1. Verify the Lintra violations xml file exists.
                 2. Verify the violation ID 70600 and 70602 does not exist in the violations xml file.
                 
                 If VisaAudit is disabled in preZirconQA:
                 Override the rule to manual and grade it manually
                 
                 Override key for Visa Audit violations xml file = visaauditviolxml
                 Override key for lintra violations file = lintraxmlfile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: Info: Don't use VISA to probe wide vectors or structures. In particular, no register files, sram, or wide anonymous DFx vectors
-I- wvrin_parse_visa.pl: Requirement: tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml must exist
-I- wvrin_parse_visa.pl: Requirement: tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml file must not contain the violation id 70600 and 70602
-I- wvrin_parse_visa.pl: Error: Visa Audit violations xml file tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml does not exist
-I- wvrin_parse_visa.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.251.a ################################
-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_visa.pl: ################################ Rule: 21.341.a ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.341.a                                           #
#          Rule: VISA source clocks cannot be faster than the VISA common clock of the CLM (a.k.a. North Peak clock). Faster clocks need to be routed through ULMs with clock step-down enabled, with appropriate step-down factor. #
#       Rule ID: 500                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,SIP to Inway,HIP to Inway,Super HIP        #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.341.a ################################-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_visa.pl: ################################ Rule: 21.248.a ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.248.a                                           #
#          Rule: Total number of VISA data bits on IP output port list is no more than 16/small, 32/medium, 64/large #
#       Rule ID: 173                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,SIP to Inway,HIP to Inway,Super HIP        #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Visa Audit enabled in Applicability file:
                 1. Verify the Lintra violations xml file exists.
                 2. Verify the violation ID 70610 does not exist in the violations xml file.
                 
                 Visa Audit disabled in Applicability file:
                 Verify the visa [alias].sig.visa exists somewhere under tools/visa
                 Parse the .visa file and verify that:
                 Max 16 output bits per small IP, 32 output bits per med IP, 64 output bits for large IP
                 
                 Override key for Visa Audit violations xml file = visaauditviolxml
                 Override key for lintra violations file = lintraxmlfile
                 Override key for visa output directory = visaoutputdir
                 Override key for top visa file = visatopvisafile
                 Override key for visa ip size = visaipsize

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: Info: Total number of VISA data bits on IP output port list is no more than 16/small, 32/medium, 64/large
-I- wvrin_parse_visa.pl: Requirement: tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml must exist
-I- wvrin_parse_visa.pl: Requirement: tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml file must not contain the violation id 70610
-I- wvrin_parse_visa.pl: Error: Visa Audit violations xml file tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml does not exist
-I- wvrin_parse_visa.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.248.a ################################
-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_visa.pl: ################################ Rule: 21.336.a ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.336.a                                           #
#          Rule: VisaAudit must be run                              #
#       Rule ID: 496                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway   #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Verify the Visa Audit violations xml file exists. This file is generated by Visa Audit tool available in HDK 1.2.0.
                 Override key for VisaAudit violations xml file = visaauditviolxml

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: Info: VisaAudit must be run
-I- wvrin_parse_visa.pl: Requirement: VisaAudit violations xml file tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml must exist
-I- wvrin_parse_visa.pl: Error: Visa Audit violations xml file tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml does not exist - FAIL
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.336.a ################################
-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_visa.pl: ################################ Rule: 21.244.a ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.244.a                                           #
#          Rule: Control signal for visa state retention. flop will be tied to IP functional?s sleep signal. #
#       Rule ID: 233                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,SIP to Inway,Super HIP                         #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.244.a ################################-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_visa.pl: ################################ Rule: 21.241.a ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.241.a                                           #
#          Rule: Override the reset when asserting/deasserting SLEEP signal #
#       Rule ID: 230                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,SIP to Inway,Super HIP                         #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.241.a ################################-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_visa.pl: ################################ Rule: 21.256.a ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.256.a                                           #
#          Rule: Understand and comprehend the Post-Si validation cost of not having visibility on the proper signals through Visa #
#       Rule ID: 244                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,SIP to Inway,HIP to Inway,Super HIP        #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.256.a ################################-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_visa.pl: ################################ Rule: 21.234.a ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.234.a                                           #
#          Rule: Verify the VISA unit ID ports of all ULMs are driven by an RTL object (e.g., port or parameter) in the top level block #
#       Rule ID: 225                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,SIP to Inway,Super HIP                         #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: If VisaAudit is enabled in preZirconQA:
                 1. Verify the Lintra violations xml file exists.
                 2. Verify the violation ID 70606 does not exist in the violations xml file.
                 3. Ensure that the rule ID 70606 is present in the RULES_SUMMARY section of the violations xml file.
                 
                 If VisaAudit is disabled in preZirconQA:
                 Override the rule to manual and grade manually
                 
                 Override key for Visa Audit violations xml file = visaauditviolxml
                 Override key for lintra violations file = lintraxmlfile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: Info: Verify the VISA unit ID ports of all ULMs are driven by an RTL object (e.g., port or parameter) in the top level block
-I- wvrin_parse_visa.pl: Requirement: tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml must exist
-I- wvrin_parse_visa.pl: Requirement: tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml file must not contain the violation id 70606
-I- wvrin_parse_visa.pl: Error: Visa Audit violations xml file tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml does not exist
-I- wvrin_parse_visa.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.234.a ################################
-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_visa.pl: ################################ Rule: 21.242.a ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.242.a                                           #
#          Rule: VISA probe budget based on IP type and area matrix #
#       Rule ID: 231                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,SIP to Inway,Super HIP                         #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: If VisaAudit is enabled in preZirconQA:
                 1. Verify the Visa Audit violations xml file exists. This file is generated by Visa Audit tool available in HDK 1.2.0.
                 2. Verify the violation ID 2002 does not exist in the Visa Audit violations xml file.
                 
                 If VisaAudit is disabled in preZirconQA:
                 Override the rule to manual and grade manually
                 
                 Override key for Visa Audit violations xml file = visaauditviolxml
                 Override key for Visa Lint violations xml file = visalintviolxml

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: Info: VISA probe budget based on IP type and area matrix
-I- wvrin_parse_visa.pl: Requirement: tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml must exist
-I- wvrin_parse_visa.pl: Requirement: tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml file must not contain the violation id 2002
-I- wvrin_parse_visa.pl: Error: Visa Audit violations xml file tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml does not exist
-I- wvrin_parse_visa.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.242.a ################################
-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_visa.pl: ################################ Rule: 21.246.a ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.246.a                                           #
#          Rule: Follow IOSF naming convention for VISA interface signals #
#       Rule ID: 235                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,SIP to Inway,HIP to Inway,Super HIP        #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.246.a ################################-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_visa.pl: ################################ Rule: 21.243.b ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.243.b                                           #
#          Rule: All included children sig file(s) must exist       #
#       Rule ID: 293                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,Super HIP                                      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Visa Audit is enabled in Applicability file:
                 1. Verify the Visa Audit violations xml file exists. This file is generated by Visa Audit tool available in HDK 1.2.0.
                 2. Verify the violation ID 3002 does not exist in the Visa Audit violations xml file.
                 
                 Visa Audit is disabled in Applicability file:
                 Search the visatopsigfile for include
                 For each  check for the existence of the file
                 Resolve $IP_ROOT to the key for IP_ROOT directory location (add a key if needed)
                 Resolve all relative paths to visatopsigfile
                 File should not be zero sized
                 Recursively do this until all sig files parent/child relationship has been resolved
                 
                 Override key for Visa Audit violations xml file = visaauditviolxml
                 Override key for .visa file name = visatopsigfile
                 Override key for visa directory = visadir

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: Info: All included children sig file(s) must exist
-I- wvrin_parse_visa.pl: Requirement: tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml must exist
-I- wvrin_parse_visa.pl: Requirement: tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml file must not contain the violation id 3002
-I- wvrin_parse_visa.pl: Error: Visa Audit violations xml file tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml does not exist
-I- wvrin_parse_visa.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.243.b ################################
-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_visa.pl: ################################ Rule: 21.249.a ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.249.a                                           #
#          Rule: Keep number of unique input signals per ULM to a maximum of 512 #
#       Rule ID: 161                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,SIP to Inway,HIP to Inway,Super HIP        #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Visa Audit enabled in Applicability file:
                 1. Verify the Lintra violations xml file exists.
                 2. Verify the violation ID 70611 does not exist in the Visa Audit violations xml file.
                 
                 Visa Audit disabled in Applicability file:
                 Verify the visa [alias].sig.visa exists somewhere under tools/visa
                 Parse the .visa file and verify that:
                 real_num_input_signals is less than 513
                 
                 Override key for Visa Audit violations xml file = visaauditviolxml
                 Override key for lintra violations file = lintraxmlfile
                 Override key for visa output directory = visaoutputdir
                 Override key for top visa file = visatopvisafile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: Info: Keep number of unique input signals per ULM to a maximum of 512
-I- wvrin_parse_visa.pl: Requirement: tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml must exist
-I- wvrin_parse_visa.pl: Requirement: tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml file must not contain the violation id 70611
-I- wvrin_parse_visa.pl: Error: Visa Audit violations xml file tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml does not exist
-I- wvrin_parse_visa.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.249.a ################################
-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_visa.pl: ################################ Rule: 21.240.a ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.240.a                                           #
#          Rule: Do not gate the VISA serial configuration clock (fvisa_serstrb) #
#       Rule ID: 229                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,SIP to Inway,Super HIP                         #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.240.a ################################-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_visa.pl: ################################ Rule: 21.235.b ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.235.b                                           #
#          Rule: Drop with VISA uninserted RTL, and provide all collaterals required for insertion, as per the standard flow #
#       Rule ID: 287                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,Super HIP                                      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Check for the existence of <IP_ROOT>/tools/visa/<alias>.sig.visa
                 The location and filename should be a key
                 The file should not be of zero length
                 This file feeds downstream ZQA checks
                 Override key for .sig.visa file name = visatopvisafile
                 Override key for visa output directory = visaoutputdir
                 Override key for top visa file = visatopvisafile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: Info: Check for the existence of the .sig.visa file(visatopvisafile) in the visadir
-V- wvrin_parse_visa.pl: --------------------------------------
-V- wvrin_parse_visa.pl:    Define visa makefile names override
-V- wvrin_parse_visa.pl: --------------------------------------
-V- wvrin_parse_visa.pl: --------------------------------------
-V- wvrin_parse_visa.pl:    Search for files under directory
-V- wvrin_parse_visa.pl: --------------------------------------
-I- wvrin_parse_visa.pl: Info: Starting point for 'target/pccdu/aceroot/GenRTL' after search path=
-V- wvrin_parse_visa.pl: Debug: NO Visa <alias>.sig.visa found: 
-I- wvrin_parse_visa.pl: Error: File ^pccdu.sig.visa$ not found under target/pccdu/aceroot/GenRTL
-V- wvrin_parse_visa.pl: --------------------------------------
-V- wvrin_parse_visa.pl:    For check <alias>.sig.visa size
-V- wvrin_parse_visa.pl: --------------------------------------
-I- wvrin_parse_visa.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.235.b ################################
-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_visa.pl: ################################ Rule: 21.237.a ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.237.a                                           #
#          Rule: Add VISA control registers of all ULMs in power gated domains, to the state retention list in the IP's UPF file #
#       Rule ID: 280                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,SIP to Inway,Super HIP                         #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.237.a ################################-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_visa.pl: ################################ Rule: 21.250.a ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.250.a                                           #
#          Rule: No power domain mixing per output lane per ULM     #
#       Rule ID: 239                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,SIP to Inway,HIP to Inway,Super HIP        #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.250.a ################################-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_visa.pl: ################################ Rule: 21.238.a ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.238.a                                           #
#          Rule: Maximum 2 output lanes per ULM (num_output_lanes=2 or 1) #
#       Rule ID: 162                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,SIP to Inway,Super HIP                         #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Visa Audit enabled in Applicability file:
                 1. Verify the Lintra violations xml file exists.
                 2. Verify the violation ID 70608 does not exist in the violations xml file.
                 
                 Visa Audit disabled in Applicability file:
                 Verify the visa [alias].sig.visa exists somewhere under tools/visa
                 Parse the .visa file and verify that:
                 num_output_lanes is less than 3
                 
                 Override key for Visa Audit violations xml file = visaauditviolxml
                 Override key for lintra violations file = lintraxmlfile
                 Override key for visa output directory = visaoutputdir
                 Override key for top visa file = visatopvisafile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: Info: Maximum 2 output lanes per ULM (num_output_lanes=2 or 1)
-I- wvrin_parse_visa.pl: Requirement: tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml must exist
-I- wvrin_parse_visa.pl: Requirement: tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml file must not contain the violation id 70608
-I- wvrin_parse_visa.pl: Error: Visa Audit violations xml file tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml does not exist
-I- wvrin_parse_visa.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.238.a ################################
-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_visa.pl: ################################ Rule: 21.258.a ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.258.a                                           #
#          Rule: Understand and comprehend timing convergence false path disabling power domain handling etc. complexity of Visa #
#       Rule ID: 246                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,SIP to Inway,HIP to Inway,Super HIP        #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.258.a ################################-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_visa.pl: ################################ Rule: 21.252.a ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.252.a                                           #
#          Rule: The number of xbar output lanes must be zero.      #
#       Rule ID: 160                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,SIP to Inway,HIP to Inway,Super HIP        #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Visa Audit enabled in Applicability file:
                 1. Verify the Lintra violations xml file exists.
                 2. Verify the violation ID 70609 does not exist in the violations xml file.
                 
                 Visa Audit disabled in Applicability file:
                 Verify the visa [alias].sig.visa exists somewhere under tools/visa
                 Parse the .visa file and verify that:
                 No visa output xbar at ULM
                 
                 Override key for Visa Audit violations xml file = visaauditviolxml
                 Override key for lintra violations file = lintraxmlfile
                 Override key for visa output directory = visaoutputdir
                 Override key for top visa file = visatopvisafile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: Info: The number of xbar output lanes must be zero.	
-I- wvrin_parse_visa.pl: Requirement: tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml must exist
-I- wvrin_parse_visa.pl: Requirement: tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml file must not contain the violation id 70609
-I- wvrin_parse_visa.pl: Error: Visa Audit violations xml file tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml does not exist
-I- wvrin_parse_visa.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.252.a ################################
-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_visa.pl: ################################ Rule: 21.255.a ################################
------------------------------------------------------------------------------------------------
#      Category: VISA                                               #
#          Name: 21.255.a                                           #
#          Rule: ULMs should not contain signals from other IPs     #
#       Rule ID: 243                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,SIP to Inway,HIP to Inway,Super HIP        #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: VisaAudit enabled in PrezirconQA:
                 1. Verify the Lintra violations xml file exists.
                 2. Verify the violation ID 70601 does not exist in the violations xml file.
                 
                 VisaAudit disabled in PrezirconQA:
                 Override the rule to manual and grade manually
                 
                 Override key for Visa Audit violations xml file = visaauditviolxml
                 Override key for lintra violations file = lintraxmlfile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_visa.pl: Info: ULMs should not contain signals from other IPs
-I- wvrin_parse_visa.pl: Requirement: tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml must exist
-I- wvrin_parse_visa.pl: Requirement: tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml file must not contain the violation id 70601
-I- wvrin_parse_visa.pl: Error: Visa Audit violations xml file tools/visa/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml does not exist
-I- wvrin_parse_visa.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_visa.pl: ################################ END OF Rule: 21.255.a ################################
-I- wvrin_parse_visa.pl: 

-I- wvrin_parse_spyglassdft.pl: Legacy file: /p/hdk/rtl/proj_tools/zircon/master/2.08.00/data/zirconQA_legacy.soft_ip.2.08.00_hdk.dat
-V- wvrin_parse_spyglassdft.pl: Reading override data file at tools/zirconqa/inputs/pccdu_override_2.08.00.dat
-I- wvrin_parse_spyglassdft.pl: Info: Scan Audit Violations XML file = target/aceroot/results/DC/scan_audit/violations.xml
-I- wvrin_parse_spyglassdft.pl: Error: Scan Audit violations xml file target/aceroot/results/DC/scan_audit/violations.xml does not exist
-I- wvrin_parse_spyglassdft.pl: Info: Array Dft Audit Violations XML file = tools/arraydft/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml
-I- wvrin_parse_spyglassdft.pl: Error: Array Dft Audit violations xml file tools/arraydft/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml does not exist
-I- wvrin_parse_spyglassdft.pl: ################################ Rule: 4.72.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: DFt                                                #
#          Name: 4.72.a                                             #
#          Rule: TAP network connected                              #
#       Rule ID: 270                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,GFX/IMG,Super HIP                              #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglassdft.pl: ################################ END OF Rule: 4.72.a ##################################-I- wvrin_parse_spyglassdft.pl: 

-I- wvrin_parse_spyglassdft.pl: ################################ Rule: 4.325.a #################################
---------------------------------------------------------------------------------------------------
#      Category: DFt                                                #
#          Name: 4.325.a                                            #
#          Rule: [Array] BIST_WRAPPER (CO-LOCATION_WRAPPER) must contain all required Array DFx Chassis input/output signals and interface must be connected all the way to IP TOP #
#       Rule ID: 483                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,Super HIP                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Verify the ArrayDftAudit violations xml exist. This file is generated by ArrayDftAudit linting tool available in HDK 1.2.0.
                 2. Verify the violation Id 10001 doesn't exist in the ArrayDftAudit violations xml file.
                 Override key for ArrayDftAudit violations xml file = arraydftauditxmlfile

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglassdft.pl: Info: [Array] BIST_WRAPPER (CO-LOCATION_WRAPPER) must contain all required Array DFx Chassis input/output signals and interface must be connected all the way to IP TOP
-I- wvrin_parse_spyglassdft.pl: Requirement: ArrayDftAudit violations xml file tools/arraydft/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml must exist
-I- wvrin_parse_spyglassdft.pl: Requirement: ArrayDftAudit violations xml file tools/arraydft/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml file must not contain the violation id 54008, 54010
-I- wvrin_parse_spyglassdft.pl: Error: Array Dft Audit violations xml file tools/arraydft/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml does not exist
-I- wvrin_parse_spyglassdft.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_spyglassdft.pl: ################################ END OF Rule: 4.325.a #################################
-I- wvrin_parse_spyglassdft.pl: 

-I- wvrin_parse_spyglassdft.pl: ################################ Rule: 4.56.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: DFt                                                #
#          Name: 4.56.a                                             #
#          Rule: All functional clock gates overridden with fscan_clkungate. #
#       Rule ID: 256                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP                                            #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglassdft.pl: ################################ END OF Rule: 4.56.a ##################################-I- wvrin_parse_spyglassdft.pl: 

-I- wvrin_parse_spyglassdft.pl: ################################ Rule: 4.68.d ##################################
------------------------------------------------------------------------------------------------------
#      Category: DFt                                                #
#          Name: 4.68.d                                             #
#          Rule: sTAP security classification                       #
#       Rule ID: 428                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,GFX/IMG,Super HIP                          #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglassdft.pl: ################################ END OF Rule: 4.68.d ##################################-I- wvrin_parse_spyglassdft.pl: 

-I- wvrin_parse_spyglassdft.pl: ################################ Rule: 4.68.b ##################################
------------------------------------------------------------------------------------------------------
#      Category: DFt                                                #
#          Name: 4.68.b                                             #
#          Rule: IP has no more than 2 STAPs                        #
#       Rule ID: 418                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,GFX/IMG,Super HIP                          #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Algorithm for manual rule

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglassdft.pl: ################################ END OF Rule: 4.68.b ##################################-I- wvrin_parse_spyglassdft.pl: 

-I- wvrin_parse_spyglassdft.pl: ################################ Rule: 4.167.a #################################
---------------------------------------------------------------------------------------------------
#      Category: DFt                                                #
#          Name: 4.167.a                                            #
#          Rule: [SCAN] All internally generated clocks must be pulled to the top level pins #
#       Rule ID: 205                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,SIP to Inway,HIP to Inway                  #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglassdft.pl: ################################ END OF Rule: 4.167.a #################################-I- wvrin_parse_spyglassdft.pl: 

-I- wvrin_parse_spyglassdft.pl: ################################ Rule: 4.63.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: DFt                                                #
#          Name: 4.63.a                                             #
#          Rule: Sample Trigger SEQUENCE(s)/TEST(s) delivered (for IPs connected to CTBs) #
#       Rule ID: 262                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,GFX/IMG,SIP to Inway                           #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglassdft.pl: ################################ END OF Rule: 4.63.a ##################################-I- wvrin_parse_spyglassdft.pl: 

-I- wvrin_parse_spyglassdft.pl: ################################ Rule: 4.337.a #################################
---------------------------------------------------------------------------------------------------
#      Category: DFt                                                #
#          Name: 4.337.a                                            #
#          Rule: ArrayDftAudit must be run                          #
#       Rule ID: 492                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Verify the ArrayDftAudit violations xml exist. This file is generated by ArrayDftAudit linting tool available in HDK 1.2.0.
                 Override key for ArrayDftAudit violations xml file = arraydftauditxmlfile

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglassdft.pl: Info: ArrayDftAudit must be run
-I- wvrin_parse_spyglassdft.pl: Requirement: ArrayDftAudit violations xml file tools/arraydft/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml must exist
-I- wvrin_parse_spyglassdft.pl: Error: Array Dft Audit violations xml file tools/arraydft/outputs/pccdu/sippccdu_wrapper/pccdu_wrapper_violations.xml does not exist - FAIL
-I- wvrin_parse_spyglassdft.pl: ################################ END OF Rule: 4.337.a #################################
-I- wvrin_parse_spyglassdft.pl: 

-I- wvrin_parse_spyglassdft.pl: ################################ Rule: 4.68.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: DFt                                                #
#          Name: 4.68.a                                             #
#          Rule: sTAPs instantiated                                 #
#       Rule ID: 266                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,GFX/IMG,Super HIP                          #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglassdft.pl: ################################ END OF Rule: 4.68.a ##################################-I- wvrin_parse_spyglassdft.pl: 

-I- wvrin_parse_spyglassdft.pl: ################################ Rule: 4.69.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: DFt                                                #
#          Name: 4.69.a                                             #
#          Rule: [TAP] The TAP slvidcode 32-bit bus must be brought out and correctly defined at IP interface #
#       Rule ID: 267                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,Super HIP                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglassdft.pl: ################################ END OF Rule: 4.69.a ##################################-I- wvrin_parse_spyglassdft.pl: 

-I- wvrin_parse_spyglassdft.pl: ################################ Rule: 4.338.a #################################
---------------------------------------------------------------------------------------------------
#      Category: DFt                                                #
#          Name: 4.338.a                                            #
#          Rule: ScanAudit must be run                              #
#       Rule ID: 493                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Verify the ScanAudit violations xml exist. This file is generated by ScanAudit linting tool available in HDK 1.2.0.
                 Override key for ScanAudit violations xml file = scanauditxmlfile

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglassdft.pl: Info: ScanAudit must be run
-I- wvrin_parse_spyglassdft.pl: Requirement: ScanAudit violations xml file target/aceroot/results/DC/scan_audit/violations.xml must exist
-I- wvrin_parse_spyglassdft.pl: Error: Scan Audit violations xml file target/aceroot/results/DC/scan_audit/violations.xml does not exist - FAIL
-I- wvrin_parse_spyglassdft.pl: ################################ END OF Rule: 4.338.a #################################
-I- wvrin_parse_spyglassdft.pl: 

-I- wvrin_parse_spyglassdft.pl: ################################ Rule: 4.65.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: DFt                                                #
#          Name: 4.65.a                                             #
#          Rule: [SCAN] - Coverage reported by DC is included in reports #
#       Rule ID: 49                                                 #
#     Rule Type: Automatic                                          #
# Applicability: SIP,Core/Atom,GFX/IMG,SIP to Inway                 #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: ScanAudit enabled in Applicability file:
                 1. Verify the ScanAudit violations xml exist. This file is generated by ScanAudit linting tool available in HDK 1.2.0.
                 2. Verify the violation Id 10010 doesn't exist in the ScanAudit violations xml file.
                 
                 ScanAudit disabled in Applicability file:
                 Extract G_DESIGN_NAME from block_setup.tcl file
                 If scan is supported for this IP, then
                 In tools/syn/reports
                 One of the following files must exist:
                 [G_DESIGN_NAME].final.dft_coverage [G_DESIGN_NAME].syn_final.dft_coverage [G_DESIGN_NAME].insert_dft.dft_coverage - new to p1273_1.6.0 and beyond
                 Note: TCL and report files are allowed to be zipped (.gz)
                 
                 Override key for Synthesis scripts directory = synscriptsdir
                 Override key for Synthesis reports directory = synreportsdir
                 Override key for scan support = notusingscan
                 Override key for ScanAudit violations xml file = scanauditxmlfile

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglassdft.pl: Info: Check if SCAN coverage reported by DC is included in reports
-I- wvrin_parse_spyglassdft.pl: Requirement: ScanAudit violations xml file target/aceroot/results/DC/scan_audit/violations.xml must exist
-I- wvrin_parse_spyglassdft.pl: Requirement: ScanAudit violations xml file target/aceroot/results/DC/scan_audit/violations.xml file must not contain the violation id 10010
-I- wvrin_parse_spyglassdft.pl: Error: Scan Audit violations xml file target/aceroot/results/DC/scan_audit/violations.xml does not exist
-I- wvrin_parse_spyglassdft.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_spyglassdft.pl: ################################ END OF Rule: 4.65.a ##################################
-I- wvrin_parse_spyglassdft.pl: 

-I- wvrin_parse_spyglassdft.pl: ################################ Rule: 4.61.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: DFt                                                #
#          Name: 4.61.a                                             #
#          Rule: Interal MUX added for scan control of all resets again this is a basic scan design rule for all SIPs and HIPs. #
#       Rule ID: 282                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP                                            #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglassdft.pl: ################################ END OF Rule: 4.61.a ##################################-I- wvrin_parse_spyglassdft.pl: 

-I- wvrin_parse_spyglassdft.pl: ################################ Rule: 4.68.g ##################################
------------------------------------------------------------------------------------------------------
#      Category: DFt                                                #
#          Name: 4.68.g                                             #
#          Rule: User defined opcodes shall not be between 0x00 to 0x2F #
#       Rule ID: 422                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,GFX/IMG,Super HIP                          #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglassdft.pl: ################################ END OF Rule: 4.68.g ##################################-I- wvrin_parse_spyglassdft.pl: 

-I- wvrin_parse_spyglassdft.pl: ################################ Rule: 4.326.a #################################
---------------------------------------------------------------------------------------------------
#      Category: DFt                                                #
#          Name: 4.326.a                                            #
#          Rule: [Array] If IP has Memories, MBIST_WTAP/MBIST_CTRL collage standard interface must be used #
#       Rule ID: 484                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,Super HIP                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglassdft.pl: ################################ END OF Rule: 4.326.a #################################-I- wvrin_parse_spyglassdft.pl: 

-I- wvrin_parse_spyglassdft.pl: ################################ Rule: 4.71.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: DFt                                                #
#          Name: 4.71.a                                             #
#          Rule: TAP IR/DR Information documented in System RDL     #
#       Rule ID: 269                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglassdft.pl: ################################ END OF Rule: 4.71.a ##################################-I- wvrin_parse_spyglassdft.pl: 

-I- wvrin_parse_spyglassdft.pl: ################################ Rule: 4.70.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: DFt                                                #
#          Name: 4.70.a                                             #
#          Rule: [TAP] Validate TAP integration by a test for reading Slvidcode of TAP #
#       Rule ID: 268                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglassdft.pl: ################################ END OF Rule: 4.70.a ##################################-I- wvrin_parse_spyglassdft.pl: 

-I- wvrin_parse_spyglassdft.pl: ################################ Rule: 4.64.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: DFt                                                #
#          Name: 4.64.a                                             #
#          Rule: RTDR_CTRL                                          #
#       Rule ID: 263                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP                                                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglassdft.pl: ################################ END OF Rule: 4.64.a ##################################-I- wvrin_parse_spyglassdft.pl: 

-I- wvrin_parse_spyglassdft.pl: ################################ Rule: 4.65.b ##################################
------------------------------------------------------------------------------------------------------
#      Category: DFt                                                #
#          Name: 4.65.b                                             #
#          Rule: [SCAN] - Coverage meets HAS documented requirement #
#       Rule ID: 426                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,Core/Atom,GFX/IMG,SIP to Inway,Super HIP       #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglassdft.pl: ################################ END OF Rule: 4.65.b ##################################-I- wvrin_parse_spyglassdft.pl: 

-I- wvrin_parse_spyglassdft.pl: ################################ Rule: 4.68.h ##################################
------------------------------------------------------------------------------------------------------
#      Category: DFt                                                #
#          Name: 4.68.h                                             #
#          Rule: Opcode made up of all 1s shall decode to BYPASS    #
#       Rule ID: 423                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,GFX/IMG,Super HIP                          #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglassdft.pl: ################################ END OF Rule: 4.68.h ##################################-I- wvrin_parse_spyglassdft.pl: 

-I- wvrin_parse_spyglassdft.pl: ################################ Rule: 4.64.b ##################################
------------------------------------------------------------------------------------------------------
#      Category: DFt                                                #
#          Name: 4.64.b                                             #
#          Rule: RTDR support is enabled                            #
#       Rule ID: 425                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,Super HIP                                      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglassdft.pl: ################################ END OF Rule: 4.64.b ##################################-I- wvrin_parse_spyglassdft.pl: 

-I- wvrin_parse_spyglassdft.pl: ################################ Rule: 4.62.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: DFt                                                #
#          Name: 4.62.a                                             #
#          Rule: DFT BSDL files for boundary scan                   #
#       Rule ID: 261                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,SIP to Inway,HIP to Inway,Super HIP        #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglassdft.pl: ################################ END OF Rule: 4.62.a ##################################-I- wvrin_parse_spyglassdft.pl: 

-I- wvrin_parse_spyglassdft.pl: ################################ Rule: 4.67.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: DFt                                                #
#          Name: 4.67.a                                             #
#          Rule: [SCAN] - Standard scan config file used            #
#       Rule ID: 45                                                 #
#     Rule Type: Automatic                                          #
# Applicability: SIP,Core/Atom                                      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Linting tool aligned check:
                 1. Verify the ScanAudit violations xml exist. This file is generated by ScanAudit linting tool available in HDK 1.2.0.
                 2. Verify the violation Id 10011 doesn't exist in the ScanAudit violations xml file.
                 
                 Legacy check:
                 If this IP supports SCAN, then
                 1. Search for block setup file(block_setup.tcl or block_setup.tcl.gz) in path defined by 'synscriptsdir'.
                 2. Extract Design name ( [G_DESIGN_NAME] ) from the block setup file
                 3. Search for [G_DESIGN_NAME]_scan_config.tcl in path defined by 'synscriptsdir'.
                 Note: Allow files to be .tcl or .tcl.gz  If IP doesn't support SCAN then the rule should PASS.
                 
                 Override key for Synthesis scripts = synscriptsdir Override key for scan support = notusingscan
                 Override key for ScanAudit violations xml file = scanauditxmlfile

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglassdft.pl: Info: Check if standard scan config file(G_DESIGN_NAME_scan_config.tcl) is used and exist under synscriptsdir
-I- wvrin_parse_spyglassdft.pl: Requirement: ScanAudit violations xml file target/aceroot/results/DC/scan_audit/violations.xml must exist
-I- wvrin_parse_spyglassdft.pl: Requirement: ScanAudit violations xml file target/aceroot/results/DC/scan_audit/violations.xml file must not contain the violation id 10011
-I- wvrin_parse_spyglassdft.pl: Error: Scan Audit violations xml file target/aceroot/results/DC/scan_audit/violations.xml does not exist
-I- wvrin_parse_spyglassdft.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_spyglassdft.pl: ################################ END OF Rule: 4.67.a ##################################
-I- wvrin_parse_spyglassdft.pl: 

-I- wvrin_parse_spyglassdft.pl: ################################ Rule: 4.71.b ##################################
------------------------------------------------------------------------------------------------------
#      Category: DFt                                                #
#          Name: 4.71.b                                             #
#          Rule: RDL includes IR/DR information and instance name   #
#       Rule ID: 430                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,Super HIP                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglassdft.pl: ################################ END OF Rule: 4.71.b ##################################-I- wvrin_parse_spyglassdft.pl: 

-I- wvrin_parse_spyglassdft.pl: ################################ Rule: 4.68.f ##################################
------------------------------------------------------------------------------------------------------
#      Category: DFt                                                #
#          Name: 4.68.f                                             #
#          Rule: IP does not synchronize the TAP resets             #
#       Rule ID: 429                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,GFX/IMG,Super HIP                          #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglassdft.pl: ################################ END OF Rule: 4.68.f ##################################-I- wvrin_parse_spyglassdft.pl: 

-I- wvrin_parse_spyglasslp.pl: Legacy file: /p/hdk/rtl/proj_tools/zircon/master/2.08.00/data/zirconQA_legacy.soft_ip.2.08.00_hdk.dat
-V- wvrin_parse_spyglasslp.pl: Reading override data file at tools/zirconqa/inputs/pccdu_override_2.08.00.dat
-I- wvrin_parse_spyglasslp.pl: ################################ Rule: 24.131.a ################################
------------------------------------------------------------------------------------------------
#      Category: Power                                              #
#          Name: 24.131.a                                           #
#          Rule: Spyglass LP waiver files must exist                #
#       Rule ID: 147                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: There must be atleast one *.swl and *.prj file under tools/spyglasslp/*
                 Override key for spyglasslp directory = spyglasslpdir

------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglasslp.pl: Info: Checking the existence of Spyglass LP waiver files under spyglasslpdir
-I- wvrin_parse_spyglasslp.pl: Requirement: At least one *.swl and *prj Spyglass LP files are provided
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl:    Define tools spyglasslp directory

-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl:    Locate waiver files

-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-I- wvrin_parse_spyglasslp.pl: Info: Starting point for 'tools/spyglasslp' after search path=./tools/spyglasslp
-V- wvrin_parse_spyglasslp.pl: File cnt=2
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl:    Verify at least one of each extension exist

-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl: Debug: extension=\.swl$ temp=
-V- wvrin_parse_spyglasslp.pl: Debug: After excluding directories, new_temp=
-I- wvrin_parse_spyglasslp.pl: Debug: No file found with extension \.swl$ - FAIL
-I- wvrin_parse_spyglasslp.pl: Error: File with extension \.swl$ not found
-V- wvrin_parse_spyglasslp.pl: Debug: extension=\.prj$ temp=./tools/spyglasslp/clkreqaggr.prj
-V- wvrin_parse_spyglasslp.pl: **** Debug: File INCLUDED in search: ./tools/spyglasslp/clkreqaggr.prj
-V- wvrin_parse_spyglasslp.pl: Debug: After excluding directories, new_temp=./tools/spyglasslp/clkreqaggr.prj
-V- wvrin_parse_spyglasslp.pl: 
 ******************************Final list of files :./tools/spyglasslp/clkreqaggr.prj 
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl:    Atleast 1 waiver file found and 1 prj file found

-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-I- wvrin_parse_spyglasslp.pl: Debug: Count = 1 is less than min of 2 - FAIL
-I- wvrin_parse_spyglasslp.pl: Error: Less than 2 Spyglass LP waiver files found
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl:    Verification code

-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-I- wvrin_parse_spyglasslp.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_spyglasslp.pl: ################################ END OF Rule: 24.131.a ################################
-I- wvrin_parse_spyglasslp.pl: 

-I- wvrin_parse_spyglasslp.pl: ################################ Rule: 24.131.c ################################
------------------------------------------------------------------------------------------------
#      Category: Power                                              #
#          Name: 24.131.c                                           #
#          Rule: Spyglass LP waiver files must exist and are uniquified with [ip]_ prefix #
#       Rule ID: 148                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,Super HIP                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: All spyglasslp waiver files are unique
                 There must be at least 1 waiver file with extention .swl under tools/spyglasslp.  Do not include exclude list.
                 Override key for spyglasslp directory = spyglasslpdir
                 Override key for spyglasslp waiver prefix = spyglasslpwaiverprefix

------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglasslp.pl: Info: Checking the existence of Spyglass LP waiver files under spyglasslpdir and ensure they are uniquified with [alias]_ prefix
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl:    Define tools spyglasslp directory
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl:    Locate waiver files
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-I- wvrin_parse_spyglasslp.pl: Info: Starting point for 'tools/spyglasslp' after search path=./tools/spyglasslp
-V- wvrin_parse_spyglasslp.pl: **************Debug: After excluding directories, the final list of files: 
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl:    There must be at least 1 waiver file
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-I- wvrin_parse_spyglasslp.pl: Debug: Count = 0 is less than min of 1 - FAIL
-I- wvrin_parse_spyglasslp.pl: Error: Spyglass waiver file not found
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl:    Waiver files must be unique
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
There were 0 out of 0 matches
-I- wvrin_parse_spyglasslp.pl: Debug: There was a match - PASS
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl:    Verification code
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-I- wvrin_parse_spyglasslp.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_spyglasslp.pl: ################################ END OF Rule: 24.131.c ################################
-I- wvrin_parse_spyglasslp.pl: 

-I- wvrin_parse_spyglasslp.pl: ################################ Rule: 24.131.d ################################
------------------------------------------------------------------------------------------------
#      Category: Power                                              #
#          Name: 24.131.d                                           #
#          Rule: Spyglass LP report files must exist and are clean  #
#       Rule ID: 153                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,Super HIP                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: moresimple.rpt must exist under tools/spyglasslp/*. Also, this report must be clean meaning this report must not contain: Error or Fatal or Syntax. Non-waived Errors are flagged. Errors under Waived are not considered as FAIL.
                 summary.rpt is an optional file
                 Override key for spyglasslp output directory = spyglasslpoutputdir

------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglasslp.pl: Info: Checks whether Spyglass run results or reports are provided under spyglasslpdir and are clean.
-I- wvrin_parse_spyglasslp.pl: Requirement: File moresimple.rpt must exist under spyglasslpdir
-I- wvrin_parse_spyglasslp.pl: Requirement: The report must be clean without string "Error" or "Fatal" or "Syntax" 
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl:    Define tools spyglasslp directory
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-I- wvrin_parse_spyglasslp.pl: Debug: ./target/globalclk/SG/sglp/pccdu/gclk_pccdu/consolidated_reports/gclk_pccdu_power_verif_noninstr exists
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl:    Locate report files
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-I- wvrin_parse_spyglasslp.pl: Info: Starting point for 'target/globalclk/SG/sglp/pccdu/gclk_pccdu/consolidated_reports/gclk_pccdu_power_verif_noninstr' after search path=./target/globalclk/SG/sglp/pccdu/gclk_pccdu/consolidated_reports/gclk_pccdu_power_verif_noninstr
-V- wvrin_parse_spyglasslp.pl: 
 Debug: files content is:./target/globalclk/SG/sglp/pccdu/gclk_pccdu/consolidated_reports/gclk_pccdu_power_verif_noninstr/moresimple.rpt 
-V- wvrin_parse_spyglasslp.pl: Debug: File cnt=1
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl:    Verify moresimple.rpt file exist. summary.rpt is an optional file
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl: Debug: File=moresimple.rpt Path=./target/globalclk/SG/sglp/pccdu/gclk_pccdu/consolidated_reports/gclk_pccdu_power_verif_noninstr/moresimple.rpt
-V- wvrin_parse_spyglasslp.pl: **** Debug: File INCLUDED in search: ./target/globalclk/SG/sglp/pccdu/gclk_pccdu/consolidated_reports/gclk_pccdu_power_verif_noninstr/moresimple.rpt
-V- wvrin_parse_spyglasslp.pl: Debug: After excluding directories, new_temp=./target/globalclk/SG/sglp/pccdu/gclk_pccdu/consolidated_reports/gclk_pccdu_power_verif_noninstr/moresimple.rpt
-V- wvrin_parse_spyglasslp.pl: 
 ******************************Final list of files :./target/globalclk/SG/sglp/pccdu/gclk_pccdu/consolidated_reports/gclk_pccdu_power_verif_noninstr/moresimple.rpt 
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl:    Check if moresimple.rpt report file found. summary.rpt is an optional file
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-I- wvrin_parse_spyglasslp.pl: Debug: Count = 1 is greater than or equal to min of 1 - PASS
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl:    Check if Spyglass reports does not have error or fatal or syntax
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-I- wvrin_parse_spyglasslp.pl: Debug: File ./target/globalclk/SG/sglp/pccdu/gclk_pccdu/consolidated_reports/gclk_pccdu_power_verif_noninstr/moresimple.rpt has no matches - PASS
-I- wvrin_parse_spyglasslp.pl: Debug: Match found 0 out of 68 line and return=0 - PASS
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl:    Verification code
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-I- wvrin_parse_spyglasslp.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_spyglasslp.pl: ################################ END OF Rule: 24.131.d ################################
-I- wvrin_parse_spyglasslp.pl: 

-I- wvrin_parse_spyglasslp.pl: ################################ Rule: 24.352.a ################################
------------------------------------------------------------------------------------------------
#      Category: Power                                              #
#          Name: 24.352.a                                           #
#          Rule: Deliver power template with per-rail state-based IP power numbers #
#       Rule ID: 529                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: [alias]_rail.rollup.csv must exist under tools/power directory and must not be empty
                 
                 Override key for Power directory = powerdir
                 Override key for Power Rail Rollup CSV file = powerrailrollupcsv

------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglasslp.pl: Info: Power per rail state-based IP power numbers delivered in standard template form
-I- wvrin_parse_spyglasslp.pl: Requirement: <alias>_rail.rolup.csv must exist under Power directory and must not be empty
-I- wvrin_parse_spyglasslp.pl: Info: Starting point for 'tools/power' after search path=
-V- wvrin_parse_spyglasslp.pl: 
 Debug: files content is: 
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl:    Verify Power Rail Rollup CSV file exists
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl: Debug: File cnt=0
-I- wvrin_parse_spyglasslp.pl: Error: Power Rail Rollup CSV file ^pccdu_rail.rollup.csv$ under tools/power not found
-I- wvrin_parse_spyglasslp.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_spyglasslp.pl: ################################ END OF Rule: 24.352.a ################################
-I- wvrin_parse_spyglasslp.pl: 

-I- wvrin_parse_spyglasslp.pl: ################################ Rule: 24.351.a ################################
------------------------------------------------------------------------------------------------
#      Category: Power                                              #
#          Name: 24.351.a                                           #
#          Rule: [Power Rollup] IP data drop meets HAS power milestone target #
#       Rule ID: 517                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,SubSystem,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: [alias]_power_summary.rpt must exist under tools/power directory and must not be empty
                 
                 Override key for Power directory = powerdir
                 Override key for Power Summary Report file = powersumrptfile

------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglasslp.pl: Info: Power Estimation results meet power requirements for drop.
-I- wvrin_parse_spyglasslp.pl: Requirement: <alias>_power_summary.rpt file must exist under Power directory and must not be empty
-I- wvrin_parse_spyglasslp.pl: Info: Starting point for 'tools/power' after search path=
-V- wvrin_parse_spyglasslp.pl: 
 Debug: files content is: 
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl:    Verify Power Summary Report file exists
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl: Debug: File cnt=0
-I- wvrin_parse_spyglasslp.pl: Error: Power Sumamry report file ^pccdu_power_summary.rpt$ not found under tools/power
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl:    Verification Code
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-I- wvrin_parse_spyglasslp.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_spyglasslp.pl: ################################ END OF Rule: 24.351.a ################################
-I- wvrin_parse_spyglasslp.pl: 

-I- wvrin_parse_spyglasslp.pl: ################################ Rule: 24.131.b ################################
------------------------------------------------------------------------------------------------
#      Category: Power                                              #
#          Name: 24.131.b                                           #
#          Rule: Spyglass LP report files must exist                #
#       Rule ID: 145                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,Super HIP                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: moresimple.rpt and spyglass.log must exist under tools/spyglasslp/*
                 summary.rpt is an optional file.
                 Override key for spyglasslp output directory = spyglasslpoutputdir

------------------------------------------------------------------------------------------------
-I- wvrin_parse_spyglasslp.pl: Info: Checks whether moresimple.rpt and spyglass.log Spyglass LP report files are provided under spyglasslpdir.
-I- wvrin_parse_spyglasslp.pl: Info: Optional file: summary.rpt
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl:    Define tools spyglasslp directory
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-I- wvrin_parse_spyglasslp.pl: Debug: ./target/globalclk/SG/sglp/pccdu/gclk_pccdu/consolidated_reports/gclk_pccdu_power_verif_noninstr exists
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl:    Locate report files
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-I- wvrin_parse_spyglasslp.pl: Info: Starting point for 'target/globalclk/SG/sglp/pccdu/gclk_pccdu/consolidated_reports/gclk_pccdu_power_verif_noninstr' after search path=./target/globalclk/SG/sglp/pccdu/gclk_pccdu/consolidated_reports/gclk_pccdu_power_verif_noninstr
-V- wvrin_parse_spyglasslp.pl: Debug: File cnt=2
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl:    Verify moresimple.rpt and spyglass.log file exist. summary.rpt is optional file
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl: Debug: File=moresimple.rpt Path=./target/globalclk/SG/sglp/pccdu/gclk_pccdu/consolidated_reports/gclk_pccdu_power_verif_noninstr/moresimple.rpt
-V- wvrin_parse_spyglasslp.pl: **** Debug: File INCLUDED in search: ./target/globalclk/SG/sglp/pccdu/gclk_pccdu/consolidated_reports/gclk_pccdu_power_verif_noninstr/moresimple.rpt
-V- wvrin_parse_spyglasslp.pl: Debug: After excluding directories, new_temp=./target/globalclk/SG/sglp/pccdu/gclk_pccdu/consolidated_reports/gclk_pccdu_power_verif_noninstr/moresimple.rpt
-V- wvrin_parse_spyglasslp.pl: Debug: File=spyglass.log Path=./target/globalclk/SG/sglp/pccdu/gclk_pccdu/consolidated_reports/gclk_pccdu_power_verif_noninstr/spyglass.log
-V- wvrin_parse_spyglasslp.pl: **** Debug: File INCLUDED in search: ./target/globalclk/SG/sglp/pccdu/gclk_pccdu/consolidated_reports/gclk_pccdu_power_verif_noninstr/spyglass.log
-V- wvrin_parse_spyglasslp.pl: Debug: After excluding directories, new_temp=./target/globalclk/SG/sglp/pccdu/gclk_pccdu/consolidated_reports/gclk_pccdu_power_verif_noninstr/spyglass.log
-V- wvrin_parse_spyglasslp.pl: 
 ******************************Final list of files :./target/globalclk/SG/sglp/pccdu/gclk_pccdu/consolidated_reports/gclk_pccdu_power_verif_noninstr/moresimple.rpt ./target/globalclk/SG/sglp/pccdu/gclk_pccdu/consolidated_reports/gclk_pccdu_power_verif_noninstr/spyglass.log 
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl:    Check if moresimple.rpt report file found and 1 spyglass.log file found, summary.rpt is optional file
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-I- wvrin_parse_spyglasslp.pl: Debug: Count = 2 is greater than or equal to min of 2 - PASS
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-V- wvrin_parse_spyglasslp.pl:    Verification code
-V- wvrin_parse_spyglasslp.pl: --------------------------------------
-I- wvrin_parse_spyglasslp.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_spyglasslp.pl: ################################ END OF Rule: 24.131.b ################################
-I- wvrin_parse_spyglasslp.pl: 

-I- wvrin_parse_emulation.pl: Legacy file: /p/hdk/rtl/proj_tools/zircon/master/2.08.00/data/zirconQA_legacy.soft_ip.2.08.00_hdk.dat
-V- wvrin_parse_emulation.pl: Reading override data file at tools/zirconqa/inputs/pccdu_override_2.08.00.dat
-I- wvrin_parse_emulation.pl: ################################ Rule: 6.321.e #################################
---------------------------------------------------------------------------------------------------
#      Category: Emulation/FPGA                                     #
#          Name: 6.321.e                                            #
#          Rule: UPF and related collaterals must pass Veloce Emulation Checks. #
#       Rule ID: 535                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,SubSystem,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Search for effm_status.log: ./tools/emul/effm_status.log
                 Checks effm_status.log for message CHECK_VELOCE PASSED
                 Search for message CHECK_VELOCE_UPF PASSED in effm_status.log

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_emulation.pl: Info: Checking the existence of <IP_ROOT>/tools/emul/CHECK_VELOCE.log file and message "return status 0" at the end of log.
Debug: emuldir=target/emu/pccdu/emul
Debug: emulvelocelog=CHECK_VELOCE.log
-I- wvrin_parse_emulation.pl: Error: Emulation log file target/emu/pccdu/emul/CHECK_VELOCE.log not exists
Debug: emuldir=target/emu/pccdu/emul
Debug: emullog=emul_build_soc_status.log
-I- wvrin_parse_emulation.pl: Debug: Emulation log file defined=target/emu/pccdu/emul/emul_build_soc_status.log
-I- wvrin_parse_emulation.pl: Debug: File target/emu/pccdu/emul/emul_build_soc_status.log has no matches - FAIL
-I- wvrin_parse_emulation.pl: Debug: Match found 0 out of 2 line and return=1 - FAIL
-I- wvrin_parse_emulation.pl: Error: String "INFO: CHECK_VELOCE PASSED" is not found inside target/emu/pccdu/emul/emul_build_soc_status.log
-I- wvrin_parse_emulation.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_emulation.pl: ################################ END OF Rule: 6.321.e #################################
-I- wvrin_parse_emulation.pl: 

-I- wvrin_parse_emulation.pl: ################################ Rule: 6.314.a #################################
---------------------------------------------------------------------------------------------------
#      Category: Emulation/FPGA                                     #
#          Name: 6.314.a                                            #
#          Rule: RTL, UPF and related collaterals must pass FPGA checks #
#       Rule ID: 531                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,SubSystem,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Search for emul_build_soc_status.log: <IP_ROOT>/tools/emul/emul_build_soc_status.log
                 Search for this text in emul_build_soc_status.log: CHECK_FPGA PASSED
                 Search for <IP_ROOT>/tools/emul/CHECK_FPGA.log
                 Search for this text in CHECK_FPGA.log "return status "
                 Require at least one match, require last one to end in 0
                 
                 Override key for Emulation log = emullog
                 Override key for Emulation log = emulfpgalog


---------------------------------------------------------------------------------------------------
-I- wvrin_parse_emulation.pl: Info: Checking the existence of emul_build_soc_status.log file(emullog) under emuldir and message "CHECK_FPGA PASSED" must present inside the log.
-I- wvrin_parse_emulation.pl: Info: Checking the existence of CHECK_FPGA.log file(emullog) under emuldir and string "return status 0" must be present at end of the log.
-V- wvrin_parse_emulation.pl: --------------------------------------
-V- wvrin_parse_emulation.pl:    Define Emulation log directory
-V- wvrin_parse_emulation.pl: --------------------------------------
-I- wvrin_parse_emulation.pl: Debug: emuldir=target/emu/pccdu/emul
-V- wvrin_parse_emulation.pl: --------------------------------------
-V- wvrin_parse_emulation.pl:    Define Emulation log file
-V- wvrin_parse_emulation.pl: --------------------------------------
-I- wvrin_parse_emulation.pl: Debug: Emulation log file defined=emul_build_soc_status.log
-V- wvrin_parse_emulation.pl: --------------------------------------
-V- wvrin_parse_emulation.pl:    Locate Emulation log file
-V- wvrin_parse_emulation.pl: --------------------------------------
-V- wvrin_parse_emulation.pl: --------------------------------------
-V- wvrin_parse_emulation.pl:    Define FPGA log file
-V- wvrin_parse_emulation.pl: --------------------------------------
-I- wvrin_parse_emulation.pl: Debug: Emulation FPGA log file defined=CHECK_FPGA.log
-V- wvrin_parse_emulation.pl: --------------------------------------
-V- wvrin_parse_emulation.pl:    Locate FPGA log file
-V- wvrin_parse_emulation.pl: --------------------------------------
-I- wvrin_parse_emulation.pl: Info: Starting point for 'target/emu/pccdu/emul' after search path=./target/emu/pccdu/emul
-I- wvrin_parse_emulation.pl: Info: Starting point for 'target/emu/pccdu/emul' after search path=./target/emu/pccdu/emul
-I- wvrin_parse_emulation.pl: Debug: Count = 1 is exactly 1 - PASS
-I- wvrin_parse_emulation.pl: Debug: Count = 1 is exactly 1 - PASS
-I- wvrin_parse_emulation.pl: Debug: File ./target/emu/pccdu/emul/emul_build_soc_status.log exists
-V- wvrin_parse_emulation.pl: --------------------------------------
-V- wvrin_parse_emulation.pl:    Search for 'CHECK_FPGA PASSED' inside log file
-V- wvrin_parse_emulation.pl: --------------------------------------
-I- wvrin_parse_emulation.pl: Debug: File ./target/emu/pccdu/emul/emul_build_soc_status.log has no matches - FAIL
-I- wvrin_parse_emulation.pl: Debug: Match found 0 out of 2 line and return=1 - FAIL
-I- wvrin_parse_emulation.pl: Error: String "INFO: CHECK_FPGA PASSED" is not found inside ./target/emu/pccdu/emul/emul_build_soc_status.log
-I- wvrin_parse_emulation.pl: Debug: File ./target/emu/pccdu/emul/CHECK_FPGA.log exists
-V- wvrin_parse_emulation.pl: --------------------------------------
-V- wvrin_parse_emulation.pl:    Search for 'return status 0' inside log file
-V- wvrin_parse_emulation.pl: --------------------------------------
-I- wvrin_parse_emulation.pl: Debug: Extracted 1 total items from 1 files
-I- wvrin_parse_emulation.pl: Debug: Extracted items = 0
-I- wvrin_parse_emulation.pl: Debug: List of extracted item:
-I- wvrin_parse_emulation.pl: Debug: Item '0'
-I- wvrin_parse_emulation.pl: Debug: File ./target/emu/pccdu/emul/CHECK_FPGA.log lines=1
-V- wvrin_parse_emulation.pl: --------------------------------------
-V- wvrin_parse_emulation.pl:    Verification code
-V- wvrin_parse_emulation.pl: --------------------------------------
-I- wvrin_parse_emulation.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_emulation.pl: ################################ END OF Rule: 6.314.a #################################
-I- wvrin_parse_emulation.pl: 

-I- wvrin_parse_emulation.pl: ################################ Rule: 6.314.e #################################
---------------------------------------------------------------------------------------------------
#      Category: Emulation/FPGA                                     #
#          Name: 6.314.e                                            #
#          Rule: UPF and related collaterals must pass FPGA checks  #
#       Rule ID: 552                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,SubSystem,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Search for effm_status.log: ./tools/emul/effm_status.log
                 Checks effm_status.log for message CHECK_FPGA PASSED
                 Search for message CHECK_FPGA_UPF PASSED in effm_status.log

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_emulation.pl: Info: Checking the existence of emul_build_soc_status.log file(emullog) under emuldir and message "CHECK_FPGA PASSED" must present inside the log.
-I- wvrin_parse_emulation.pl: Debug: emuldir=target/emu/pccdu/emul
-I- wvrin_parse_emulation.pl: Debug: Emulation log file defined=emul_build_soc_status.log
-I- wvrin_parse_emulation.pl: Info: Starting point for 'target/emu/pccdu/emul' after search path=./target/emu/pccdu/emul
-I- wvrin_parse_emulation.pl: Debug: Count = 1 is exactly 1 - PASS
-I- wvrin_parse_emulation.pl: Debug: File ./target/emu/pccdu/emul/emul_build_soc_status.log exists
-I- wvrin_parse_emulation.pl: Debug: File ./target/emu/pccdu/emul/emul_build_soc_status.log has no matches - FAIL
-I- wvrin_parse_emulation.pl: Debug: Match found 0 out of 2 line and return=1 - FAIL
-I- wvrin_parse_emulation.pl: Error: String "INFO: CHECK_FPGA PASSED" is not found inside ./target/emu/pccdu/emul/emul_build_soc_status.log
-I- wvrin_parse_emulation.pl: Debug: emuldir=target/emu/pccdu/emul
-I- wvrin_parse_emulation.pl: Debug: Emulation log file defined=CHECK_FPGA.log
-I- wvrin_parse_emulation.pl: Info: Starting point for 'target/emu/pccdu/emul' after search path=./target/emu/pccdu/emul
-I- wvrin_parse_emulation.pl: Debug: Count = 1 is exactly 1 - PASS
-I- wvrin_parse_emulation.pl: Debug: File ./target/emu/pccdu/emul/CHECK_FPGA.log exists
-I- wvrin_parse_emulation.pl: Debug: Extracted 1 total items from 1 files
-I- wvrin_parse_emulation.pl: Debug: Extracted items = 0
-I- wvrin_parse_emulation.pl: Debug: List of extracted item:
-I- wvrin_parse_emulation.pl: Debug: Item '0'
-I- wvrin_parse_emulation.pl: Debug: File ./target/emu/pccdu/emul/CHECK_FPGA.log lines=1
-I- wvrin_parse_emulation.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_emulation.pl: ################################ END OF Rule: 6.314.e #################################
-I- wvrin_parse_emulation.pl: 

-I- wvrin_parse_emulation.pl: ################################ Rule: 6.321.a #################################
---------------------------------------------------------------------------------------------------
#      Category: Emulation/FPGA                                     #
#          Name: 6.321.a                                            #
#          Rule: RTL, UPF and related collaterals must pass Veloce Emulation Checks. #
#       Rule ID: 532                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,SubSystem #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Search for "CHECK_VELOCE.log": <IP_ROOT>/tools/emul/CHECK_VELOCE.log
                 2. Check the end of the log file contains "return status 0"
                 <IP_ROOT>/tools/emul/emul_build_soc_status.log
                 1. Search for "emul_build_soc_status.log":
                 2. Search for message "CHECK_VELOCE PASSED" in emul_build_soc_status.log
                 Override key for Emulation log directory = emuldir
                 Override key for Emulation Veloce log = emulvelocelog
                 Override key for Emulation log = emullog

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_emulation.pl: Info: Checking the existence of <IP_ROOT>/tools/emul/emul_build_soc_status.log file (emullog) and message "CHECK_VELOCE PASSED" must present inside the log.
-I- wvrin_parse_emulation.pl: Info: Checking the existence of <IP_ROOT>/tools/emul/CHECK_VELOCE.log file and message "return status 0" at the end of log.
-V- wvrin_parse_emulation.pl: --------------------------------------
-V- wvrin_parse_emulation.pl:    Define Emulation log directory
-V- wvrin_parse_emulation.pl: --------------------------------------
-V- wvrin_parse_emulation.pl: Debug: emuldir=target/emu/pccdu/emul
-V- wvrin_parse_emulation.pl: --------------------------------------
-V- wvrin_parse_emulation.pl:    Define Emulation log file
-V- wvrin_parse_emulation.pl: --------------------------------------
-V- wvrin_parse_emulation.pl: Debug: emullog=emul_build_soc_status.log
-V- wvrin_parse_emulation.pl: --------------------------------------
-V- wvrin_parse_emulation.pl:    Locate Emulation log file
-V- wvrin_parse_emulation.pl: --------------------------------------
-I- wvrin_parse_emulation.pl: Debug: Emulation log file defined=target/emu/pccdu/emul/emul_build_soc_status.log
-V- wvrin_parse_emulation.pl: --------------------------------------
-V- wvrin_parse_emulation.pl:    Search for 'CHECK_VELOCE PASSED' inside log file
-V- wvrin_parse_emulation.pl: --------------------------------------
-I- wvrin_parse_emulation.pl: Debug: File target/emu/pccdu/emul/emul_build_soc_status.log has no matches - FAIL
-I- wvrin_parse_emulation.pl: Debug: Match found 0 out of 2 line and return=1 - FAIL
-I- wvrin_parse_emulation.pl: Error: String "INFO: CHECK_VELOCE PASSED" is not found inside target/emu/pccdu/emul/emul_build_soc_status.log
-V- wvrin_parse_emulation.pl: --------------------------------------
-V- wvrin_parse_emulation.pl:    Define CHECK_VELOCE.log file
-V- wvrin_parse_emulation.pl: --------------------------------------
-V- wvrin_parse_emulation.pl: Debug: emullog=CHECK_VELOCE.log
-V- wvrin_parse_emulation.pl: --------------------------------------
-V- wvrin_parse_emulation.pl:    Locate CHECK_VELOCE.log file
-V- wvrin_parse_emulation.pl: --------------------------------------
-I- wvrin_parse_emulation.pl: Error: Emulation log file target/emu/pccdu/emul/CHECK_VELOCE.log not exists
-V- wvrin_parse_emulation.pl: --------------------------------------
-V- wvrin_parse_emulation.pl:    Verification code
-V- wvrin_parse_emulation.pl: --------------------------------------
-I- wvrin_parse_emulation.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_emulation.pl: ################################ END OF Rule: 6.321.a #################################
-I- wvrin_parse_emulation.pl: 

-I- wvrin_parse_emulation.pl: ################################ Rule: 6.95.e ##################################
------------------------------------------------------------------------------------------------------
#      Category: Emulation/FPGA                                     #
#          Name: 6.95.e                                             #
#          Rule: UPF and related collaterals must pass Zebu emulation checks #
#       Rule ID: 533                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,SubSystem,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Search for effm_status.log: ./tools/emul/effm_status.log
                 Search for message CHECK_ZSE PASSED in effm_status.log
                 Search for message CHECK_ZSE_UPF PASSED in effm_status.log
                 
                 Override key for effm status log file = effmstatuslog

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_emulation.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_emulation.pl: ################################ END OF Rule: 6.95.e ##################################
-I- wvrin_parse_emulation.pl: 

-I- wvrin_parse_emulation.pl: ################################ Rule: 6.97.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: Emulation/FPGA                                     #
#          Name: 6.97.a                                             #
#          Rule: Ensure that Emulation-FPGA specific FW (applicable to IP with microcontrollers) version is validated and in sync with released RTL #
#       Rule ID: 421                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,Core/Atom,GFX/IMG,SIP to Inway,SubSystem,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual Check.

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_emulation.pl: ################################ END OF Rule: 6.97.a ##################################-I- wvrin_parse_emulation.pl: 

-I- wvrin_parse_emulation.pl: ################################ Rule: 6.95.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: Emulation/FPGA                                     #
#          Name: 6.95.a                                             #
#          Rule: RTL, UPF and related collaterals must pass Zebu Emulation Checks,  #
#       Rule ID: 530                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,SubSystem,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Search for "emul_build_soc_status.log": <IP_ROOT>/tools/emul/emul_build_soc_status.log
                 Search for message "CHECK_ZSE PASSED" in emul_build_soc_status.log
                 <IP_ROOT>/tools/emul/CHECK_ZSE.log
                 Search for "CHECK_ZSE.log": <IP_ROOT>/tools/emul/CHECK_ZSE.log
                 Search for message "return status 0" in CHECK_SZE.log
                 
                 Override key for CHECK_ZSE log = emulzselog
                 Override key for Emulation directory = emuldir
                 Override key for Emulation log = emullog

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_emulation.pl: Info: Checking the existence of emul_build_soc_status.log file(emullog) under emuldir and message "CHECK_ZSE PASSED" must present inside the log.
-V- wvrin_parse_emulation.pl: --------------------------------------
-V- wvrin_parse_emulation.pl:    Define Emulation log directory
-V- wvrin_parse_emulation.pl: --------------------------------------
-I- wvrin_parse_emulation.pl: Debug: emuldir=target/emu/pccdu/emul
-V- wvrin_parse_emulation.pl: --------------------------------------
-V- wvrin_parse_emulation.pl:    Define Emulation log file
-V- wvrin_parse_emulation.pl: --------------------------------------
-I- wvrin_parse_emulation.pl: Debug: Emulation log file defined=emul_build_soc_status.log
-V- wvrin_parse_emulation.pl: --------------------------------------
-V- wvrin_parse_emulation.pl:    Locate Emulation log file
-V- wvrin_parse_emulation.pl: --------------------------------------
-I- wvrin_parse_emulation.pl: Info: Starting point for 'target/emu/pccdu/emul' after search path=./target/emu/pccdu/emul
-I- wvrin_parse_emulation.pl: Debug: Count = 1 is exactly 1 - PASS
-I- wvrin_parse_emulation.pl: Debug: File ./target/emu/pccdu/emul/emul_build_soc_status.log exists
-V- wvrin_parse_emulation.pl: --------------------------------------
-V- wvrin_parse_emulation.pl:    Search for 'CHECK_ZSE PASSED' inside log file
-V- wvrin_parse_emulation.pl: --------------------------------------
-I- wvrin_parse_emulation.pl: Debug: File ./target/emu/pccdu/emul/emul_build_soc_status.log has no matches - FAIL
-I- wvrin_parse_emulation.pl: Debug: Match found 0 out of 2 line and return=1 - FAIL
-I- wvrin_parse_emulation.pl: Error: String "INFO: CHECK_ZSE PASSED" is not found inside ./target/emu/pccdu/emul/emul_build_soc_status.log
-I- wvrin_parse_emulation.pl: Info: Checking the existence of CHECK_ZSE.log file (emulzselog) under emuldir and message "return status 0" must present inside the log.
-V- wvrin_parse_emulation.pl: --------------------------------------
-V- wvrin_parse_emulation.pl:    Define CHECK_ZSE log file
-V- wvrin_parse_emulation.pl: --------------------------------------
-I- wvrin_parse_emulation.pl: Debug: CHECK_ZSE log file defined=CHECK_ZSE.log
-V- wvrin_parse_emulation.pl: --------------------------------------
-V- wvrin_parse_emulation.pl:    Locate CHECK_ZSE log file
-V- wvrin_parse_emulation.pl: --------------------------------------
-I- wvrin_parse_emulation.pl: Info: Starting point for 'target/emu/pccdu/emul' after search path=./target/emu/pccdu/emul
-I- wvrin_parse_emulation.pl: Debug: Emulation log file found=./target/emu/pccdu/emul/CHECK_ZSE.log
-I- wvrin_parse_emulation.pl: Debug: Count = 1 is exactly 1 - PASS
-I- wvrin_parse_emulation.pl: Debug: File ./target/emu/pccdu/emul/CHECK_ZSE.log exists
-V- wvrin_parse_emulation.pl: --------------------------------------
-V- wvrin_parse_emulation.pl:    Search for 'return status 0' inside log file
-V- wvrin_parse_emulation.pl: --------------------------------------
-I- wvrin_parse_emulation.pl: Debug: Found '^\s*return\s+status\s+0\s*$' on line 1 in file './target/emu/pccdu/emul/CHECK_ZSE.log'
-I- wvrin_parse_emulation.pl: Debug: File ./target/emu/pccdu/emul/CHECK_ZSE.log has at least 1 match - PASS
-I- wvrin_parse_emulation.pl: Debug: Match found 1 out of 1 line and return=0 - PASS
-V- wvrin_parse_emulation.pl: --------------------------------------
-V- wvrin_parse_emulation.pl:    Verification code
-V- wvrin_parse_emulation.pl: --------------------------------------
-I- wvrin_parse_emulation.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_emulation.pl: ################################ END OF Rule: 6.95.a ##################################
-I- wvrin_parse_emulation.pl: 

-I- wvrin_parse_crossfire.pl: Legacy file: /p/hdk/rtl/proj_tools/zircon/master/2.08.00/data/zirconQA_legacy.soft_ip.2.08.00_hdk.dat
-V- wvrin_parse_crossfire.pl: Reading override data file at tools/zirconqa/inputs/pccdu_override_2.08.00.dat
-I- wvrin_parse_acelint.pl: Legacy file: /p/hdk/rtl/proj_tools/zircon/master/2.08.00/data/zirconQA_legacy.soft_ip.2.08.00_hdk.dat
-V- wvrin_parse_acelint.pl: Reading override data file at tools/zirconqa/inputs/pccdu_override_2.08.00.dat
-I- wvrin_parse_acelint.pl: ################################ Rule: 1.360.b #################################
---------------------------------------------------------------------------------------------------
#      Category: Build & Run                                        #
#          Name: 1.360.b                                            #
#          Rule: Emulation RTL must pass basic health tests using VCS Simulation #
#       Rule ID: 565                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,SubSystem,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Expected macros: INTEL_EMULATION, INTEL_SIMONLY (equivalent to VCS, used to protect UPF package so must be present), INTEL_NO_PWR_PINS (only if doing power-aware Emulation), INTEL_INST_ON
                 Disallowed macros: INTEL_NO_PWR_PINS (if NOT doing power-aware Emulation), INTEL_FPGA, INTEL_DC

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_acelint.pl: ################################ END OF Rule: 1.360.b #################################
-I- wvrin_parse_acelint.pl: 

-I- wvrin_parse_acelint.pl: ################################ Rule: 15.9.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: Review                                             #
#          Name: 15.9.a                                             #
#          Rule: IP defined Tool versions are compared against the SoC's versions #
#       Rule ID: 89                                                 #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: HDK IPs:
                 Locate SOC toolfile.dat
                 Generate IP tool file using DATGEN utility.
                 Verify all tool versions defined by SOC are define by IP
                 Override key for SOC toolfile.dat path = soctoolfilepath
                 Override key for IP toolfile.dat path = iptoolfilepath
                 Override key for IP dut name = dutname
                 Override key for IP WARD = ward
                 
                 Non-HDK IPs:
                 Locate SOC toolfile.dat
                 Locate IP toolfile.dat for the correct configuration
                 Search path:
                 scripts/toolfile.dat
                 scripts/toolfile.proj.<project>.dat
                 Override
                 Verify all tool versions defined by SOC are define by IP
                 Override key for SOC toolfile.dat path = soctoolfilepath
                 Override key for IP toolfile.dat path = iptoolfilepath
                 Override key for IP dut name = dutname

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_acelint.pl: Info: Checking for Tool versions used in IP are required as per SOC POR.
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Locate the SoC tool version file
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Project: hdk, socTF=/p/hdk/rtl/proj_data/shdk74/fe_data/dat_files/tfm_0p5_chassis.dat
-I- wvrin_parse_acelint.pl: Debug: File /p/hdk/rtl/proj_data/shdk74/fe_data/dat_files/tfm_0p5_chassis.dat was found - PASS
-E- wvrin_parse_acelint.pl: Error: SOC toolfile path /p/hdk/rtl/proj_data/shdk74/fe_data/dat_files/tfm_0p5_chassis.dat is not from recommended /p/hdk/rtl/proj_tools/toolfiles/Published area
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    soctoolfile path must be from SOC recommended area
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_acelint.pl: ################################ END OF Rule: 15.9.a ##################################
-I- wvrin_parse_acelint.pl: 

-I- wvrin_parse_acelint.pl: ################################ Rule: 19.180.a ################################
------------------------------------------------------------------------------------------------
#      Category: Simulation                                         #
#          Name: 19.180.a                                           #
#          Rule: Required ACE libraries are exported                #
#       Rule ID: 108                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,GFX/IMG,Super HIP                              #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: The [alias].udf, [alias]_hdl.udf, [alias]_integ.udf and [alias]_local_ivars.udf file must exist somewhere under the 'ace' directory
                 The export libs must include [alias]_rtl_lib and [alias]_ti_lib.
                 All dependent libraries must be exported.
                 Override key for ACE directory = acedir
                 Override key for ACE UDF files = aceudffiles
                 Override key for ACE UDF model = aceudfmodel
                 Override key for ACE export exception libaries = aceexpexclibs
                 Override key for ACE RTL export libraries = acertlexplibs

------------------------------------------------------------------------------------------------
-I- wvrin_parse_acelint.pl: Info: Checking the re-usability aspects of IP ACE Setup. Currently checking for the presence of 4 mandatory ACE UDF Files ([alias].udf, [alias]_hdl.udf, [alias]_integ.udf and [alias]_local_ivars.udf) and dependent library must be exported
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Define ACE directory
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl: Debug: ACE directory=cfg
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Locate ACE UDF files
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Info: Starting point for 'cfg' after search path=./cfg
-V- wvrin_parse_acelint.pl: Debug: ACE UDF files = ./cfg/globalclk.udf ./cfg/globalclk_hdl.udf ./cfg/globalclk_local_ivars.udf
-V- wvrin_parse_acelint.pl: Debug: Expected UDF files = ^globalclk_hdl\.udf$ ^globalclk_local_ivars\.udf$ ^globalclk\.udf$
-V- wvrin_parse_acelint.pl: Debug: Expected item count = 3
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    The correct number of ACE files must exist
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Count = 3 is exactly 3 - PASS
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Eval the UDF files
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl: Adding /p/hdk/rtl/proj_tools/ace/2.01.09/lib to INC list
-V- wvrin_parse_acelint.pl: Adding cfg to INC list
-V- wvrin_parse_acelint.pl: Adding cfg/ace to INC list
-V- wvrin_parse_acelint.pl: Adding cfg/stages to INC list
-V- wvrin_parse_acelint.pl: Evaluating files ./cfg/globalclk.udf ./cfg/globalclk_hdl.udf ./cfg/globalclk_local_ivars.udf
Evaluating file ./cfg/globalclk.udf
The eval returned ''
Evaluating file ./cfg/globalclk_hdl.udf
The eval returned ''
Evaluating file ./cfg/globalclk_local_ivars.udf
The eval returned ''
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Find the ACE project name
-V- wvrin_parse_acelint.pl: --------------------------------------
Found UDF project 'globalclk' in file './cfg/globalclk_local_ivars.udf'
-V- wvrin_parse_acelint.pl: Debug: Extracted ACE project = globalclk
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Find the ACE model name
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl: Debug: User defined model = pccdu
-V- wvrin_parse_acelint.pl: Debug: Final ACE model = pccdu
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Make sure the ACE model is legal
-V- wvrin_parse_acelint.pl: --------------------------------------
Found legal UDF library 'CTECH_EXP_v_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'CTECH_v_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_clkdist_clkmux_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_clkdist_mux_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_clkdist_repeater_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_clkreqaggr_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_clkreqaggr_tb_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_divsync_gen_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_globalclk_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_mesh_clkdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_pccdu_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_pccdu_tb_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_pclkdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_psocclkdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_psocsyncdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_psyncdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_psyncdist_tb_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_rcb_lcb_ph1_collage_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_rcb_lcb_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_rcb_ph1_collage_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_refclkdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_refclkdist_tb_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'clkdist_clkmux' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'clkdist_mux' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'clkdist_repeater' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'clkreqaggr' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'divsync_gen' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'globalclk' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'mesh_clkdist' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'pccdu' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'pclkdist' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'psocclkdist' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'psocsyncdist' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'psyncdist' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'rcb_lcb' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'refclkdist' in file './cfg/globalclk_hdl.udf'
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Verify there is at least 1 export library
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl: Debug: Required exported library are: ^gclk_pccdu_rtl_lib$
-I- wvrin_parse_acelint.pl: Debug: Count = 1 is greater than or equal to min of 1 - PASS
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Define ACE export libraries
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Check dependent libraries
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl: Debug: Model = pccdu
ACE UDF model pccdu is legal
-V- wvrin_parse_acelint.pl: Debug: Project = globalclk
Found export of 'gclk_pccdu_rtl_lib' for project 'globalclk' model 'pccdu in file './cfg/globalclk_hdl.udf'
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Verify required library are exported
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl: Debug: Expected libs=^gclk_pccdu_rtl_lib$
-V- wvrin_parse_acelint.pl: Debug: Exported libs=gclk_pccdu_rtl_lib
-I- wvrin_parse_acelint.pl: Debug: Found gclk_pccdu_rtl_lib (via pattern ^gclk_pccdu_rtl_lib$)
Debug: Found 1 out of 1 items
-I- wvrin_parse_acelint.pl: Debug: All 1 items found - PASS
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Validation code
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_acelint.pl: ################################ END OF Rule: 19.180.a ################################
-I- wvrin_parse_acelint.pl: 

-I- wvrin_parse_acelint.pl: ################################ Rule: 1.14.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: Build & Run                                        #
#          Name: 1.14.a                                             #
#          Rule: ACE VCS compilation must be clean                  #
#       Rule ID: 103                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SubSystem,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Locate the VCS log file
                 Make sure the log file exists
                 Make sure the log file contains 'export SYNOPSYS_SIM_SETUP'
                 Make sure the log file does not contain FAIL or EXIT
                 Override key for VCS directory = rtlrptdir
                 Override key for VCS log file = acevcslogfile

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_acelint.pl: Info: Ensure out-of-box sanity compilation not broken due to missing files or setup. Ensure compilation is clean before the IP release.
-I- wvrin_parse_acelint.pl: Requirement: VCS log file exists with correct content 'export SYNOPSYS_SIM_SETUP'. 'FAIL' or 'Error' should not exist in the content.
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Locate VCS log file
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: dirList=target/log
-I- wvrin_parse_acelint.pl: Debug: extList=elab_pccdu.log
-I- wvrin_parse_acelint.pl: Info: Starting point for 'target/log' after search path=./target/log
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    There must be at least 1 VCS log file
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: VCS log file = ./target/log/globalclk.bman.globalclk.msv_vcs.msv_elab_pccdu.log ./target/log/globalclk.bman.globalclk.vcs.elab_pccdu.log
-I- wvrin_parse_acelint.pl: Debug: Count = 2 is greater than or equal to min of 1 - PASS
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Check strings in VCS log file
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl: Positive check - MUST HAVE
Debug: Searching file ./target/log/globalclk.bman.globalclk.msv_vcs.msv_elab_pccdu.log
Debug: Found expr '\bexport\s+SYNOPSYS_SIM_SETUP\b' on line 31 of file './target/log/globalclk.bman.globalclk.msv_vcs.msv_elab_pccdu.log'
Debug: Searching file ./target/log/globalclk.bman.globalclk.vcs.elab_pccdu.log
Debug: Found expr '\bexport\s+SYNOPSYS_SIM_SETUP\b' on line 35 of file './target/log/globalclk.bman.globalclk.vcs.elab_pccdu.log'
-I- wvrin_parse_acelint.pl: Debug: Found '\bexport\s+SYNOPSYS_SIM_SETUP\b' at least once - PASS
-V- wvrin_parse_acelint.pl: Negative check - MUST NOT HAVE
Debug: Searching file ./target/log/globalclk.bman.globalclk.msv_vcs.msv_elab_pccdu.log
Debug: Searching file ./target/log/globalclk.bman.globalclk.vcs.elab_pccdu.log
-I- wvrin_parse_acelint.pl: Debug: Did not find '\bFAIL\b' even once - PASS
Debug: Searching file ./target/log/globalclk.bman.globalclk.msv_vcs.msv_elab_pccdu.log
Debug: Searching file ./target/log/globalclk.bman.globalclk.vcs.elab_pccdu.log
-I- wvrin_parse_acelint.pl: Debug: Did not find '\bgmake(\[\d+\])?:.*Error\b' even once - PASS
Debug: Searching file ./target/log/globalclk.bman.globalclk.msv_vcs.msv_elab_pccdu.log
Debug: Searching file ./target/log/globalclk.bman.globalclk.vcs.elab_pccdu.log
-I- wvrin_parse_acelint.pl: Debug: Did not find '^\s*Error\b' even once - PASS
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Verification code
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_acelint.pl: ################################ END OF Rule: 1.14.a ##################################
-I- wvrin_parse_acelint.pl: 

-I- wvrin_parse_acelint.pl: ################################ Rule: 1.10.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: Build & Run                                        #
#          Name: 1.10.a                                             #
#          Rule: ACE required libraries must exist                  #
#       Rule ID: 53                                                 #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,Super HIP      #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: The [alias].udf, [alias]_hdl.udf, [alias]_integ.udf and [alias]_local_ivars.udf file must exist somewhere under the 'ace' directory
                 The export libs should be only [alias]_rtl_lib and [alias]_ti_lib.
                 Override key for ACE directory = acedir
                 Override key for ACE UDF files = aceudffiles
                 Override key for ACE UDF model = aceudfmodel
                 Override key for ACE RTL export libraries = acertlexplibs

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_acelint.pl: Info: Checking the re-usability aspects of IP ACE Setup and the presence of 4 mandatory ACE UDF Files as per ACEMWG Group recommendation. SoC ACE model should export 'RTL' and 'TI' libraries.
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Define ACE directory
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: ACE directory=cfg
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Locate ACE UDF files
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Info: Starting point for 'cfg' after search path=./cfg
-I- wvrin_parse_acelint.pl: Debug: ACE UDF files = ./cfg/globalclk.udf ./cfg/globalclk_hdl.udf ./cfg/globalclk_local_ivars.udf
-I- wvrin_parse_acelint.pl: Debug: Expected UDF files = ^globalclk_hdl\.udf$ ^globalclk_local_ivars\.udf$ ^globalclk\.udf$
-I- wvrin_parse_acelint.pl: Debug: Expected item count = 3
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    The correct number of ACE files must exist
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Count = 3 is exactly 3 - PASS
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Eval the UDF files
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl: Adding /p/hdk/rtl/proj_tools/ace/2.01.09/lib to INC list
-V- wvrin_parse_acelint.pl: Adding cfg to INC list
-V- wvrin_parse_acelint.pl: Adding cfg/ace to INC list
-V- wvrin_parse_acelint.pl: Adding cfg/stages to INC list
-V- wvrin_parse_acelint.pl: Evaluating files ./cfg/globalclk.udf ./cfg/globalclk_hdl.udf ./cfg/globalclk_local_ivars.udf
Evaluating file ./cfg/globalclk.udf
The eval returned ''
Evaluating file ./cfg/globalclk_hdl.udf
The eval returned ''
Evaluating file ./cfg/globalclk_local_ivars.udf
The eval returned ''
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Find the ACE project name
-V- wvrin_parse_acelint.pl: --------------------------------------
Found UDF project 'globalclk' in file './cfg/globalclk_local_ivars.udf'
-I- wvrin_parse_acelint.pl: Debug: Extracted ACE project = globalclk
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Find the ACE model name
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Final ACE model = pccdu
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Make sure the ACE model is legal
-V- wvrin_parse_acelint.pl: --------------------------------------
Found legal UDF library 'CTECH_EXP_v_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'CTECH_v_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_clkdist_clkmux_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_clkdist_mux_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_clkdist_repeater_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_clkreqaggr_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_clkreqaggr_tb_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_divsync_gen_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_globalclk_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_mesh_clkdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_pccdu_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_pccdu_tb_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_pclkdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_psocclkdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_psocsyncdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_psyncdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_psyncdist_tb_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_rcb_lcb_ph1_collage_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_rcb_lcb_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_rcb_ph1_collage_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_refclkdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_refclkdist_tb_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'clkdist_clkmux' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'clkdist_mux' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'clkdist_repeater' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'clkreqaggr' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'divsync_gen' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'globalclk' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'mesh_clkdist' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'pccdu' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'pclkdist' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'psocclkdist' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'psocsyncdist' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'psyncdist' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'rcb_lcb' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'refclkdist' in file './cfg/globalclk_hdl.udf'
-I- wvrin_parse_acelint.pl: Debug: Legal UDF models=clkdist_clkmux clkdist_mux clkdist_repeater clkreqaggr divsync_gen globalclk mesh_clkdist pccdu pclkdist psocclkdist psocsyncdist psyncdist rcb_lcb refclkdist
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Verify there is at least 1 export library defined
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Required exported library are: ^gclk_pccdu_rtl_lib$
-I- wvrin_parse_acelint.pl: Debug: Count = 1 is greater than or equal to min of 1 - PASS
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Define ACE export libraries
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Check dependent libraries
-V- wvrin_parse_acelint.pl: --------------------------------------
ACE UDF model pccdu is legal
Found export of 'gclk_pccdu_rtl_lib' for project 'globalclk' model 'pccdu in file './cfg/globalclk_hdl.udf'
-I- wvrin_parse_acelint.pl: Debug: Found exported libraries are: gclk_pccdu_rtl_lib
-I- wvrin_parse_acelint.pl: Debug: Export libraries=gclk_pccdu_rtl_lib
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Verify the required libraries are found
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Found gclk_pccdu_rtl_lib (via pattern ^gclk_pccdu_rtl_lib$)
Debug: Found 1 out of 1 items
-I- wvrin_parse_acelint.pl: Debug: All 1 items found - PASS
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Validation code
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_acelint.pl: ################################ END OF Rule: 1.10.a ##################################
-I- wvrin_parse_acelint.pl: 

-I- wvrin_parse_acelint.pl: ################################ Rule: 1.361.a #################################
---------------------------------------------------------------------------------------------------
#      Category: Build & Run                                        #
#          Name: 1.361.a                                            #
#          Rule: FPGA RTL  must pass VCS Compile (including Elaboration) #
#       Rule ID: 555                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,SubSystem,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Locate the VCS log file
                 Make sure the log file exists & contains 'export SYNOPSYS_SIM_SETUP'
                 Make sure the log file does not contain FAIL or EXIT
                 VCS directory: rtlrptdir
                 VCS log file: acefpgavcslogfile
                 Override key for Ace VCS FPGA log file = acefpgavcslogfile

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_acelint.pl: ################################ END OF Rule: 1.361.a #################################
-I- wvrin_parse_acelint.pl: 

-I- wvrin_parse_acelint.pl: ################################ Rule: 15.8.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: Review                                             #
#          Name: 15.8.a                                             #
#          Rule: IP defined BFM and Environment versions are compared against the SoC's version #
#       Rule ID: 90                                                 #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Core/Atom,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Locate SOC toolfile.dat
                 Locate IP toolfile.dat for the correct configuration
                 Search path:
                 scripts/toolfile.dat
                 scripts/toolfile.proj.<project>.dat
                 Override
                 Verify all BFM versions defined by SOC are define by IP
                 Override key for SOC toolfile.dat path = soctoolfilepath
                 Override key for IP toolfile.dat path = iptoolfilepath

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_acelint.pl: Info: Checking for BFM versions used in IP are required as per SOC POR.
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Define SOC tool file
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: socTF=/p/hdk/rtl/proj_data/shdk74/fe_data/dat_files/tfm_0p5_chassis.dat
-I- wvrin_parse_acelint.pl: Debug: File /p/hdk/rtl/proj_data/shdk74/fe_data/dat_files/tfm_0p5_chassis.dat was found - PASS
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Define IP tool file
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: ipTF=scripts/toolfile.dat
-I- wvrin_parse_acelint.pl: Debug: File scripts/toolfile.dat was found - PASS
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Compare environment variable values
-V- wvrin_parse_acelint.pl: --------------------------------------
Debug: Found AUX-VERSION for tool=Chef/FlowDigest ver=master/v14ww38a
Debug: Found AUX-VERSION for tool=FlowDigest ver=master/v14ww38a
Debug: Found AUX-VERSION for tool=Specman ver=12.20.006-s-Build174
Debug: Found AUX-VERSION for tool=ace ver=v14ww51a
Debug: Found AUX-VERSION for tool=ace_utils ver=v14ww41a
Debug: Found AUX-VERSION for tool=baseline_tools ver=shdk74/15.04.37_buildman_0p5_p1
Debug: Found AUX-VERSION for tool=baseline_tools ver=15.04.33_buildman
Debug: Found AUX-VERSION for tool=baseline_tools ver=shdk74/15.04.33_buildman
Debug: Found AUX-VERSION for tool=baseline_tools ver=15.04.31_buildman
Debug: Found AUX-VERSION for tool=baseline_tools ver=shdk74/15.04.31_buildman
Debug: Found AUX-VERSION for tool=baseline_tools ver=15.04.30_buildman
Debug: Found AUX-VERSION for tool=baseline_tools ver=shdk74/15.04.30_buildman
Debug: Found AUX-VERSION for tool=baseline_tools ver=15.04.28_buildman
Debug: Found AUX-VERSION for tool=baseline_tools ver=shdk74/15.04.28_buildman
Debug: Found AUX-VERSION for tool=baseline_tools ver=15.04.22_buildman
Debug: Found AUX-VERSION for tool=baseline_tools ver=shdk74/15.04.22_buildman
Debug: Found AUX-VERSION for tool=baseline_tools ver=15.04.20_buildman
Debug: Found AUX-VERSION for tool=baseline_tools ver=shdk74/15.04.20_buildman
Debug: Found AUX-VERSION for tool=baseline_tools ver=15.04.16_buildman
Debug: Found AUX-VERSION for tool=baseline_tools ver=shdk74/15.04.16_buildman
Debug: Found AUX-VERSION for tool=buildman ver=master/1.00.00.beta15
Debug: Found AUX-VERSION for tool=buildman ver=master/1.00.00.beta14.p1
Debug: Found AUX-VERSION for tool=buildman ver=master/1.00.00.beta14
Debug: Found AUX-VERSION for tool=buildman ver=master/1.00.00.beta13
Debug: Found AUX-VERSION for tool=buildman ver=master/1.00.00.beta12
Debug: Found AUX-VERSION for tool=buildman/flowbee ver=master/2.00.00.beta17
Debug: Found AUX-VERSION for tool=buildman/flowbee ver=master/2.00.00.beta16
Debug: Found AUX-VERSION for tool=buildman/flowbee ver=master/2.00.00.beta14
Debug: Found AUX-VERSION for tool=buildman/flowbee ver=master/2.00.00.beta15
Debug: Found AUX-VERSION for tool=buildman/flowbee/flowdigest ver=master/v14ww38a
Debug: Found AUX-VERSION for tool=buildman/flowbee/onecfg ver=master/2.00.00.beta16
Debug: Found AUX-VERSION for tool=buildman/flowbee/onecfg ver=master/2.00.00.beta15
Debug: Found AUX-VERSION for tool=buildman/flowbee/onecfg ver=master/2.00.00.beta13
Debug: Found AUX-VERSION for tool=buildman/flowbee/onecfg ver=master/2.00.00.beta14
Debug: Found AUX-VERSION for tool=chassis ver=2.8
Debug: Found AUX-VERSION for tool=chassis ver=2.7.5
Debug: Found AUX-VERSION for tool=chef/FlowDigest ver=master/v14ww38a
Debug: Found AUX-VERSION for tool=collage ver=2.8
Debug: Found AUX-VERSION for tool=collage ver=2.7.5
Debug: Found AUX-VERSION for tool=collage/chassis ver=2.8
Debug: Found AUX-VERSION for tool=collage/chassis ver=2.7.5
Debug: Found AUX-VERSION for tool=collage/collage_utils ver=15.03.06
Debug: Found AUX-VERSION for tool=collage/collage_utils ver=15.03.05
Debug: Found AUX-VERSION for tool=collage/coretools ver=K-2015.06-SP2-A1
Debug: Found AUX-VERSION for tool=collage/coretools ver=K-2015.06-SP1-1
Debug: Found AUX-VERSION for tool=collage/coretools ver=J-2014.12-SP1-1
Debug: Found AUX-VERSION for tool=collage_utils ver=15.03.06
Debug: Found AUX-VERSION for tool=collage_utils ver=15.03.05
Debug: Found AUX-VERSION for tool=coretools ver=K-2015.06-SP2-A1
Debug: Found AUX-VERSION for tool=coretools ver=K-2015.06-SP1-1
Debug: Found AUX-VERSION for tool=coretools ver=J-2014.12-SP1-1
Debug: Found AUX-VERSION for tool=crgen ver=v15ww47a
Debug: Found AUX-VERSION for tool=crgen ver=v15ww40b
Debug: Found AUX-VERSION for tool=crgen ver=v15ww44a
Debug: Found AUX-VERSION for tool=crgen/FlowDigest ver=master/v14ww38a
Debug: Found AUX-VERSION for tool=crgen/flowdigest ver=master/v14ww38a
Debug: Found AUX-VERSION for tool=crif_merge ver=v15ww27a
Debug: Found AUX-VERSION for tool=ctech ver=v15ww43c
Debug: Found AUX-VERSION for tool=ctetools/flowdigest ver=master/v14ww38a
Debug: Found AUX-VERSION for tool=emubuild ver=2.2.4
Debug: Found AUX-VERSION for tool=emubuild ver=2.2.2
Debug: Found AUX-VERSION for tool=febe_sdg_configs ver=15.04.33_buildman
Debug: Found AUX-VERSION for tool=febe_sdg_configs ver=15.04.31_buildman
Debug: Found AUX-VERSION for tool=febe_sdg_configs ver=15.04.30_buildman
Debug: Found AUX-VERSION for tool=febe_sdg_configs ver=15.04.28_buildman
Debug: Found AUX-VERSION for tool=febe_sdg_configs ver=15.04.22_buildman
Debug: Found AUX-VERSION for tool=febe_sdg_configs ver=15.04.20_buildman
Debug: Found AUX-VERSION for tool=febe_sdg_configs ver=15.04.16_buildman
Debug: Found AUX-VERSION for tool=flowbee/flowdigest ver=master/v14ww38a
Debug: Found AUX-VERSION for tool=flowbee_buildman ver=master/2.00.00.beta17
Debug: Found AUX-VERSION for tool=flowbee_buildman ver=master/2.00.00.beta16
Debug: Found AUX-VERSION for tool=flowbee_buildman ver=master/2.00.00.beta14
Debug: Found AUX-VERSION for tool=flowbee_buildman ver=master/2.00.00.beta15
Debug: Found AUX-VERSION for tool=flowbee_buildman/flowdigest ver=master/v14ww38a
Debug: Found AUX-VERSION for tool=flowbee_buildman/onecfg ver=master/2.00.00.beta16
Debug: Found AUX-VERSION for tool=flowbee_buildman/onecfg ver=master/2.00.00.beta15
Debug: Found AUX-VERSION for tool=flowbee_buildman/onecfg ver=master/2.00.00.beta13
Debug: Found AUX-VERSION for tool=flowbee_buildman/onecfg ver=master/2.00.00.beta14
Debug: Found AUX-VERSION for tool=flowdigest ver=master/v14ww38a
Debug: Found AUX-VERSION for tool=foxsim_asm ver=v13ww31a_10nm
Debug: Found AUX-VERSION for tool=foxsim_asm/flowdigest ver=master/v14ww38a
Debug: Found AUX-VERSION for tool=fuseclassgen ver=2.1.14
Debug: Found AUX-VERSION for tool=fusemerge ver=2.1.14
Debug: Found AUX-VERSION for tool=git ver=14.35.0
Debug: Found AUX-VERSION for tool=gitk ver=14.35.0
Debug: Found AUX-VERSION for tool=iasm ver=v9.1
Debug: Found AUX-VERSION for tool=ipconfig/baseline_tools ver=shdk74/15.04.37_buildman_0p5_p1
Debug: Found AUX-VERSION for tool=ipconfig/baseline_tools ver=15.04.33_buildman
Debug: Found AUX-VERSION for tool=ipconfig/baseline_tools ver=shdk74/15.04.33_buildman
Debug: Found AUX-VERSION for tool=ipconfig/baseline_tools ver=15.04.31_buildman
Debug: Found AUX-VERSION for tool=ipconfig/baseline_tools ver=shdk74/15.04.31_buildman
Debug: Found AUX-VERSION for tool=ipconfig/baseline_tools ver=15.04.30_buildman
Debug: Found AUX-VERSION for tool=ipconfig/baseline_tools ver=shdk74/15.04.30_buildman
Debug: Found AUX-VERSION for tool=ipconfig/baseline_tools ver=15.04.28_buildman
Debug: Found AUX-VERSION for tool=ipconfig/baseline_tools ver=shdk74/15.04.28_buildman
Debug: Found AUX-VERSION for tool=ipconfig/baseline_tools ver=15.04.22_buildman
Debug: Found AUX-VERSION for tool=ipconfig/baseline_tools ver=shdk74/15.04.22_buildman
Debug: Found AUX-VERSION for tool=ipconfig/baseline_tools ver=15.04.20_buildman
Debug: Found AUX-VERSION for tool=ipconfig/baseline_tools ver=shdk74/15.04.20_buildman
Debug: Found AUX-VERSION for tool=ipconfig/baseline_tools ver=15.04.16_buildman
Debug: Found AUX-VERSION for tool=ipconfig/baseline_tools ver=shdk74/15.04.16_buildman
Debug: Found AUX-VERSION for tool=ipconfig/ctech ver=v15ww43c
Debug: Found AUX-VERSION for tool=ipconfig/ctech_exp ver=ctech_exp_sdg_v15ww45b
Debug: Found AUX-VERSION for tool=ipconfig/ctech_exp ver=ctech_exp_sdg_v15ww41d
Debug: Found AUX-VERSION for tool=ipconfig/sdg_ctech ver=15.02.22
Debug: Found AUX-VERSION for tool=iptooldataextras ver=15.03.02
Debug: Found AUX-VERSION for tool=jem ver=16.1.2_64
Debug: Found AUX-VERSION for tool=jem ver=16.1.1_64
Debug: Found AUX-VERSION for tool=lacquer ver=v15ww23a
Debug: Found AUX-VERSION for tool=legacy_ace ver=2.01.34.02
Debug: Found AUX-VERSION for tool=lintra ver=14.4p27_shOpt64
Debug: Found AUX-VERSION for tool=lintra ver=14.4p22_shOpt64
Debug: Found AUX-VERSION for tool=lintra ver=14.4p9_shOpt64
Debug: Found AUX-VERSION for tool=lintra ver=14.4p10_shOpt64
Debug: Found AUX-VERSION for tool=lintra ver=14.4p11_shOpt64
Debug: Found AUX-VERSION for tool=lintra ver=14.4p12_shOpt64
Debug: Found AUX-VERSION for tool=lintra ver=14.4p13_shOpt64
Debug: Found AUX-VERSION for tool=magillem ver=5.7.3.9
Debug: Found AUX-VERSION for tool=msv_mirror ver=v15ww20b
Debug: Found AUX-VERSION for tool=msv_mirror ver=15.03.05_delay
Debug: Found AUX-VERSION for tool=nebulon ver=d15ww42.5
Debug: Found AUX-VERSION for tool=nebulon ver=d15ww40.6
Debug: Found AUX-VERSION for tool=nebulon/magillem ver=5.7.3.9
Debug: Found AUX-VERSION for tool=nebulon/nebulon_data ver=16.01.06_all_agents
Debug: Found AUX-VERSION for tool=nebulon/nebulon_data ver=16.01.05_all_agents
Debug: Found AUX-VERSION for tool=nebulon/nebulon_data ver=16.01.04
Debug: Found AUX-VERSION for tool=nebulon/nebulon_data ver=16.01.03
Debug: Found AUX-VERSION for tool=nebulon/nebulon_data ver=15.03.13
Debug: Found AUX-VERSION for tool=nebulon/nebulon_data ver=15.03.08
Debug: Found AUX-VERSION for tool=nebulon/nebulon_data ver=15.03.09
Debug: Found AUX-VERSION for tool=nebulon/nebulon_data ver=15.03.10
Debug: Found AUX-VERSION for tool=nebulon/nebulon_data ver=15.03.11
Debug: Found AUX-VERSION for tool=nebulon_data ver=16.01.06_all_agents
Debug: Found AUX-VERSION for tool=nebulon_data ver=16.01.05_all_agents
Debug: Found AUX-VERSION for tool=nebulon_data ver=16.01.04
Debug: Found AUX-VERSION for tool=nebulon_data ver=16.01.03
Debug: Found AUX-VERSION for tool=nebulon_data ver=15.03.13
Debug: Found AUX-VERSION for tool=nebulon_data ver=15.03.08
Debug: Found AUX-VERSION for tool=nebulon_data ver=15.03.09
Debug: Found AUX-VERSION for tool=nebulon_data ver=15.03.10
Debug: Found AUX-VERSION for tool=nebulon_data ver=15.03.11
Debug: Found AUX-VERSION for tool=pcmake ver=v14ww17a
Debug: Found AUX-VERSION for tool=pcuiogen/flowdigest ver=master/v14ww38a
Debug: Found AUX-VERSION for tool=questaCDC ver=V10.4a
Debug: Found AUX-VERSION for tool=rtltools/flowbee/flowdigest ver=master/v14ww38a
Debug: Found AUX-VERSION for tool=runkismet ver=15.03.06
Debug: Found AUX-VERSION for tool=runkismet ver=15.03.05
Debug: Found AUX-VERSION for tool=runtools ver=1.04.02
Debug: Found AUX-VERSION for tool=runtools ver=1.02.02
Debug: Found AUX-VERSION for tool=runtools ver=1.02.01
Debug: Found AUX-VERSION for tool=sdg_runtools ver=15.02.28
Debug: Found AUX-VERSION for tool=sdg_runtools ver=15.02.20
Debug: Found AUX-VERSION for tool=sdg_runtools ver=15.02.22
Debug: Found AUX-VERSION for tool=sdg_runtools ver=15.02.25
Debug: Found AUX-VERSION for tool=sdg_runtools ver=15.02.27
Debug: Found AUX-VERSION for tool=socfusegen ver=2.1.14
Debug: Found AUX-VERSION for tool=specman ver=12.20.006-s-Build174
Debug: Found AUX-VERSION for tool=spyglass ver=5.5.0.4
Debug: Found AUX-VERSION for tool=spyglass/spyglass_sgdft_methodology ver=1.1.8
Debug: Found AUX-VERSION for tool=srvr10nm_flows ver=15.04.33_buildman
Debug: Found AUX-VERSION for tool=srvr10nm_flows ver=15.04.31_buildman
Debug: Found AUX-VERSION for tool=srvr10nm_flows ver=15.04.30_buildman
Debug: Found AUX-VERSION for tool=srvr10nm_flows ver=15.04.28_buildman
Debug: Found AUX-VERSION for tool=srvr10nm_flows ver=15.04.22_buildman
Debug: Found AUX-VERSION for tool=srvr10nm_flows ver=15.04.20_buildman
Debug: Found AUX-VERSION for tool=srvr10nm_flows ver=15.04.16_buildman
Debug: Found AUX-VERSION for tool=systemc ver=v15ww40a
Debug: Found AUX-VERSION for tool=systemc ver=v15ww37a
Debug: Found AUX-VERSION for tool=upf_config ver=v16ww05a
Debug: Found AUX-VERSION for tool=upf_config ver=v15ww51c
Debug: Found AUX-VERSION for tool=upf_config ver=v15ww40a1
Debug: Found AUX-VERSION for tool=valgrind ver=v15ww25a
Debug: Found AUX-VERSION for tool=vcs ver=J-2014.12-SP3-3
Debug: Found AUX-VERSION for tool=vcs ver=J-2014.12-SP3-2-B-1
Debug: Found AUX-VERSION for tool=vcsmx ver=J-2014.12-SP3-3
Debug: Found AUX-VERSION for tool=vcsmx ver=J-2014.12-SP3-2-B-1
Debug: Found AUX-VERSION for tool=venus/venus_utils ver=v11ww07c
Debug: Found AUX-VERSION for tool=verdi ver=J-2014.12-SP3-1
Debug: Found AUX-VERSION for tool=visaflow ver=4.0.14
Debug: Found AUX-VERSION for tool=visaflow ver=4.0.7
Debug: Found AUX-VERSION for tool=visaflow ver=3.30.01
Debug: Found AUX-VERSION for tool=visaflow ver=3.02.00
Debug: Found AUX-VERSION for tool=visaflow ver=3.30
Debug: Found AUX-VERSION for tool=visaflow ver=4.0
Debug: Found AUX-VERSION for tool=visaflow ver=4.0.7
Debug: Found AUX-VERSION for tool=visait ver=3.10.3
Debug: Found AUX-VERSION for tool=visait ver=3.10
Debug: Found AUX-VERSION for tool=vlog_utils ver=15.03.05
Debug: Found AUX-VERSION for tool=vlog_utils/vcs ver=J-2014.12-SP3-3
Debug: Found AUX-VERSION for tool=vlog_utils/vcs ver=J-2014.12-SP3-2-B-1
Debug: Found AUX-VERSION for tool=xa ver=I-2013.12-SP2-2
Debug: Found AUX-VERSION for tool=xls2rdl ver=2.1.14
Debug: Found AUX-VERSION for tool=zse ver=ZEBU2015.03-1_effm_06182015/
Debug: Found AUX-VERSION for tool=val_tool_contour ver=val_tool_contour-0p5-16ww26a-ver10-0
Debug: Found AUX-VERSION for tool=val_tool_contour ver=val_tool_contour-0p5-16ww25b-ver10-0
Debug: Found AUX-VERSION for tool=val_tool_contour ver=val_tool_contour-0p5-16ww25a-ver10-0
Debug: Found AUX-VERSION for tool=val_tool_contour ver=val_tool_contour-0p5-16ww24e-ver10-0
Debug: Found AUX-VERSION for tool=idi_protocol ver=idi_protocol-srvr10nm-16ww23a-hotfix-16ww25a
Debug: Found AUX-VERSION for tool=idi_protocol ver=idi_protocol-srvr10nm-16ww23a
Debug: Found AUX-VERSION for tool=init_utils ver=init_utils-srvr10nm-16ww24a
Debug: Found AUX-VERSION for tool=init_utils ver=init_utils-srvr10nm-16ww23b
Debug: Found AUX-VERSION for tool=integenv ver=tbtools-srvr10nm-v24_16_patch-16ww25a
Debug: Found AUX-VERSION for tool=integenv ver=tbtools-srvr10nm-16ww24a
Debug: Found AUX-VERSION for tool=ipconfig/addr_utils ver=addr_utils-srvr10nm-16ww23a
Debug: Found AUX-VERSION for tool=ipconfig/gpsb_monitor ver=v16ww12a
Debug: Found AUX-VERSION for tool=ipconfig/idi_protocol ver=idi_protocol-srvr10nm-16ww23a-hotfix-16ww25a
Debug: Found AUX-VERSION for tool=ipconfig/idi_protocol ver=idi_protocol-srvr10nm-16ww23a
Debug: Found AUX-VERSION for tool=ipconfig/init_utils ver=init_utils-srvr10nm-16ww24a
Debug: Found AUX-VERSION for tool=ipconfig/init_utils ver=init_utils-srvr10nm-16ww23b
Debug: Found AUX-VERSION for tool=ipconfig/integenv ver=tbtools-srvr10nm-v24_16_patch-16ww25a
Debug: Found AUX-VERSION for tool=ipconfig/integenv ver=tbtools-srvr10nm-16ww24a
Debug: Found AUX-VERSION for tool=ipconfig/iosf_sb_seq_lib ver=iosf_sb_protocol-srvr10nm-16ww22a
Debug: Found AUX-VERSION for tool=ipconfig/meshbfm ver=meshbfm-srvr10nm-VC24.1-16ww25b
Debug: Found AUX-VERSION for tool=ipconfig/meshbfm ver=meshbfm-srvr10nm-VC24.1-16ww25a
Debug: Found AUX-VERSION for tool=ipconfig/meshbfm ver=meshbfm-srvr10nm-VC24.1-16ww24c
Debug: Found AUX-VERSION for tool=ipconfig/meshbfm ver=meshbfm-srvr10nm-VC24.1-16ww24b
Debug: Found AUX-VERSION for tool=ipconfig/process_sync_domain ver=process_sync_domain-srvr10nm-16ww23b
Debug: Found AUX-VERSION for tool=ipconfig/projcfg ver=projcfg-srvr10nm-0p5-16ww23a-hotfix-16ww24c
Debug: Found AUX-VERSION for tool=ipconfig/projcfg ver=projcfg-srvr10nm-0p5-16ww23a-hotfix-16ww24b
Debug: Found AUX-VERSION for tool=ipconfig/reg_utils_protocols ver=reg_utils-srvr10nm-16ww22a
Debug: Found AUX-VERSION for tool=ipconfig/tfm_vi_tb ver=tbtools-srvr10nm-v24_16_patch-16ww25a
Debug: Found AUX-VERSION for tool=ipconfig/tfm_vi_tb ver=tbtools-srvr10nm-16ww24a
Debug: Found AUX-VERSION for tool=mesh_idi_kti_bfm ver=UNCORE_5_26_0_p2
Debug: Found AUX-VERSION for tool=mesh_idi_kti_bfm ver=UNCORE_5_26_0_p1
Debug: Found AUX-VERSION for tool=process_sync_domain ver=process_sync_domain-srvr10nm-16ww23b
Debug: Found AUX-VERSION for tool=projcfg ver=projcfg-srvr10nm-0p5-16ww23a-hotfix-16ww24c
Debug: Found AUX-VERSION for tool=projcfg ver=projcfg-srvr10nm-0p5-16ww23a-hotfix-16ww24b
Debug: Found AUX-VERSION for tool=reg_utils_protocols ver=reg_utils-srvr10nm-16ww22a
Debug: Found AUX-VERSION for tool=tfm_vc_sbx ver=tfm_vc_sbx-srvr10nm-0p5-release-ver10-0-16ww26a
Debug: Found AUX-VERSION for tool=tfm_vc_sbx ver=tfm_vc_sbx-srvr10nm-0p5-release-ver10-0-16ww25b
Debug: Found AUX-VERSION for tool=tfm_vc_sbx ver=tfm_vc_sbx-srvr10nm-0p5-release-ver10-0-16ww25a
Debug: Found AUX-VERSION for tool=tfm_vc_sbx ver=tfm_vc_sbx-srvr10nm-0p5-release-ver10-0-16ww24e
Debug: Found AUX-VERSION for tool=tfm_vi_tb ver=tbtools-srvr10nm-v24_16_patch-16ww25a
Debug: Found AUX-VERSION for tool=tfm_vi_tb ver=tbtools-srvr10nm-16ww24a


-I- wvrin_parse_acelint.pl: Debug: Summary: There were 0 out of 0 matches between '/p/hdk/rtl/proj_data/shdk74/fe_data/dat_files/tfm_0p5_chassis.dat' (SOC) and 'scripts/toolfile.dat' (IP)


-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Verification code
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_acelint.pl: ################################ END OF Rule: 15.8.a ##################################
-I- wvrin_parse_acelint.pl: 

-I- wvrin_parse_acelint.pl: ################################ Rule: 19.180.d ################################
------------------------------------------------------------------------------------------------
#      Category: Simulation                                         #
#          Name: 19.180.d                                           #
#          Rule: IP package does not contain local and un-accessible files #
#       Rule ID: 120                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,GFX/IMG,Super HIP                              #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Check all data for UNIX soft links to an un-accessible data file.
                 Check all data for includes to an un-accessible data file.
                 Check is restricted to directories define in searchdirs key
                 There must be at least 1 search directory defined
                 All search directories must exist
                 Ignore bad include items defined in badinclexc key
                 Note: Files ending in ~ or .swp are ignored
                 Override key for search directories = searchdirs
                 Override key for excluded include items = badinclexc

------------------------------------------------------------------------------------------------
-I- wvrin_parse_acelint.pl: Info: Rules check all data for UNIX soft links and includes to an un-accessible data file
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Define search directories
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Directory src/rtl was found - PASS
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Define include items to be excluded
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl: Debug: Include items to exclude=^SVAlibs\.inc$ ovm_macros sla_macros
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Check all files for bad references
-V- wvrin_parse_acelint.pl: --------------------------------------
Debug: Getting a list of all files
Debug: Checking for bad refs
Debug: Traversing directory src/rtl
Debug: Checked 5 Dirs, 79 files, 0 links and 0 includes
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Verification code
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_acelint.pl: ################################ END OF Rule: 19.180.d ################################
-I- wvrin_parse_acelint.pl: 

-I- wvrin_parse_acelint.pl: ################################ Rule: 19.180.c ################################
------------------------------------------------------------------------------------------------
#      Category: Simulation                                         #
#          Name: 19.180.c                                           #
#          Rule: ACE RTL HDL file must have power statements        #
#       Rule ID: 126                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,GFX/IMG,Super HIP                              #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Locate the ACE RC file
                 Locate the UDF files
                 Locate the HDL files (based on project name and top level library name)
                 Locate the verilog files
                 Identify the ports in the verilog files
                 Identify the input power ports (vss, vcc, vnn)
                 Make sure each input power port is within a ifdef or ifndef
                 Make sure the power port ifdef variables are not used in an HDL file
                 Make sure the power port ifndef variables are used in an HDL file
                 This rule will pass if not using ACE
                 Override key for ACE directory = acedir
                 Override key for ACE UDF files = aceudffiles
                 Override key for ACE UDF model = aceudfmodel
                 Override key for ACE top RTL library = acetoprtllib
                 Override key for ACE usage = aceforsrclist

------------------------------------------------------------------------------------------------
-I- wvrin_parse_acelint.pl: Info: Check that power pins are not defined in design files
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Is ACE being used
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Item is True - FAIL
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Define ACE directory
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl: Debug: ACE directory=cfg
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Locate ACE UDF files
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Info: Starting point for 'cfg' after search path=./cfg
-V- wvrin_parse_acelint.pl: Debug: ACE UDF files = ./cfg/globalclk.udf ./cfg/globalclk_hdl.udf ./cfg/globalclk_local_ivars.udf
-V- wvrin_parse_acelint.pl: Debug: Expected UDF files = ^globalclk_hdl\.udf$ ^globalclk_local_ivars\.udf$ ^globalclk\.udf$
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Eval the UDF files
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl: Adding /p/hdk/rtl/proj_tools/ace/2.01.09/lib to INC list
-V- wvrin_parse_acelint.pl: Adding cfg to INC list
-V- wvrin_parse_acelint.pl: Adding cfg/ace to INC list
-V- wvrin_parse_acelint.pl: Adding cfg/stages to INC list
-V- wvrin_parse_acelint.pl: Evaluating files ./cfg/globalclk.udf ./cfg/globalclk_hdl.udf ./cfg/globalclk_local_ivars.udf
Evaluating file ./cfg/globalclk.udf
The eval returned ''
Evaluating file ./cfg/globalclk_hdl.udf
The eval returned ''
Evaluating file ./cfg/globalclk_local_ivars.udf
The eval returned ''
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Find the ACE project name
-V- wvrin_parse_acelint.pl: --------------------------------------
Found UDF project 'globalclk' in file './cfg/globalclk_local_ivars.udf'
-V- wvrin_parse_acelint.pl: Debug: Extracted ACE project = globalclk
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Define top level RTL ACE library
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl: Debug: Top level RTL ACE library = gclk_pccdu_rtl_lib
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Get a list of HDL files
-V- wvrin_parse_acelint.pl: --------------------------------------
Debug: lib CTECH_EXP_v_rtl_lib references HDL source/v/CTECH_EXP_v_rtl_lib.hdl
Debug: lib CTECH_v_rtl_lib references HDL source/v/CTECH_v_rtl_lib.hdl
Debug: lib gclk_clkdist_clkmux_rtl_lib use sub lib 
Debug: lib gclk_clkdist_clkmux_rtl_lib references HDL cfg/clkdist_clkmux.hdl
Debug: lib gclk_clkdist_mux_rtl_lib use sub lib 
Debug: lib gclk_clkdist_mux_rtl_lib references HDL cfg/clkdist_mux.hdl
Debug: lib gclk_clkdist_repeater_rtl_lib references HDL cfg/clkdist_repeater.hdl
Debug: lib gclk_clkreqaggr_rtl_lib use sub lib 
Debug: lib gclk_clkreqaggr_rtl_lib references HDL cfg/clkreqaggr.hdl
Debug: lib gclk_clkreqaggr_tb_lib references HDL cfg/clkreqaggr_tb_top.hdl
Debug: lib gclk_divsync_gen_rtl_lib references HDL cfg/divsync_gen.hdl
Debug: lib gclk_globalclk_rtl_lib use sub lib 
Debug: lib gclk_globalclk_rtl_lib use sub lib 
Debug: lib gclk_globalclk_rtl_lib references HDL cfg/divsync_gen.hdl
Debug: lib gclk_globalclk_rtl_lib references HDL cfg/clkdist_repeater.hdl
Debug: lib gclk_globalclk_rtl_lib references HDL cfg/psocclkdist.hdl
Debug: lib gclk_globalclk_rtl_lib references HDL cfg/psocsyncdist.hdl
Debug: lib gclk_globalclk_rtl_lib references HDL cfg/clkdist_mux.hdl
Debug: lib gclk_globalclk_rtl_lib references HDL cfg/clkdist_clkmux.hdl
Debug: lib gclk_globalclk_rtl_lib references HDL cfg/pclkdist.hdl
Debug: lib gclk_globalclk_rtl_lib references HDL cfg/refclkdist.hdl
Debug: lib gclk_globalclk_rtl_lib references HDL cfg/mesh_clkdist.hdl
Debug: lib gclk_globalclk_rtl_lib references HDL cfg/pccdu.hdl
Debug: lib gclk_globalclk_rtl_lib references HDL cfg/psyncdist.hdl
Debug: lib gclk_globalclk_rtl_lib references HDL cfg/clkreqaggr.hdl
Debug: lib gclk_globalclk_rtl_lib references HDL cfg/rcb_lcb.hdl
Debug: lib gclk_globalclk_rtl_lib references HDL cfg/rcb_lcb_common.hdl
Debug: lib gclk_mesh_clkdist_rtl_lib references HDL cfg/mesh_clkdist.hdl
Debug: lib gclk_pccdu_rtl_lib use sub lib 
Debug: lib gclk_pccdu_rtl_lib use sub lib 
Debug: lib gclk_pccdu_rtl_lib references HDL cfg/pccdu.hdl
Debug: lib gclk_pccdu_tb_lib references HDL cfg/pccdu_tb_top.hdl
Debug: lib gclk_pclkdist_rtl_lib references HDL cfg/pclkdist.hdl
Debug: lib gclk_psocclkdist_rtl_lib references HDL cfg/psocclkdist.hdl
Debug: lib gclk_psocsyncdist_rtl_lib references HDL cfg/psocsyncdist.hdl
Debug: lib gclk_psyncdist_rtl_lib references HDL cfg/psyncdist.hdl
Debug: lib gclk_psyncdist_rtl_lib references HDL cfg/divsync_gen.hdl
Debug: lib gclk_psyncdist_tb_lib references HDL cfg/psyncdist_tb_top.hdl
Debug: lib gclk_rcb_lcb_ph1_collage_lib references HDL cfg/rcb_lcb_ph1_collage.hdl
Debug: lib gclk_rcb_lcb_rtl_lib use sub lib 
Debug: lib gclk_rcb_lcb_rtl_lib use sub lib 
Debug: lib gclk_rcb_lcb_rtl_lib references HDL cfg/rcb_lcb.hdl
Debug: lib gclk_rcb_lcb_rtl_lib references HDL cfg/rcb_lcb_common.hdl
Debug: lib gclk_rcb_ph1_collage_lib references HDL cfg/rcb_ph1_collage.hdl
Debug: lib gclk_refclkdist_rtl_lib use sub lib 
Debug: lib gclk_refclkdist_rtl_lib use sub lib 
Debug: lib gclk_refclkdist_rtl_lib references HDL cfg/refclkdist.hdl
Debug: lib gclk_refclkdist_tb_lib references HDL cfg/refclkdist_tb_top.hdl
Debug: Processing HDL file cfg/pccdu.hdl
-V- wvrin_parse_acelint.pl: Debug: hdlFiles=cfg/pccdu.hdl
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Get source files from HDL files
-V- wvrin_parse_acelint.pl: --------------------------------------
Debug: Processing HDL file cfg/pccdu.hdl
-V- wvrin_parse_acelint.pl: Found file src/rtl/clkdist/gclk_pccdu.sv
-V- wvrin_parse_acelint.pl: Found file src/rtl/clkdist/gclk_pccdu_dop.sv
-V- wvrin_parse_acelint.pl: Found file src/rtl/clkdist/gclk_pccdu_dop_clkdiv.sv
-V- wvrin_parse_acelint.pl: Found file src/rtl/common/gclk_map.sv
-V- wvrin_parse_acelint.pl: Debug: Source files=src/rtl/clkdist/gclk_pccdu.sv src/rtl/clkdist/gclk_pccdu_dop.sv src/rtl/clkdist/gclk_pccdu_dop_clkdiv.sv src/rtl/common/gclk_map.sv
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    At least 1 HDL defined
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Count = 1 is greater than or equal to min of 1 - PASS
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    At least 1 verilog file found
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Count = 4 is greater than or equal to min of 1 - PASS
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Verify power ports surrounded by 'ifndef NO_PWR_PINS'
-V- wvrin_parse_acelint.pl: --------------------------------------
Debug: processing file src/rtl/clkdist/gclk_pccdu.sv
Debug: processing file src/rtl/clkdist/gclk_pccdu_dop.sv
Debug: processing file src/rtl/clkdist/gclk_pccdu_dop_clkdiv.sv
Debug: processing file src/rtl/common/gclk_map.sv
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Validation code
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_acelint.pl: Debug: PASS: OR expression 1 (ACE check) = 0
-I- wvrin_parse_acelint.pl: Debug: FAIL: OR expression 2 (Not using ACE) = 1
-I- wvrin_parse_acelint.pl: Debug: Final OR expression = 0 - PASS
-I- wvrin_parse_acelint.pl: ################################ END OF Rule: 19.180.c ################################
-I- wvrin_parse_acelint.pl: 

-I- wvrin_parse_acelint.pl: ################################ Rule: 1.339.a #################################
---------------------------------------------------------------------------------------------------
#      Category: Build & Run                                        #
#          Name: 1.339.a                                            #
#          Rule: BuildAudit must be run                             #
#       Rule ID: 491                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,SubSystem,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Verify the buildAudit violations xml file exists and is clean.
                 Override key for buildAudit violations xml file = buildauditviolationsfile

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_acelint.pl: Info: Check that Build Audit has been run
-I- wvrin_parse_acelint.pl: Requirement: Check for existance of BuildAudit violations xml file
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Locate Build Audit violations xml file
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: xml file = tools/build_audit/outputs/build_audit_pccdu_violations.xml
-I- wvrin_parse_acelint.pl: Info: Starting point for 'tools/build_audit/outputs' after search path=
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    There must be a Build Audit violations xml file
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: files found = 
-I- wvrin_parse_acelint.pl: Debug: Count = 0 is less than min of 1 - FAIL
-E- wvrin_parse_acelint.pl: Error: Build Audit violations xml file not found in tools/build_audit/outputs
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Verification code
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_acelint.pl: ################################ END OF Rule: 1.339.a #################################
-I- wvrin_parse_acelint.pl: 

-I- wvrin_parse_acelint.pl: ################################ Rule: 1.16.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: Build & Run                                        #
#          Name: 1.16.a                                             #
#          Rule: Integration test list containing reusable tests for SoC integration must be delivered and documented #
#       Rule ID: 61                                                 #
#     Rule Type: Manual                                             #
# Applicability: SIP,GFX/IMG,Core/Atom,SIP to Inway,SubSystem,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: TBD

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_acelint.pl: ################################ END OF Rule: 1.16.a ##################################-I- wvrin_parse_acelint.pl: 

-I- wvrin_parse_acelint.pl: ################################ Rule: 1.19.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: Build & Run                                        #
#          Name: 1.19.a                                             #
#          Rule: Shared library must not be exported in ACE         #
#       Rule ID: 109                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SubSystem,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: The [alias].udf, [alias]_hdl.udf, [alias]_integ.udf and [alias]_local_ivars.udf file must exist somewhere under the 'ace' directory
                 The export libs must include [alias]_rtl_lib and [alias]_ti_lib.
                 sip_shared_lib library must not be exported.
                 Override key for ACE directory = acedir
                 Override key for ACE UDF files = aceudffiles
                 Override key for ACE UDF model = aceudfmodel
                 Override key for ACE export exception libaries = aceexpexclibs
                 Override key for ACE RTL export libraries = acertlexplibs

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_acelint.pl: Info: Checking the re-usability aspects of IP ACE Setup and the presence of 4 mandatory ACE UDF Files as per ACEMWG Group recommendation. SIP shared libraries should not be exported.
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Define ACE directory
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: ACE directory=cfg
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Locate ACE UDF files
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Info: Starting point for 'cfg' after search path=./cfg
-I- wvrin_parse_acelint.pl: Debug: ACE UDF files = ./cfg/globalclk.udf ./cfg/globalclk_hdl.udf ./cfg/globalclk_local_ivars.udf
-I- wvrin_parse_acelint.pl: Debug: Expected UDF files = ^globalclk_hdl\.udf$ ^globalclk_local_ivars\.udf$ ^globalclk\.udf$
-I- wvrin_parse_acelint.pl: Debug: Expected item count = 3
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    The correct number of ACE files must exist
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Count = 3 is exactly 3 - PASS
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Eval the UDF files
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl: Adding /p/hdk/rtl/proj_tools/ace/2.01.09/lib to INC list
-V- wvrin_parse_acelint.pl: Adding cfg to INC list
-V- wvrin_parse_acelint.pl: Adding cfg/ace to INC list
-V- wvrin_parse_acelint.pl: Adding cfg/stages to INC list
-V- wvrin_parse_acelint.pl: Evaluating files ./cfg/globalclk.udf ./cfg/globalclk_hdl.udf ./cfg/globalclk_local_ivars.udf
Evaluating file ./cfg/globalclk.udf
The eval returned ''
Evaluating file ./cfg/globalclk_hdl.udf
The eval returned ''
Evaluating file ./cfg/globalclk_local_ivars.udf
The eval returned ''
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Find the ACE project name
-V- wvrin_parse_acelint.pl: --------------------------------------
Found UDF project 'globalclk' in file './cfg/globalclk_local_ivars.udf'
-I- wvrin_parse_acelint.pl: Debug: Extracted ACE project = globalclk
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Find the ACE model name
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Final ACE model = pccdu
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Make sure the ACE model is legal
-V- wvrin_parse_acelint.pl: --------------------------------------
Found legal UDF library 'CTECH_EXP_v_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'CTECH_v_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_clkdist_clkmux_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_clkdist_mux_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_clkdist_repeater_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_clkreqaggr_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_clkreqaggr_tb_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_divsync_gen_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_globalclk_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_mesh_clkdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_pccdu_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_pccdu_tb_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_pclkdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_psocclkdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_psocsyncdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_psyncdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_psyncdist_tb_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_rcb_lcb_ph1_collage_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_rcb_lcb_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_rcb_ph1_collage_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_refclkdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_refclkdist_tb_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'clkdist_clkmux' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'clkdist_mux' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'clkdist_repeater' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'clkreqaggr' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'divsync_gen' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'globalclk' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'mesh_clkdist' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'pccdu' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'pclkdist' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'psocclkdist' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'psocsyncdist' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'psyncdist' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'rcb_lcb' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'refclkdist' in file './cfg/globalclk_hdl.udf'
-I- wvrin_parse_acelint.pl: Debug: Legal UDF models=clkdist_clkmux clkdist_mux clkdist_repeater clkreqaggr divsync_gen globalclk mesh_clkdist pccdu pclkdist psocclkdist psocsyncdist psyncdist rcb_lcb refclkdist
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Define ACE export libraries
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Required exported library are: ^gclk_pccdu_rtl_lib$
-I- wvrin_parse_acelint.pl: Debug: ACE export exception libaries = 
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Check dependent libraries
-V- wvrin_parse_acelint.pl: --------------------------------------
ACE UDF model pccdu is legal
Found export of 'gclk_pccdu_rtl_lib' for project 'globalclk' model 'pccdu in file './cfg/globalclk_hdl.udf'
-I- wvrin_parse_acelint.pl: Debug: Found exported libraries are: gclk_pccdu_rtl_lib
-I- wvrin_parse_acelint.pl: Debug: Export libraries=gclk_pccdu_rtl_lib
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    The required libraries must be exported
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Required exported library=^gclk_pccdu_rtl_lib$
-I- wvrin_parse_acelint.pl: Debug: Found gclk_pccdu_rtl_lib (via pattern ^gclk_pccdu_rtl_lib$)
Debug: Found 1 out of 1 items
-I- wvrin_parse_acelint.pl: Debug: All 1 items found - PASS
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Verify the SIP shared library is NOT exported
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl: Debug: SIP shared library=^sip_shared_lib$
-I- wvrin_parse_acelint.pl: Debug: Did not find pattern ^sip_shared_lib$ in list
Debug: Found 0 out of 1 items
-I- wvrin_parse_acelint.pl: Debug: All 1 items not found - PASS
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Validation code
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_acelint.pl: ################################ END OF Rule: 1.19.a ##################################
-I- wvrin_parse_acelint.pl: 

-I- wvrin_parse_acelint.pl: ################################ Rule: 1.2.a ###################################
---------------------------------------------------------------------------------------------------------
#      Category: Build & Run                                        #
#          Name: 1.2.a                                              #
#          Rule: All IPs, including subIPs, must be uniquified      #
#       Rule ID: 52                                                 #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Make sure all RTL files (example: *.v, *.vs and *.sv files) are uniqified in ./src and optional subipdir.
                 (as of 15.13.0_p2, also looks in ./source)
                 IPs may use subIP method (when necessary) to provide additional IP-owned source areas, as well as subIP paths until they move to the POR directory structure.
                 Make sure each file matches the module name (except CTECH files)
                 CTECH files are [ip]_*ctech_map.v or .sv
                 if override key notusingsubip is set, subIP dir is not searced.
                 
                 Override key for subIP usage = notusingsubip
                 Override key for subIP directory = subipdir
                 Override key for subIP unique prefixes = subipexprs
                 Override key for subIP exception file list = subipexcfile
                 Override key for subIP exception directory list = subipexcdir

---------------------------------------------------------------------------------------------------------
-I- wvrin_parse_acelint.pl: Info: File names match module names without duplication. All subIP__squote__s need to be uniquified.
-I- wvrin_parse_acelint.pl: Requirement: All *.v and *.sv files are uniqified
-I- wvrin_parse_acelint.pl: Requirement: Each file matches the module name except CTECH files ([dut]_*ctech_map.v or .sv)
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Does this IP use sub IPs
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Item is True - PASS
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Locate verilog under subIP source directories
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Directory List: src source
-I- wvrin_parse_acelint.pl: Info: Starting point for 'src' after search path=./src
-I- wvrin_parse_acelint.pl: Info: Starting point for 'source' after search path=
-I- wvrin_parse_acelint.pl: Debug: Files found: ./src/rtl/clk_rcb_lcb/gclk_make_clk_and_rcb_free.sv ./src/rtl/clk_rcb_lcb/gclk_make_clk_and_rcb_nolat_ph1.sv ./src/rtl/clk_rcb_lcb/gclk_make_clk_and_rcb_ph1.sv ./src/rtl/clk_rcb_lcb/gclk_make_clk_and_rcb_ph2_b.sv ./src/rtl/clk_rcb_lcb/gclk_make_clk_buf_rcb_ph1.sv ./src/rtl/clk_rcb_lcb/gclk_make_clk_rcb_lcb_ph1.sv ./src/rtl/clk_rcb_lcb/gclk_make_lcb_lcp_loc_and.sv ./src/rtl/clk_rcb_lcb/gclk_make_lcb_loc_and.sv ./src/rtl/clk_rcb_lcb/gclk_make_lcb_loc_and_ph2_b.sv ./src/rtl/clk_rcb_lcb/gclk_rcb_lcb.sv ./src/rtl/clk_rcb_lcb/gclk_xyz_xover_clk.sv ./src/rtl/clk_rcb_lcb/gclk_xyz_xover_rx.sv ./src/rtl/clk_rcb_lcb/gclk_xyz_xover_tx.sv ./src/rtl/clkdist/gclk_ccdu_clkdist.sv ./src/rtl/clkdist/gclk_ccdu_vccagent_wrapper.sv ./src/rtl/clkdist/gclk_ccdu_vccinf_wrapper.sv ./src/rtl/clkdist/gclk_ccu_clkdist.v ./src/rtl/clkdist/gclk_cha_mesh_clkdist.sv ./src/rtl/clkdist/gclk_clk_div_10nm.sv ./src/rtl/clkdist/gclk_clkdist_clkmux.sv ./src/rtl/clkdist/gclk_clkdist_dop.sv ./src/rtl/clkdist/gclk_clkdist_mux.sv ./src/rtl/clkdist/gclk_clkdist_repeater.sv ./src/rtl/clkdist/gclk_clkreqack_aggr.sv ./src/rtl/clkdist/gclk_ddr_clkdist.sv ./src/rtl/clkdist/gclk_divsync_gen.sv ./src/rtl/clkdist/gclk_fxr_clkdist.sv ./src/rtl/clkdist/gclk_horizontal_clkdist.sv ./src/rtl/clkdist/gclk_iclk_clkdiv.sv ./src/rtl/clkdist/gclk_iclk_clkdiv_emulation.sv ./src/rtl/clkdist/gclk_iclk_clkdivdutycyc.sv ./src/rtl/clkdist/gclk_iclk_clkpostdiv.sv ./src/rtl/clkdist/gclk_iclk_countff.sv ./src/rtl/clkdist/gclk_iclk_den_countff.sv ./src/rtl/clkdist/gclk_iclk_dutycycflop.sv ./src/rtl/clkdist/gclk_iclk_qdivcnt4.sv ./src/rtl/clkdist/gclk_iclk_qdivtop.sv ./src/rtl/clkdist/gclk_isclkgen.sv ./src/rtl/clkdist/gclk_kti_clkdist.sv ./src/rtl/clkdist/gclk_legacy_clkdist_dop.sv ./src/rtl/clkdist/gclk_m3kti_clkdist.sv ./src/rtl/clkdist/gclk_mc_clkdist.v ./src/rtl/clkdist/gclk_mesh2mem_clkdist.sv ./src/rtl/clkdist/gclk_mesh_clkdist.v ./src/rtl/clkdist/gclk_pccdu.sv ./src/rtl/clkdist/gclk_pccdu_dop.sv ./src/rtl/clkdist/gclk_pccdu_dop_clkdiv.sv ./src/rtl/clkdist/gclk_pccdu_sync.sv ./src/rtl/clkdist/gclk_pcie_clkdist.sv ./src/rtl/clkdist/gclk_pclkdist.sv ./src/rtl/clkdist/gclk_pcu_clkdist.v ./src/rtl/clkdist/gclk_psocclkdist.sv ./src/rtl/clkdist/gclk_psocsyncdist.sv ./src/rtl/clkdist/gclk_psyncdist.sv ./src/rtl/clkdist/gclk_refclkdist.sv ./src/rtl/clkdist/gclk_refclkdist.v ./src/rtl/clkdist/gclk_rlink_hn_clkdist.v ./src/rtl/clkdist/gclk_rlink_idi_clkdist.sv ./src/rtl/clkdist/gclk_rlink_iosf_clkdist.sv ./src/rtl/clkdist/gclk_rlink_logicphy_clkdist.sv ./src/rtl/clkdist/gclk_rlink_mesh_clkdist.sv ./src/rtl/clkdist/gclk_rlink_pde_clkdist.v ./src/rtl/clkdist/gclk_scf_iosf_clkdist.sv ./src/rtl/clkdist/gclk_scf_mesh_clkdist.sv ./src/rtl/clkdist/gclk_vertical_clkdist.sv ./src/rtl/clkreqaggr/gclk_clkreqaggr.sv ./src/rtl/clkreqaggr/gclk_clkreqaggrsm.sv ./src/rtl/common/gclk_map.sv
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Do not include any file without a module defined
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Module definitions=^\s*module\s+
-V- wvrin_parse_acelint.pl: Total of 0 files ignored because there was no match
-V- wvrin_parse_acelint.pl: Total of 68 files had a match
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Remove excluded files and/or directories
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Filtering excluded files=> gclk_map
-I- wvrin_parse_acelint.pl: Debug: Filtering ctech files=> ./src/rtl/clk_rcb_lcb/gclk_make_clk_and_rcb_free.sv ./src/rtl/clk_rcb_lcb/gclk_make_clk_and_rcb_nolat_ph1.sv ./src/rtl/clk_rcb_lcb/gclk_make_clk_and_rcb_ph1.sv ./src/rtl/clk_rcb_lcb/gclk_make_clk_and_rcb_ph2_b.sv ./src/rtl/clk_rcb_lcb/gclk_make_clk_buf_rcb_ph1.sv ./src/rtl/clk_rcb_lcb/gclk_make_clk_rcb_lcb_ph1.sv ./src/rtl/clk_rcb_lcb/gclk_make_lcb_lcp_loc_and.sv ./src/rtl/clk_rcb_lcb/gclk_make_lcb_loc_and.sv ./src/rtl/clk_rcb_lcb/gclk_make_lcb_loc_and_ph2_b.sv ./src/rtl/clk_rcb_lcb/gclk_rcb_lcb.sv ./src/rtl/clk_rcb_lcb/gclk_xyz_xover_clk.sv ./src/rtl/clk_rcb_lcb/gclk_xyz_xover_rx.sv ./src/rtl/clk_rcb_lcb/gclk_xyz_xover_tx.sv ./src/rtl/clkdist/gclk_ccdu_clkdist.sv ./src/rtl/clkdist/gclk_ccdu_vccagent_wrapper.sv ./src/rtl/clkdist/gclk_ccdu_vccinf_wrapper.sv ./src/rtl/clkdist/gclk_ccu_clkdist.v ./src/rtl/clkdist/gclk_cha_mesh_clkdist.sv ./src/rtl/clkdist/gclk_clk_div_10nm.sv ./src/rtl/clkdist/gclk_clkdist_clkmux.sv ./src/rtl/clkdist/gclk_clkdist_dop.sv ./src/rtl/clkdist/gclk_clkdist_mux.sv ./src/rtl/clkdist/gclk_clkdist_repeater.sv ./src/rtl/clkdist/gclk_clkreqack_aggr.sv ./src/rtl/clkdist/gclk_ddr_clkdist.sv ./src/rtl/clkdist/gclk_divsync_gen.sv ./src/rtl/clkdist/gclk_fxr_clkdist.sv ./src/rtl/clkdist/gclk_horizontal_clkdist.sv ./src/rtl/clkdist/gclk_iclk_clkdiv.sv ./src/rtl/clkdist/gclk_iclk_clkdiv_emulation.sv ./src/rtl/clkdist/gclk_iclk_clkdivdutycyc.sv ./src/rtl/clkdist/gclk_iclk_clkpostdiv.sv ./src/rtl/clkdist/gclk_iclk_countff.sv ./src/rtl/clkdist/gclk_iclk_den_countff.sv ./src/rtl/clkdist/gclk_iclk_dutycycflop.sv ./src/rtl/clkdist/gclk_iclk_qdivcnt4.sv ./src/rtl/clkdist/gclk_iclk_qdivtop.sv ./src/rtl/clkdist/gclk_isclkgen.sv ./src/rtl/clkdist/gclk_kti_clkdist.sv ./src/rtl/clkdist/gclk_legacy_clkdist_dop.sv ./src/rtl/clkdist/gclk_m3kti_clkdist.sv ./src/rtl/clkdist/gclk_mc_clkdist.v ./src/rtl/clkdist/gclk_mesh2mem_clkdist.sv ./src/rtl/clkdist/gclk_mesh_clkdist.v ./src/rtl/clkdist/gclk_pccdu.sv ./src/rtl/clkdist/gclk_pccdu_dop.sv ./src/rtl/clkdist/gclk_pccdu_dop_clkdiv.sv ./src/rtl/clkdist/gclk_pccdu_sync.sv ./src/rtl/clkdist/gclk_pcie_clkdist.sv ./src/rtl/clkdist/gclk_pclkdist.sv ./src/rtl/clkdist/gclk_pcu_clkdist.v ./src/rtl/clkdist/gclk_psocclkdist.sv ./src/rtl/clkdist/gclk_psocsyncdist.sv ./src/rtl/clkdist/gclk_psyncdist.sv ./src/rtl/clkdist/gclk_refclkdist.sv ./src/rtl/clkdist/gclk_refclkdist.v ./src/rtl/clkdist/gclk_rlink_hn_clkdist.v ./src/rtl/clkdist/gclk_rlink_idi_clkdist.sv ./src/rtl/clkdist/gclk_rlink_iosf_clkdist.sv ./src/rtl/clkdist/gclk_rlink_logicphy_clkdist.sv ./src/rtl/clkdist/gclk_rlink_mesh_clkdist.sv ./src/rtl/clkdist/gclk_rlink_pde_clkdist.v ./src/rtl/clkdist/gclk_scf_iosf_clkdist.sv ./src/rtl/clkdist/gclk_scf_mesh_clkdist.sv ./src/rtl/clkdist/gclk_vertical_clkdist.sv ./src/rtl/clkreqaggr/gclk_clkreqaggr.sv ./src/rtl/clkreqaggr/gclk_clkreqaggrsm.sv ./src/rtl/common/gclk_map.sv
-I- wvrin_parse_acelint.pl: Debug: Filtering excluded directories=> 
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Verify at least 1 RTL file found
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Count = 67 is greater than or equal to min of 1 - PASS
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Get module names from verilog file
-V- wvrin_parse_acelint.pl: --------------------------------------
Debug: There were 67 of 67 files that matched the expression
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    All RTL files must be unique
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: match=^gclk
-V- wvrin_parse_acelint.pl: Items must MATCH with ^gclk
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clk_rcb_lcb/gclk_make_clk_and_rcb_free.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clk_rcb_lcb/gclk_make_clk_and_rcb_nolat_ph1.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clk_rcb_lcb/gclk_make_clk_and_rcb_ph1.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clk_rcb_lcb/gclk_make_clk_and_rcb_ph2_b.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clk_rcb_lcb/gclk_make_clk_buf_rcb_ph1.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clk_rcb_lcb/gclk_make_clk_rcb_lcb_ph1.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clk_rcb_lcb/gclk_make_lcb_lcp_loc_and.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clk_rcb_lcb/gclk_make_lcb_loc_and.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clk_rcb_lcb/gclk_make_lcb_loc_and_ph2_b.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clk_rcb_lcb/gclk_rcb_lcb.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clk_rcb_lcb/gclk_xyz_xover_clk.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clk_rcb_lcb/gclk_xyz_xover_rx.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clk_rcb_lcb/gclk_xyz_xover_tx.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_ccdu_clkdist.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_ccdu_vccagent_wrapper.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_ccdu_vccinf_wrapper.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_ccu_clkdist.v did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_cha_mesh_clkdist.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_clk_div_10nm.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_clkdist_clkmux.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_clkdist_dop.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_clkdist_mux.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_clkdist_repeater.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_clkreqack_aggr.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_ddr_clkdist.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_divsync_gen.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_fxr_clkdist.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_horizontal_clkdist.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_iclk_clkdiv.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_iclk_clkdiv_emulation.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_iclk_clkdivdutycyc.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_iclk_clkpostdiv.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_iclk_countff.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_iclk_den_countff.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_iclk_dutycycflop.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_iclk_qdivcnt4.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_iclk_qdivtop.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_isclkgen.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_kti_clkdist.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_legacy_clkdist_dop.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_m3kti_clkdist.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_mc_clkdist.v did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_mesh2mem_clkdist.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_mesh_clkdist.v did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_pccdu.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_pccdu_dop.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_pccdu_dop_clkdiv.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_pccdu_sync.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_pcie_clkdist.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_pclkdist.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_pcu_clkdist.v did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_psocclkdist.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_psocsyncdist.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_psyncdist.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_refclkdist.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_refclkdist.v did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_rlink_hn_clkdist.v did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_rlink_idi_clkdist.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_rlink_iosf_clkdist.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_rlink_logicphy_clkdist.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_rlink_mesh_clkdist.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_rlink_pde_clkdist.v did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_scf_iosf_clkdist.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_scf_mesh_clkdist.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkdist/gclk_vertical_clkdist.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkreqaggr/gclk_clkreqaggr.sv did match ^gclk - PASS
-I- wvrin_parse_acelint.pl: Debug: Item ./src/rtl/clkreqaggr/gclk_clkreqaggrsm.sv did match ^gclk - PASS
Debug: There were 67 out of 67 matches
-I- wvrin_parse_acelint.pl: Debug: All 67 matched - PASS
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Each RTL file name must match module name
-V- wvrin_parse_acelint.pl: --------------------------------------
Debug: There were 67 out of 67 matching
-I- wvrin_parse_acelint.pl: Debug: Appropriate matches found - PASS
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Verification code
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_acelint.pl: ################################ END OF Rule: 1.2.a ###################################
-I- wvrin_parse_acelint.pl: 

-I- wvrin_parse_acelint.pl: ################################ Rule: 1.360.a #################################
---------------------------------------------------------------------------------------------------
#      Category: Build & Run                                        #
#          Name: 1.360.a                                            #
#          Rule: Emulation RTL must pass VCS Compile (including Elaboration) #
#       Rule ID: 554                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,SubSystem,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Locate the VCS log file
                 Make sure the log file exists & contains 'export SYNOPSYS_SIM_SETUP'.
                 Make sure the log file does not contain FAIL or EXIT.
                 VCS log file: aceemulvcslogfile.
                 VCS directory: rtlrptdir
                 Override key for Ace Emulation VCS log file = aceemulvcslogfile

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_acelint.pl: ################################ END OF Rule: 1.360.a #################################
-I- wvrin_parse_acelint.pl: 

-I- wvrin_parse_acelint.pl: ################################ Rule: 19.180.b ################################
------------------------------------------------------------------------------------------------
#      Category: Simulation                                         #
#          Name: 19.180.b                                           #
#          Rule: RTL library should not have dependency on rtl_shared_lib #
#       Rule ID: 121                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,GFX/IMG,Super HIP                              #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Verify the rtl_shared_lib is not defined as an ACE dependency.
                 Override key for ACE directory = acedir
                 Override key for ACE UDF files = aceudffiles
                 Override key for ACE UDF model = aceudfmodel

------------------------------------------------------------------------------------------------
-I- wvrin_parse_acelint.pl: Info: The Rule checks that any exported RTL library from the IP does NOT have any dependency on Non-Exported Library
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Define ACE directory
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl: Debug: ACE directory=cfg
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Locate ACE UDF files
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Info: Starting point for 'cfg' after search path=./cfg
-V- wvrin_parse_acelint.pl: Debug: ACE UDF files = ./cfg/globalclk.udf ./cfg/globalclk_hdl.udf ./cfg/globalclk_local_ivars.udf
-V- wvrin_parse_acelint.pl: Debug: Expected UDF files = ^globalclk_hdl\.udf$ ^globalclk_local_ivars\.udf$ ^globalclk\.udf$
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Eval the UDF files
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl: Adding /p/hdk/rtl/proj_tools/ace/2.01.09/lib to INC list
-V- wvrin_parse_acelint.pl: Adding cfg to INC list
-V- wvrin_parse_acelint.pl: Adding cfg/ace to INC list
-V- wvrin_parse_acelint.pl: Adding cfg/stages to INC list
-V- wvrin_parse_acelint.pl: Evaluating files ./cfg/globalclk.udf ./cfg/globalclk_hdl.udf ./cfg/globalclk_local_ivars.udf
Evaluating file ./cfg/globalclk.udf
The eval returned ''
Evaluating file ./cfg/globalclk_hdl.udf
The eval returned ''
Evaluating file ./cfg/globalclk_local_ivars.udf
The eval returned ''
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Find the ACE project name
-V- wvrin_parse_acelint.pl: --------------------------------------
Found UDF project 'globalclk' in file './cfg/globalclk_local_ivars.udf'
-V- wvrin_parse_acelint.pl: Debug: Extracted ACE project = globalclk
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Find the ACE model name
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl: Debug: Final ACE model = pccdu
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Get all libraries and their dependencies
-V- wvrin_parse_acelint.pl: --------------------------------------
Debug: Found library 'CTECH_EXP_v_rtl_lib' in file './cfg/globalclk_hdl.udf'
Debug: Found library 'CTECH_v_rtl_lib' in file './cfg/globalclk_hdl.udf'
Debug: Found library 'gclk_clkdist_clkmux_rtl_lib' in file './cfg/globalclk_hdl.udf'
Debug: Found library 'gclk_clkdist_mux_rtl_lib' in file './cfg/globalclk_hdl.udf'
Debug: Found library 'gclk_clkdist_repeater_rtl_lib' in file './cfg/globalclk_hdl.udf'
Debug: Found library 'gclk_clkreqaggr_rtl_lib' in file './cfg/globalclk_hdl.udf'
Debug: Found library 'gclk_clkreqaggr_tb_lib' in file './cfg/globalclk_hdl.udf'
Debug: Found library 'gclk_divsync_gen_rtl_lib' in file './cfg/globalclk_hdl.udf'
Debug: Found library 'gclk_globalclk_rtl_lib' in file './cfg/globalclk_hdl.udf'
Debug: Found library 'gclk_mesh_clkdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Debug: Found library 'gclk_pccdu_rtl_lib' in file './cfg/globalclk_hdl.udf'
Debug: Found library 'gclk_pccdu_tb_lib' in file './cfg/globalclk_hdl.udf'
Debug: Found library 'gclk_pclkdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Debug: Found library 'gclk_psocclkdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Debug: Found library 'gclk_psocsyncdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Debug: Found library 'gclk_psyncdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Debug: Found library 'gclk_psyncdist_tb_lib' in file './cfg/globalclk_hdl.udf'
Debug: Found library 'gclk_rcb_lcb_ph1_collage_lib' in file './cfg/globalclk_hdl.udf'
Debug: Found library 'gclk_rcb_lcb_rtl_lib' in file './cfg/globalclk_hdl.udf'
Debug: Found library 'gclk_rcb_ph1_collage_lib' in file './cfg/globalclk_hdl.udf'
Debug: Found library 'gclk_refclkdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Debug: Found library 'gclk_refclkdist_tb_lib' in file './cfg/globalclk_hdl.udf'
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Verify there is at least 1 library found
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Count = 0 is less than min of 1 - FAIL
-E- wvrin_parse_acelint.pl: Error: There must be atleast one library found inside the UDF file
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Identify the RTL library
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Validation code
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_acelint.pl: ################################ END OF Rule: 19.180.b ################################
-I- wvrin_parse_acelint.pl: 

-I- wvrin_parse_acelint.pl: ################################ Rule: 1.361.b #################################
---------------------------------------------------------------------------------------------------
#      Category: Build & Run                                        #
#          Name: 1.361.b                                            #
#          Rule: FPGA RTL must pass basic health tests using VCS Simulation  #
#       Rule ID: 566                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,SubSystem,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Expected macros: INTEL_FPGA, INTEL_SIMONLY (equivalent to VCS, used to protect UPF package so must be present), INTEL_NO_PWR_PINS (only if doing power-aware FPGA), INTEL_INST_ON
                 Disallowed macros: INTEL_NO_PWR_PINS (if NOT doing power-aware FPGA), INTEL_EMULATION, INTEL_DC

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_acelint.pl: ################################ END OF Rule: 1.361.b #################################
-I- wvrin_parse_acelint.pl: 

-I- wvrin_parse_acelint.pl: ################################ Rule: 1.12.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: Build & Run                                        #
#          Name: 1.12.a                                             #
#          Rule: ACE support for power aware simulation must exist  #
#       Rule ID: 94                                                 #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SubSystem,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Locate the UDF files
                 Verify $audf{HDLSpec}{*}{models}{*}{power_intent} exists
                 Verify $audf{HDLSpec}{*}models{*}power_intent}{power_top} exists
                 Get the list of UPF files in $audf{HDLSpec}{*}{models}{*}{power_intent}{upf_files} and verify they actually exist
                 Verify the following lines exist in a UPF file:
                 UPF:$ENV{VCS_HOME}/<platform>/packages/upf
                 LPA:$ENV{VCS_HOME}/<platform>/packages/lpa
                 Note: Allow optional double quotes around these strings
                 Verify the $audf{InterfaceVars}{*}{__PROTOTYPES}{import}{LOWPOWER} exists
                 Make sure ACE tool version >= 1.77.01
                 Override key for ACE directory = acedir
                 Override key for ACE UDF files = aceudffiles

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_acelint.pl: Info: Checking the support for power aware simulation in ace infrastructure
-I- wvrin_parse_acelint.pl: Requirement: Checking the present of power_intent, power_top and lowpower variables in UDF files
-I- wvrin_parse_acelint.pl: Requirement: Checking the presents of UPF files
-I- wvrin_parse_acelint.pl: Requirement: Checking the present of LPA string and UPF string in UDF files
-I- wvrin_parse_acelint.pl: Requirement: Make sure ACE tool version is 1.77.01 or later
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Locate UDF files
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: theDir=cfg
-I- wvrin_parse_acelint.pl: Info: Starting point for 'cfg' after search path=./cfg
-I- wvrin_parse_acelint.pl: Debug: UDF files=./cfg/globalclk.udf ./cfg/globalclk_hdl.udf ./cfg/globalclk_local_ivars.udf
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Power intent variables
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl: Adding /p/hdk/rtl/proj_tools/ace/2.01.09/lib to INC list
-V- wvrin_parse_acelint.pl: Adding cfg to INC list
-V- wvrin_parse_acelint.pl: Adding cfg/ace to INC list
-V- wvrin_parse_acelint.pl: Adding cfg/stages to INC list
-V- wvrin_parse_acelint.pl: Evaluating files ./cfg/globalclk.udf ./cfg/globalclk_hdl.udf ./cfg/globalclk_local_ivars.udf
Evaluating file ./cfg/globalclk.udf
The eval returned ''
Evaluating file ./cfg/globalclk_hdl.udf
The eval returned ''
Evaluating file ./cfg/globalclk_local_ivars.udf
The eval returned ''
Debug: Looking at AUDF for define in power_intent/
Debug: Found key 'power_intent' in project 'globalclk' model 'clkdist_clkmux' file './cfg/globalclk_hdl.udf'
Debug: Found key 'power_intent' in project 'globalclk' model 'clkdist_mux' file './cfg/globalclk_hdl.udf'
Debug: Found key 'power_intent' in project 'globalclk' model 'clkdist_repeater' file './cfg/globalclk_hdl.udf'
Debug: Found key 'power_intent' in project 'globalclk' model 'clkreqaggr' file './cfg/globalclk_hdl.udf'
Debug: Found key 'power_intent' in project 'globalclk' model 'divsync_gen' file './cfg/globalclk_hdl.udf'
Debug: Found key 'power_intent' in project 'globalclk' model 'mesh_clkdist' file './cfg/globalclk_hdl.udf'
Debug: Found key 'power_intent' in project 'globalclk' model 'pccdu' file './cfg/globalclk_hdl.udf'
Debug: Found key 'power_intent' in project 'globalclk' model 'pclkdist' file './cfg/globalclk_hdl.udf'
Debug: Found key 'power_intent' in project 'globalclk' model 'psocclkdist' file './cfg/globalclk_hdl.udf'
Debug: Found key 'power_intent' in project 'globalclk' model 'psocsyncdist' file './cfg/globalclk_hdl.udf'
Debug: Found key 'power_intent' in project 'globalclk' model 'psyncdist' file './cfg/globalclk_hdl.udf'
Debug: Found key 'power_intent' in project 'globalclk' model 'refclkdist' file './cfg/globalclk_hdl.udf'
Debug: Item was found in AUDF
Debug: Looking at AUDF for define in power_intent/power_top
Debug: Found key 'power_intent/power_top' in project 'globalclk' model 'clkdist_clkmux' file './cfg/globalclk_hdl.udf'
Debug: Found key 'power_intent/power_top' in project 'globalclk' model 'clkdist_mux' file './cfg/globalclk_hdl.udf'
Debug: Found key 'power_intent/power_top' in project 'globalclk' model 'clkdist_repeater' file './cfg/globalclk_hdl.udf'
Debug: Found key 'power_intent/power_top' in project 'globalclk' model 'clkreqaggr' file './cfg/globalclk_hdl.udf'
Debug: Found key 'power_intent/power_top' in project 'globalclk' model 'divsync_gen' file './cfg/globalclk_hdl.udf'
Debug: Found key 'power_intent/power_top' in project 'globalclk' model 'mesh_clkdist' file './cfg/globalclk_hdl.udf'
Debug: Found key 'power_intent/power_top' in project 'globalclk' model 'pccdu' file './cfg/globalclk_hdl.udf'
Debug: Found key 'power_intent/power_top' in project 'globalclk' model 'pclkdist' file './cfg/globalclk_hdl.udf'
Debug: Found key 'power_intent/power_top' in project 'globalclk' model 'psocclkdist' file './cfg/globalclk_hdl.udf'
Debug: Found key 'power_intent/power_top' in project 'globalclk' model 'psocsyncdist' file './cfg/globalclk_hdl.udf'
Debug: Found key 'power_intent/power_top' in project 'globalclk' model 'psyncdist' file './cfg/globalclk_hdl.udf'
Debug: Found key 'power_intent/power_top' in project 'globalclk' model 'refclkdist' file './cfg/globalclk_hdl.udf'
Debug: Item was found in AUDF
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Low Power variable
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl: Looking for key 'import' in  -> ./cfg/globalclk.udf
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk.udf -> HDLSpec
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk.udf -> Includes
-V- wvrin_parse_acelint.pl: Looking for key 'import' in  -> ./cfg/globalclk_hdl.udf
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_hdl.udf -> HDLSpec
-V- wvrin_parse_acelint.pl: Looking for key 'import' in  -> ./cfg/globalclk_local_ivars.udf
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf -> HDLSpec
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf -> InterfaceVars
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars -> -allow_hdl_spec_of_elab_opts
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars/-allow_hdl_spec_of_elab_opts -> default
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars -> -elab_opts
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars/-elab_opts -> default
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars -> -enable_cdc_lint
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars/-enable_cdc_lint -> default
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars -> -enable_dump_ctl
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars/-enable_dump_ctl -> default
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars -> -enable_dump_rtl
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars/-enable_dump_rtl -> default
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars -> -enable_hier_dump
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars/-enable_hier_dump -> default
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars -> -enable_sub_libraries
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars/-enable_sub_libraries -> default
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars -> -exit_on_missing_cdclint_home
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars/-exit_on_missing_cdclint_home -> default
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars -> -models_to_compile
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars/-models_to_compile -> default
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars/-models_to_compile -> merging
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars -> -post_process_pattern_file
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars/-post_process_pattern_file -> default
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars -> -static_check_cfg_file
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars/-static_check_cfg_file -> default
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars/-static_check_cfg_file -> merging
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars -> -vlog_opts
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars/-vlog_opts -> default
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars -> globalclk
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars/globalclk -> -model
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars/globalclk -> -zin_opts
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars/globalclk -> __PROTOTYPES
-V- wvrin_parse_acelint.pl: Looking for key 'import' in /./cfg/globalclk_local_ivars.udf/InterfaceVars/globalclk/__PROTOTYPES -> import
-I- wvrin_parse_acelint.pl: Debug: Found key 'import' under /./cfg/globalclk_local_ivars.udf/InterfaceVars/globalclk/__PROTOTYPES - PASS
Found value of import (array) = TEST
-I- wvrin_parse_acelint.pl: Debug: InterfaceVars __PROTOTYPES import list = TEST LOWPOWER
Debug: Looking at AUDF for list in power_intent/upf_files
Debug: Found items '/nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/clkdist_clkmux.upf' in project 'globalclk' model 'clkdist_clkmux' key 'power_intent/upf_files' file './cfg/globalclk_hdl.udf'
Debug: Found items '/nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/clkdist_mux.upf' in project 'globalclk' model 'clkdist_mux' key 'power_intent/upf_files' file './cfg/globalclk_hdl.udf'
Debug: Found items '/nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/clkdist_repeater.upf' in project 'globalclk' model 'clkdist_repeater' key 'power_intent/upf_files' file './cfg/globalclk_hdl.udf'
Debug: Found items '/nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/clkreqaggr.upf' in project 'globalclk' model 'clkreqaggr' key 'power_intent/upf_files' file './cfg/globalclk_hdl.udf'
Debug: Found items '/nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/divsync_gen.upf' in project 'globalclk' model 'divsync_gen' key 'power_intent/upf_files' file './cfg/globalclk_hdl.udf'
Debug: Found items '/nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/mesh_clkdist.upf' in project 'globalclk' model 'mesh_clkdist' key 'power_intent/upf_files' file './cfg/globalclk_hdl.udf'
Debug: Found items '/nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/pccdu.upf' in project 'globalclk' model 'pccdu' key 'power_intent/upf_files' file './cfg/globalclk_hdl.udf'
Debug: Found items '/nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/pclkdist.upf' in project 'globalclk' model 'pclkdist' key 'power_intent/upf_files' file './cfg/globalclk_hdl.udf'
Debug: Found items '/nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/psocclkdist.upf' in project 'globalclk' model 'psocclkdist' key 'power_intent/upf_files' file './cfg/globalclk_hdl.udf'
Debug: Found items '/nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/psocsyncdist.upf' in project 'globalclk' model 'psocsyncdist' key 'power_intent/upf_files' file './cfg/globalclk_hdl.udf'
Debug: Found items '/nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/psyncdist.upf' in project 'globalclk' model 'psyncdist' key 'power_intent/upf_files' file './cfg/globalclk_hdl.udf'
Debug: Found items '/nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/refclkdist.upf' in project 'globalclk' model 'refclkdist' key 'power_intent/upf_files' file './cfg/globalclk_hdl.udf'
Debug: Item was found in AUDF
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Verify there is at least 1 UPF file
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: UPF files=/nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/clkdist_clkmux.upf /nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/clkdist_mux.upf /nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/clkdist_repeater.upf /nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/clkreqaggr.upf /nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/divsync_gen.upf /nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/mesh_clkdist.upf /nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/pccdu.upf /nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/pclkdist.upf /nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/psocclkdist.upf /nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/psocsyncdist.upf /nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/psyncdist.upf /nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/refclkdist.upf
-I- wvrin_parse_acelint.pl: Debug: Count = 12 is greater than or equal to min of 1 - PASS
-I- wvrin_parse_acelint.pl: Debug: File /nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/clkdist_clkmux.upf was found - PASS
-I- wvrin_parse_acelint.pl: Debug: File /nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/clkdist_mux.upf was found - PASS
-I- wvrin_parse_acelint.pl: Debug: File /nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/clkdist_repeater.upf was found - PASS
-I- wvrin_parse_acelint.pl: Debug: File /nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/clkreqaggr.upf was found - PASS
-I- wvrin_parse_acelint.pl: Debug: File /nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/divsync_gen.upf was found - PASS
-I- wvrin_parse_acelint.pl: Debug: File /nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/mesh_clkdist.upf was found - PASS
-I- wvrin_parse_acelint.pl: Debug: File /nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/pccdu.upf was found - PASS
-I- wvrin_parse_acelint.pl: Debug: File /nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/pclkdist.upf was found - PASS
-I- wvrin_parse_acelint.pl: Debug: File /nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/psocclkdist.upf was found - PASS
-I- wvrin_parse_acelint.pl: Debug: File /nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/psocsyncdist.upf was found - PASS
-I- wvrin_parse_acelint.pl: Debug: File /nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/psyncdist.upf was found - PASS
-I- wvrin_parse_acelint.pl: Debug: File /nfs/sc/disks/sdg74_1110/prbhatt/globalclk-0p8zircon/tools/upf/refclkdist.upf was found - PASS
-I- wvrin_parse_acelint.pl: Debug: At least one UPF file found - PASS
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Check for low power variable
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Found '^lowpower$' in list - PASS
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Check ACE tool version
-V- wvrin_parse_acelint.pl: --------------------------------------
Debug: Final tool file = scripts/toolfile.dat
Debug(HDK): Match tool ace version=2.03.02 in using ToolConfig.pl get_tool_version
-I- wvrin_parse_acelint.pl: Debug: Debug: This ACE version is '2.03.02'
-I- wvrin_parse_acelint.pl: Debug: Version '2.03.02' is greater than '1.77.01' - PASS
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Check VCSMX tool version
-V- wvrin_parse_acelint.pl: --------------------------------------
Debug: Checking for vcsmx 
Debug: Check if vcsmx exists in ToolData by using command ToolConfig.pl tool_exists vcsmx 
Debug(HDK): Match tool vcsmx version=J-2014.12-SP3-8 in using ToolConfig.pl get_tool_version
-I- wvrin_parse_acelint.pl: Debug: Debug: This VCSMX version is 'J-2014.12-SP3-8'
-I- wvrin_parse_acelint.pl: Debug: Version 'J-2014.12-SP3-8' is greater than 'E-2011.03' - PASS
-I- wvrin_parse_acelint.pl: Info: VCS version being used is 2014.* UPF and LPA lines in the UDF will not be checked 
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Verification code
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_acelint.pl: ################################ END OF Rule: 1.12.a ##################################
-I- wvrin_parse_acelint.pl: 

-I- wvrin_parse_acelint.pl: ################################ Rule: 1.15.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: Build & Run                                        #
#          Name: 1.15.a                                             #
#          Rule: ACE Verdi compilation must be clean                #
#       Rule ID: 101                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SubSystem,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Locate the Verdi log file
                 Make sure the log file exists
                 Make sure the log file contains 'export NOVAS_RC'
                 Make sure the log file does not contain FAIL or EXIT
                 Override key for Verdi directory = verdirptdir
                 Override key for Verdi log file = aceverdilogfile

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_acelint.pl: Info: Check Verdi log file for any compilation errors for various libraries in the report file generated by ACE using [-cd|-cod|-ccd|-ccod] switches
-I- wvrin_parse_acelint.pl: Requirement: Verdi log file exists with correct content 'export NOVAS_RC'. 'FAIL' or 'Error' should not exist in the content.
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Locate Verdi log file
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: dirList=target/log
-I- wvrin_parse_acelint.pl: Debug: extList=globalclk.bman.globalclk.verdi.vericom_gclk_pccdu_rtl_lib.log
-I- wvrin_parse_acelint.pl: Info: Starting point for 'target/log' after search path=./target/log
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    There must be at least 1 Verdi log file
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Verdi log file = 
-I- wvrin_parse_acelint.pl: Debug: Count = 0 is less than min of 1 - FAIL
-E- wvrin_parse_acelint.pl: Error: Verdi log file not found in target/log
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Check strings in Verdi log file
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl: Positive check - MUST HAVE
-I- wvrin_parse_acelint.pl: Debug: Did not find '\bexport\s+NOVAS_RC\b' at least once - FAIL
Debug: Not bothering to do negative checks because positive checks failed
-E- wvrin_parse_acelint.pl: Error: Verdi log file content not clean
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Verification code
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_acelint.pl: ################################ END OF Rule: 1.15.a ##################################
-I- wvrin_parse_acelint.pl: 

-I- wvrin_parse_acelint.pl: ################################ Rule: 1.20.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: Build & Run                                        #
#          Name: 1.20.a                                             #
#          Rule: All workarounds tie-offs etc. for SoC reuse must be documented in Integration Guide #
#       Rule ID: 224                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,SubSystem,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_acelint.pl: ################################ END OF Rule: 1.20.a ##################################-I- wvrin_parse_acelint.pl: 

-I- wvrin_parse_acelint.pl: ################################ Rule: 1.11.a ##################################
------------------------------------------------------------------------------------------------------
#      Category: Build & Run                                        #
#          Name: 1.11.a                                             #
#          Rule: ACE UDF contents must be re-usable                 #
#       Rule ID: 110                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SubSystem,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: The [alias].udf, [alias]_hdl.udf, [alias]_integ.udf and [alias]_local_ivars.udf file must exist somewhere under the 'ace' directory
                 The -post_process_pattern_file hash must exist in audf
                 Extract ppfile from -post_process_pattern_file/default
                 okErrors must be found under PATTERNS_DEF in ppfile
                 OVM Error and Fatal checks in the PP file must not be non-zero
                 IMPORTANT: The ACE integration file must be listed first.
                 Override key for ACE directory = acedir
                 Override key for ACE UDF files = aceudffiles
                 Override key for ACE UDF model = aceudfmodel
                 Override key for ACE export exception libaries = aceexpexclibs
                 Override key for ACE RTL export libraries = acertlexplibs

------------------------------------------------------------------------------------------------------
-I- wvrin_parse_acelint.pl: Info: Checking the re-usability of IP ACE Setup and the presence of 4 mandatory ACE UDF Files. ACE UDF Contents must be re-usable.
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Define ACE directory
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: ACE directory=cfg
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Locate ACE UDF files  ^globalclk_hdl\.udf$ ^globalclk_local_ivars\.udf$ ^globalclk\.udf$
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Info: Starting point for 'cfg' after search path=./cfg
-I- wvrin_parse_acelint.pl: Debug: ACE UDF files = ./cfg/globalclk.udf ./cfg/globalclk_hdl.udf ./cfg/globalclk_local_ivars.udf
-I- wvrin_parse_acelint.pl: Debug: Expected UDF files = ^globalclk_hdl\.udf$ ^globalclk_local_ivars\.udf$ ^globalclk\.udf$
-I- wvrin_parse_acelint.pl: Debug: Expected item count = 3
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Define the integration file as the first in the list
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Info: Starting point for 'cfg' after search path=./cfg
-I- wvrin_parse_acelint.pl: Debug: ACE integration file = ./cfg/globalclk_hdl.udf
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    The correct number of ACE files must exist
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Count = 3 is exactly 3 - PASS
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    If IP specific UDF call in integ UDF, verify strings
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Baseline expression list=\bace/pccdu\.udf\b
Looking for expr '\bace/pccdu\.udf\b' in file ./cfg/globalclk_hdl.udf (search path has 2
Found file ././cfg/globalclk_hdl.udf
Searching file ././cfg/globalclk_hdl.udf for expression \bace/pccdu\.udf\b
Match expression '\bace/pccdu\.udf\b' was not found in file ././cfg/globalclk_hdl.udf
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Eval the UDF files
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl: Adding /p/hdk/rtl/proj_tools/ace/2.01.09/lib to INC list
-V- wvrin_parse_acelint.pl: Adding cfg to INC list
-V- wvrin_parse_acelint.pl: Adding cfg/ace to INC list
-V- wvrin_parse_acelint.pl: Adding cfg/stages to INC list
-V- wvrin_parse_acelint.pl: Evaluating files ./cfg/globalclk.udf ./cfg/globalclk_hdl.udf ./cfg/globalclk_local_ivars.udf
Evaluating file ./cfg/globalclk.udf
The eval returned ''
Evaluating file ./cfg/globalclk_hdl.udf
The eval returned ''
Evaluating file ./cfg/globalclk_local_ivars.udf
The eval returned ''
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Find the ACE project name
-V- wvrin_parse_acelint.pl: --------------------------------------
Found UDF project 'globalclk' in file './cfg/globalclk_local_ivars.udf'
-I- wvrin_parse_acelint.pl: Debug: Extracted ACE project = globalclk
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Find the ACE model name
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Final ACE model = pccdu
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Make sure the ACE model is legal
-V- wvrin_parse_acelint.pl: --------------------------------------
Found legal UDF library 'CTECH_EXP_v_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'CTECH_v_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_clkdist_clkmux_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_clkdist_mux_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_clkdist_repeater_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_clkreqaggr_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_clkreqaggr_tb_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_divsync_gen_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_globalclk_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_mesh_clkdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_pccdu_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_pccdu_tb_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_pclkdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_psocclkdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_psocsyncdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_psyncdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_psyncdist_tb_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_rcb_lcb_ph1_collage_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_rcb_lcb_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_rcb_ph1_collage_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_refclkdist_rtl_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF library 'gclk_refclkdist_tb_lib' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'clkdist_clkmux' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'clkdist_mux' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'clkdist_repeater' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'clkreqaggr' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'divsync_gen' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'globalclk' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'mesh_clkdist' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'pccdu' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'pclkdist' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'psocclkdist' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'psocsyncdist' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'psyncdist' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'rcb_lcb' in file './cfg/globalclk_hdl.udf'
Found legal UDF model 'refclkdist' in file './cfg/globalclk_hdl.udf'
-I- wvrin_parse_acelint.pl: Debug: Legal UDF models=clkdist_clkmux clkdist_mux clkdist_repeater clkreqaggr divsync_gen globalclk mesh_clkdist pccdu pclkdist psocclkdist psocsyncdist psyncdist rcb_lcb refclkdist
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Define ACE export libraries
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Required exported library = ^gclk_pccdu_rtl_lib$
-I- wvrin_parse_acelint.pl: Debug: ACE export exception libaries = 
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Check dependent libraries
-V- wvrin_parse_acelint.pl: --------------------------------------
ACE UDF model pccdu is legal
Found export of 'gclk_pccdu_rtl_lib' for project 'globalclk' model 'pccdu in file './cfg/globalclk_hdl.udf'
-I- wvrin_parse_acelint.pl: Debug: Found exported libraries = gclk_pccdu_rtl_lib
-I- wvrin_parse_acelint.pl: Debug: Dependent libaries = 
-I- wvrin_parse_acelint.pl: Debug: Dependent libs that must be exported=
-I- wvrin_parse_acelint.pl: Debug: DEPENDENT LIBARIES NOT EXPORTED=
-I- wvrin_parse_acelint.pl: Debug: Export libraries=gclk_pccdu_rtl_lib
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Check UDF structure for post process pattern file value
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl: Looking for key 'default' in Post Process Pattern File default -> ./cfg/globalclk.udf
-V- wvrin_parse_acelint.pl: Looking for key 'default' in Post Process Pattern File default/./cfg/globalclk.udf -> HDLSpec
-V- wvrin_parse_acelint.pl: Looking for key 'default' in Post Process Pattern File default/./cfg/globalclk.udf -> Includes
-V- wvrin_parse_acelint.pl: Looking for key 'default' in Post Process Pattern File default/./cfg/globalclk.udf -> InterfaceVars
-V- wvrin_parse_acelint.pl: Looking for key 'default' in Post Process Pattern File default -> ./cfg/globalclk_hdl.udf
-V- wvrin_parse_acelint.pl: Looking for key 'default' in Post Process Pattern File default/./cfg/globalclk_hdl.udf -> HDLSpec
-V- wvrin_parse_acelint.pl: Looking for key 'default' in Post Process Pattern File default/./cfg/globalclk_hdl.udf -> InterfaceVars
-V- wvrin_parse_acelint.pl: Looking for key 'default' in Post Process Pattern File default -> ./cfg/globalclk_local_ivars.udf
-V- wvrin_parse_acelint.pl: Looking for key 'default' in Post Process Pattern File default/./cfg/globalclk_local_ivars.udf -> HDLSpec
-V- wvrin_parse_acelint.pl: Looking for key 'default' in Post Process Pattern File default/./cfg/globalclk_local_ivars.udf -> InterfaceVars
-V- wvrin_parse_acelint.pl: Looking for key 'default' in Post Process Pattern File default/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -allow_hdl_spec_of_elab_opts
-V- wvrin_parse_acelint.pl: Looking for key 'default' in Post Process Pattern File default/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -elab_opts
-V- wvrin_parse_acelint.pl: Looking for key 'default' in Post Process Pattern File default/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -enable_cdc_lint
-V- wvrin_parse_acelint.pl: Looking for key 'default' in Post Process Pattern File default/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -enable_dump_ctl
-V- wvrin_parse_acelint.pl: Looking for key 'default' in Post Process Pattern File default/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -enable_dump_rtl
-V- wvrin_parse_acelint.pl: Looking for key 'default' in Post Process Pattern File default/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -enable_hier_dump
-V- wvrin_parse_acelint.pl: Looking for key 'default' in Post Process Pattern File default/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -enable_sub_libraries
-V- wvrin_parse_acelint.pl: Looking for key 'default' in Post Process Pattern File default/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -exit_on_missing_cdclint_home
-V- wvrin_parse_acelint.pl: Looking for key 'default' in Post Process Pattern File default/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -models_to_compile
-V- wvrin_parse_acelint.pl: Looking for key 'default' in Post Process Pattern File default/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -post_process_pattern_file
-V- wvrin_parse_acelint.pl: Looking for key 'default' in Post Process Pattern File default/./cfg/globalclk_local_ivars.udf/InterfaceVars/-post_process_pattern_file -> default
-I- wvrin_parse_acelint.pl: Debug: Found key 'default' under Post Process Pattern File default/./cfg/globalclk_local_ivars.udf/InterfaceVars/-post_process_pattern_file - PASS
Found value of default (scalar) = cfg/ccdu_clkdist_post_process.pp
-V- wvrin_parse_acelint.pl: Looking for key 'default' in Post Process Pattern File default/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -static_check_cfg_file
-V- wvrin_parse_acelint.pl: Looking for key 'default' in Post Process Pattern File default/./cfg/globalclk_local_ivars.udf/InterfaceVars -> -vlog_opts
-V- wvrin_parse_acelint.pl: Looking for key 'default' in Post Process Pattern File default/./cfg/globalclk_local_ivars.udf/InterfaceVars -> globalclk
-I- wvrin_parse_acelint.pl: Debug: ppfile=cfg/ccdu_clkdist_post_process.pp
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Check UDF structure for Patterns Def OK error
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: About to evaluate PP file 'cfg/ccdu_clkdist_post_process.pp'
Evaluating file cfg/ccdu_clkdist_post_process.pp
The eval returned ''
-V- wvrin_parse_acelint.pl: Looking for key 'okErrors' in  -> Errors
-V- wvrin_parse_acelint.pl: Looking for key 'okErrors' in  -> Modes
-V- wvrin_parse_acelint.pl: Looking for key 'okErrors' in /Modes -> ccdu_test
-V- wvrin_parse_acelint.pl: Looking for key 'okErrors' in /Modes/ccdu_test -> EndString
-V- wvrin_parse_acelint.pl: Looking for key 'okErrors' in /Modes/ccdu_test -> Required
-V- wvrin_parse_acelint.pl: Looking for key 'okErrors' in /Modes/ccdu_test -> RequiredText
-V- wvrin_parse_acelint.pl: Looking for key 'okErrors' in /Modes/ccdu_test -> StartString
-V- wvrin_parse_acelint.pl: Looking for key 'okErrors' in /Modes/ccdu_test -> okErrors
-I- wvrin_parse_acelint.pl: Debug: Found key 'okErrors' under /Modes/ccdu_test - PASS
-V- wvrin_parse_acelint.pl: Looking for key 'okErrors' in /Modes -> helloworld_test
-V- wvrin_parse_acelint.pl: Looking for key 'okErrors' in /Modes -> impossible_test
-V- wvrin_parse_acelint.pl: Looking for key 'okErrors' in  -> TimeoutErrors
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Check PP file for bad OVM_ERROR expression
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: PP File must not have: OVM_ERROR\s*\:\s*[1-9]\b OVM_ERROR\\s\*\:\\s\*[1-9]\b
-I- wvrin_parse_acelint.pl: Debug: File cfg/ccdu_clkdist_post_process.pp has no matches - PASS
-I- wvrin_parse_acelint.pl: Debug: Match found 0 out of 51 line and return=0 - PASS
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Check PP file for bad OVM_FATAL expression
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: PP File must not have: OVM_FATAL\s*\:\s*[1-9]\b OVM_FATAL\\s\*\:\\s\*[1-9]\b
-I- wvrin_parse_acelint.pl: Debug: File cfg/ccdu_clkdist_post_process.pp has no matches - PASS
-I- wvrin_parse_acelint.pl: Debug: Match found 0 out of 51 line and return=0 - PASS
-V- wvrin_parse_acelint.pl: --------------------------------------
-V- wvrin_parse_acelint.pl:    Validation code
-V- wvrin_parse_acelint.pl: --------------------------------------
-I- wvrin_parse_acelint.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_acelint.pl: ################################ END OF Rule: 1.11.a ##################################
-I- wvrin_parse_acelint.pl: 

-I- wvrin_parse_acelint.pl: ################################ Rule: 1.270.a #################################
---------------------------------------------------------------------------------------------------
#      Category: Build & Run                                        #
#          Name: 1.270.a                                            #
#          Rule: IP must follow POR directory structure             #
#       Rule ID: 300                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,GFX/IMG,Super HIP                              #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: TBD

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_acelint.pl: ################################ END OF Rule: 1.270.a #################################-I- wvrin_parse_acelint.pl: 

-I- wvrin_parse_cdc.pl: Legacy file: /p/hdk/rtl/proj_tools/zircon/master/2.08.00/data/zirconQA_legacy.soft_ip.2.08.00_hdk.dat
-V- wvrin_parse_cdc.pl: Reading override data file at tools/zirconqa/inputs/pccdu_override_2.08.00.dat
-I- wvrin_parse_cdc.pl: ################################ Rule: 2.310.a #################################
---------------------------------------------------------------------------------------------------
#      Category: CDC                                                #
#          Name: 2.310.a                                            #
#          Rule: CdcLint must be run and results clean              #
#       Rule ID: 154                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Core/Atom                                  #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: CdcLint enabled in Applicability file:
                 Locate the CdcLint violations xml file (tools/cdcLint/[alias]_violations.xml)
                 Verify the results are clean by parsing xml and verifying there are no unwaived violations.
                 
                 CdcLint disabled in Applicability file:
                 Locate the CDC ZQA file (tools/report/cdc_zqa.log)
                 Verify the log file is clean by executing
                 and checking the log file for errors.
                 
                 List of CDC checks can be found at:
                 https://intelpedia.intel.com/Clock_Domain_Crossing/onda_cdc
                 
                 Override key for CDCLint violations xml file = cdclintviolationsfile
                 Override key for CDC report directory = cdcrptdir

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_cdc.pl: Info: Verify CDC-Lint is run and results are clean
-V- wvrin_parse_cdc.pl: --------------------------------------
-V- wvrin_parse_cdc.pl:    Locate CDC-Lint violations xml file
-V- wvrin_parse_cdc.pl: --------------------------------------
-V- wvrin_parse_cdc.pl: Violations xml = tools/cdcLint/pccdu_violations.xml
-I- wvrin_parse_cdc.pl: Error: CDC-Lint violations xml file not found
-V- wvrin_parse_cdc.pl: --------------------------------------
-V- wvrin_parse_cdc.pl:    Verification code
-V- wvrin_parse_cdc.pl: --------------------------------------
-I- wvrin_parse_cdc.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_cdc.pl: ################################ END OF Rule: 2.310.a #################################
-I- wvrin_parse_cdc.pl: 

-I- wvrin_parse_cdc.pl: ################################ Rule: 2.309.a #################################
---------------------------------------------------------------------------------------------------
#      Category: CDC                                                #
#          Name: 2.309.a                                            #
#          Rule: QuestaCDC input/output collateral delivered        #
#       Rule ID: 411                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Core/Atom,Super HIP                        #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1.Locate top level CDC file (exactly 1 file) - key: cdctopfile
                 a.File name = cdc_hier_ctrl_[alias].v
                 2.Locate the CDC run log files (*_run.log). There must be at least 1 found.
                 a.This report can also be zipped (.rpt.gz).
                 3.Locate the CDC report file (cdc.rpt)
                 a.This report can also be zipped (.rpt.gz).
                 4.Locate the cdc_setting.rpt file
                 a.This report can also be zipped (.rpt.gz).
                 Override key for CDC report directory = cdcdir
                 Override key for CDC top level file = cdctopfile

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_cdc.pl: Info: QuestaCDC input/output collateral delivered under cdcrptdir
-I- wvrin_parse_cdc.pl: Requirement: CDC Hierarchical CFM exists
-I- wvrin_parse_cdc.pl: Requirement: CDC run log file exists
-I- wvrin_parse_cdc.pl: Requirement: CDC report (cdc.rpt) exist
-I- wvrin_parse_cdc.pl: Requirement: CDC setting report (cdc_setting.rpt) must exist
-V- wvrin_parse_cdc.pl: --------------------------------------
-V- wvrin_parse_cdc.pl:    Define tools CDC directory
-V- wvrin_parse_cdc.pl: --------------------------------------
-I- wvrin_parse_cdc.pl: Debug: ./regression/globalclk/pccdu/level0_qcdc.list/gclk_pccdu exists
-I- wvrin_parse_cdc.pl: Debug: dirList1=regression/globalclk/pccdu/level0_qcdc.list/gclk_pccdu
-V- wvrin_parse_cdc.pl: --------------------------------------
-V- wvrin_parse_cdc.pl:    Locate CDC top level file
-V- wvrin_parse_cdc.pl: --------------------------------------
-I- wvrin_parse_cdc.pl: Debug: cdctopfile=cdc_hier_ctrl_gclk_pccdu.v
-V- wvrin_parse_cdc.pl: --------------------------------------
-V- wvrin_parse_cdc.pl:    Locate CDC run log files
-V- wvrin_parse_cdc.pl: --------------------------------------
-I- wvrin_parse_cdc.pl: Debug: extList1=_run\.log(\.gz)?$
-I- wvrin_parse_cdc.pl: Info: Starting point for 'regression/globalclk/pccdu/level0_qcdc.list/gclk_pccdu' after search path=./regression/globalclk/pccdu/level0_qcdc.list/gclk_pccdu
-I- wvrin_parse_cdc.pl: Debug: CDC log file=./regression/globalclk/pccdu/level0_qcdc.list/gclk_pccdu/cdc_run.log
-I- wvrin_parse_cdc.pl: Debug: Count = 1 is greater than or equal to min of 1 - PASS
-V- wvrin_parse_cdc.pl: --------------------------------------
-V- wvrin_parse_cdc.pl:    Locate CDC report file
-V- wvrin_parse_cdc.pl: --------------------------------------
-I- wvrin_parse_cdc.pl: Debug: extList1=^cdc\.rpt(\.gz)?$
-I- wvrin_parse_cdc.pl: Info: Starting point for 'regression/globalclk/pccdu/level0_qcdc.list/gclk_pccdu' after search path=./regression/globalclk/pccdu/level0_qcdc.list/gclk_pccdu
-I- wvrin_parse_cdc.pl: Debug: CDC report file=./regression/globalclk/pccdu/level0_qcdc.list/gclk_pccdu/cdc.rpt
-I- wvrin_parse_cdc.pl: Debug: Count = 1 is exactly 1 - PASS
-V- wvrin_parse_cdc.pl: --------------------------------------
-V- wvrin_parse_cdc.pl:    Locate CDC setting report file
-V- wvrin_parse_cdc.pl: --------------------------------------
-I- wvrin_parse_cdc.pl: Debug: extList1=^cdc_setting\.rpt(\.gz)?$
-I- wvrin_parse_cdc.pl: Info: Starting point for 'regression/globalclk/pccdu/level0_qcdc.list/gclk_pccdu' after search path=./regression/globalclk/pccdu/level0_qcdc.list/gclk_pccdu
-I- wvrin_parse_cdc.pl: Debug: CDC setting report file=./regression/globalclk/pccdu/level0_qcdc.list/gclk_pccdu/cdc_setting.rpt
-I- wvrin_parse_cdc.pl: Debug: Count = 1 is exactly 1 - PASS
-I- wvrin_parse_cdc.pl: Debug: Final AND expression = 0 - PASS
-I- wvrin_parse_cdc.pl: ################################ END OF Rule: 2.309.a #################################
-I- wvrin_parse_cdc.pl: 

-I- wvrin_parse_upf.pl: Legacy file: /p/hdk/rtl/proj_tools/zircon/master/2.08.00/data/zirconQA_legacy.soft_ip.2.08.00_hdk.dat
-V- wvrin_parse_upf.pl: Reading override data file at tools/zirconqa/inputs/pccdu_override_2.08.00.dat
-I- wvrin_parse_upf.pl: ################################ Rule: 24.306.b ################################
------------------------------------------------------------------------------------------------
#      Category: Power                                              #
#          Name: 24.306.b                                           #
#          Rule: UPF file(s) are appropriate for SoC                #
#       Rule ID: 439                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_upf.pl: ################################ END OF Rule: 24.306.b ################################-I- wvrin_parse_upf.pl: 

-I- wvrin_parse_upf.pl: ################################ Rule: 24.312.a ################################
------------------------------------------------------------------------------------------------
#      Category: Power                                              #
#          Name: 24.312.a                                           #
#          Rule: All Power intent Collateral Exists                 #
#       Rule ID: 406                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: TBD

------------------------------------------------------------------------------------------------
-I- wvrin_parse_upf.pl: ################################ END OF Rule: 24.312.a ################################-I- wvrin_parse_upf.pl: 

-I- wvrin_parse_upf.pl: ################################ Rule: 5.304.a #################################
---------------------------------------------------------------------------------------------------
#      Category: Documentation                                      #
#          Name: 5.304.a                                            #
#          Rule: Any requirements for EBB : RF/ROM/SRAM power enable connections are documented in integration guide #
#       Rule ID: 329                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: TBD

---------------------------------------------------------------------------------------------------
-I- wvrin_parse_upf.pl: ################################ END OF Rule: 5.304.a #################################-I- wvrin_parse_upf.pl: 

-I- wvrin_parse_upf.pl: ################################ Rule: 24.306.c ################################
------------------------------------------------------------------------------------------------
#      Category: Power                                              #
#          Name: 24.306.c                                           #
#          Rule: inspectUPF run and is clean                        #
#       Rule ID: 440                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1.InspectUPF log file must exists. Default path is :tools/upf. Default log file is: inspect.log
                 2.InspectUPF log file must be clean. The line must not start with '-E-'.
                 Override key for UPF directory = upfdir
                 Override key for UPF log file = upflog

------------------------------------------------------------------------------------------------
-I- wvrin_parse_upf.pl: Info: InspectUPF run must be clean
-I- wvrin_parse_upf.pl: Requirement: InspectUPF log file must exists
-I- wvrin_parse_upf.pl: Requirement: InspectUPF log file must be clean
-V- wvrin_parse_upf.pl: --------------------------------------
-V- wvrin_parse_upf.pl:    Define UPF directory
-V- wvrin_parse_upf.pl: --------------------------------------
-V- wvrin_parse_upf.pl: Debug: UPF directory = tools/upf
-V- wvrin_parse_upf.pl: --------------------------------------
-V- wvrin_parse_upf.pl:    Define InspectUPF log file format
-V- wvrin_parse_upf.pl: --------------------------------------
-V- wvrin_parse_upf.pl: Debug: InspectUPF log file format = inspect.log
-I- wvrin_parse_upf.pl: Info: Starting point for 'tools/upf' after search path=./tools/upf
-V- wvrin_parse_upf.pl: Debug: No InspectUPF log found under UPF directory tools/upf
-I- wvrin_parse_upf.pl: Error: No InspectUPF log found - FAIL
-I- wvrin_parse_upf.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_upf.pl: ################################ END OF Rule: 24.306.c ################################
-I- wvrin_parse_upf.pl: 

-I- wvrin_parse_upf.pl: ################################ Rule: 24.302.a ################################
------------------------------------------------------------------------------------------------
#      Category: Power                                              #
#          Name: 24.302.a                                           #
#          Rule: Power Enable and acknoledgement port names defined #
#       Rule ID: 327                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: TBD

------------------------------------------------------------------------------------------------
-I- wvrin_parse_upf.pl: ################################ END OF Rule: 24.302.a ################################-I- wvrin_parse_upf.pl: 

-I- wvrin_parse_upf.pl: ################################ Rule: 24.330.a ################################
------------------------------------------------------------------------------------------------
#      Category: Power                                              #
#          Name: 24.330.a                                           #
#          Rule: Power estimation generation must be done using PowerArtist for SIP and Primetime-PX for HIP with reporting following converged SIP/HIP power templates. For Core and GT it is based on converged template #
#       Rule ID: 488                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,Super HIP                #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_upf.pl: ################################ END OF Rule: 24.330.a ################################-I- wvrin_parse_upf.pl: 

-I- wvrin_parse_upf.pl: ################################ Rule: 24.306.d ################################
------------------------------------------------------------------------------------------------
#      Category: Power                                              #
#          Name: 24.306.d                                           #
#          Rule: UPF requirements met                               #
#       Rule ID: 516                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #

------------------------------------------------------------------------------------------------
-I- wvrin_parse_upf.pl: ################################ END OF Rule: 24.306.d ################################-I- wvrin_parse_upf.pl: 

-I- wvrin_parse_upf.pl: ################################ Rule: 24.306.a ################################
------------------------------------------------------------------------------------------------
#      Category: Power                                              #
#          Name: 24.306.a                                           #
#          Rule: Early UPF requirements met: Power State Table, Power Domain, and Strategies #
#       Rule ID: 331                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Small HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: TBD

------------------------------------------------------------------------------------------------
-I- wvrin_parse_upf.pl: ################################ END OF Rule: 24.306.a ################################-I- wvrin_parse_upf.pl: 

-I- wvrin_parse_upf.pl: ################################ Rule: 24.130.a ################################
------------------------------------------------------------------------------------------------
#      Category: Power                                              #
#          Name: 24.130.a                                           #
#          Rule: UPF including sub blocks using load_upf            #
#       Rule ID: 189                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,HIP,Core/Atom,GFX/IMG,SIP to Inway,HIP to Inway,SubSystem,Super HIP #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_upf.pl: ################################ END OF Rule: 24.130.a ################################-I- wvrin_parse_upf.pl: 

-I- wvrin_parse_fishtail.pl: Legacy file: /p/hdk/rtl/proj_tools/zircon/master/2.08.00/data/zirconQA_legacy.soft_ip.2.08.00_hdk.dat
-V- wvrin_parse_fishtail.pl: Reading override data file at tools/zirconqa/inputs/pccdu_override_2.08.00.dat
-I- wvrin_parse_fishtail.pl: ################################ Rule: 10.333.a ################################
------------------------------------------------------------------------------------------------
#      Category: MCP/FP                                             #
#          Name: 10.333.a                                           #
#          Rule: Fishtail passing waivers file provided             #
#       Rule ID: 490                                                #
#     Rule Type: Manual                                             #
# Applicability: SIP,GFX/IMG,SIP to Inway                           #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: Manual check

------------------------------------------------------------------------------------------------
-I- wvrin_parse_fishtail.pl: ################################ END OF Rule: 10.333.a ################################-I- wvrin_parse_fishtail.pl: 

-I- wvrin_parse_fishtail.pl: ################################ Rule: 10.104.a ################################
------------------------------------------------------------------------------------------------
#      Category: MCP/FP                                             #
#          Name: 10.104.a                                           #
#          Rule: Fishtail passing ( Structural  , False Path/ Multy Cycle checks)  #
#       Rule ID: 179                                                #
#     Rule Type: Automatic                                          #
# Applicability: SIP,GFX/IMG,SIP to Inway                           #
#       Version: 2.08.00                                            #
#     Milestone: RTL0P8                                             #
#     Algorithm: 1. Locate the Fishtail run log file. Default is ft_audit.rpt
                 2. PASS if one of the following strings found:
                 Passing path percentage: 100%
                 All Paths Passing
                 No exceptions to verify.
                 
                 Note: ft_audit.rpt will be generated only from version (and above) ft_rdt 15.2.2 and febe 15.24.4
                 
                 FAIL if one of the following strings found:
                 Fatal Error found in log file
                 Parse Error found, run did not complete
                 SDC Execution Error found, run did not complete
                 The top module was not found in the file list
                 
                 
                 Override key for Fishtail report file = fishtailreport
                 Override key for Fishtail waiver dir = fishtailwaiverdir

------------------------------------------------------------------------------------------------
-I- wvrin_parse_fishtail.pl: Info: Locate the Fishtail report file(ft_audit.rpt) and check if it is clean
-I- wvrin_parse_fishtail.pl: Requirement: Fishtail report file must exist.
-I- wvrin_parse_fishtail.pl: Requirement: Fishtail report file must to be clean
-V- wvrin_parse_fishtail.pl: --------------------------------------
-V- wvrin_parse_fishtail.pl:    Define Fishtail report file
-V- wvrin_parse_fishtail.pl: --------------------------------------
-I- wvrin_parse_fishtail.pl: Debug: fishtail report file = ft_audit.rpt
-I- wvrin_parse_fishtail.pl: Debug: File ft_audit.rpt was not found - FAIL
-I- wvrin_parse_fishtail.pl: Error: Fishtail run log file ft_audit.rpt not found! - FAIL 
-V- wvrin_parse_fishtail.pl: --------------------------------------
-V- wvrin_parse_fishtail.pl:    Define Fishtail waiver dir
-V- wvrin_parse_fishtail.pl: --------------------------------------
-I- wvrin_parse_fishtail.pl: Debug: fishtail waiver directory = fishtail/pccdu/results/setup
-V- wvrin_parse_fishtail.pl: --------------------------------------
-V- wvrin_parse_fishtail.pl:    Define Fishtail waiver files
-V- wvrin_parse_fishtail.pl: --------------------------------------
-I- wvrin_parse_fishtail.pl: Debug: File fishtail/pccdu/results/setup/waive.sdc was not found - FAIL
-I- wvrin_parse_fishtail.pl: Debug: File fishtail/pccdu/results/setup/waive.tcl was not found - FAIL
-V- wvrin_parse_fishtail.pl: --------------------------------------
-V- wvrin_parse_fishtail.pl:    Check if Fishtail waiver files exist
-V- wvrin_parse_fishtail.pl: --------------------------------------
-I- wvrin_parse_fishtail.pl: Error: Both Fishtail Waiver files: fishtail/pccdu/results/setup/waive.sdc, fishtail/pccdu/results/setup/waive.tcl are missing - FAIL
-I- wvrin_parse_fishtail.pl: Debug: Final AND expression = 1 - FAIL
-I- wvrin_parse_fishtail.pl: ################################ END OF Rule: 10.104.a ################################
-I- wvrin_parse_fishtail.pl: 

-I- wvrin_parse_caliber.pl: Legacy file: /p/hdk/rtl/proj_tools/zircon/master/2.08.00/data/zirconQA_legacy.soft_ip.2.08.00_hdk.dat
-V- wvrin_parse_caliber.pl: Reading override data file at tools/zirconqa/inputs/pccdu_override_2.08.00.dat
