<!DOCTYPE html>
<html class="writer-html5" lang="en">
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>cic_multichannel Source File &mdash; Bedrock  documentation</title>
      <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
      <link rel="stylesheet" type="text/css" href="../_static/css/theme.css" />

  
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../_static/doctools.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../index.html" class="icon icon-home">
            Bedrock
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../general-docs.html">General Docs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../bedrock-modules.html">Bedrock Modules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../rtsim-module.html">RTSIM Module</a></li>
<li class="toctree-l1"><a class="reference internal" href="../dsp-digaree-module.html">DSP Digaree Module</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">Bedrock</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home" aria-label="Home"></a></li>
      <li class="breadcrumb-item active">cic_multichannel Source File</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../_sources/_gen_src_rst/cic_multichannel_source.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <div class="admonition attention">
<p class="admonition-title">Attention</p>
<p>This documentation is a work in progress.
Expect to see errors and unfinished things.</p>
</div>
<section id="cic-multichannel-source-file">
<span id="cic-multichannel-source"></span><h1>cic_multichannel Source File<a class="headerlink" href="#cic-multichannel-source-file" title="Permalink to this heading">ÔÉÅ</a></h1>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos">  1</span><span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span>
<span class="linenos">  2</span>
<span class="linenos">  3</span><span class="cm">/** CIC Multichannel</span>
<span class="linenos">  4</span><span class="cm">    Generic multichannel Cascaded-Integrator-Comb filter comprised of:</span>
<span class="linenos">  5</span><span class="cm">    - Double Integrator (DI) per channel</span>
<span class="linenos">  6</span><span class="cm">    - Multichannel Serializer sampling the output of all DIs into a shift-chain</span>
<span class="linenos">  7</span><span class="cm">      at a rate defined by cic_base_per</span>
<span class="linenos">  8</span><span class="cm">    - (Optional configurable delay chain)</span>
<span class="linenos">  9</span><span class="cm">    - Cascaded Differentiator and post-filter (CC Filter) with barrel shifter</span>
<span class="linenos"> 10</span><span class="cm">      sampled at a rate defined by cc_samp_per</span>
<span class="linenos"> 11</span><span class="cm">    - CIC timing generator</span>
<span class="linenos"> 12</span><span class="cm">    - Shift-chain tap of the DI serialized stream</span>
<span class="linenos"> 13</span>
<span class="linenos"> 14</span><span class="cm">       +-------------------------------------+</span>
<span class="linenos"> 15</span><span class="cm">       | +-----+   +---+                     |</span>
<span class="linenos"> 16</span><span class="cm"> in[0]---&gt;D INT+---&gt;   |         +-------------&gt; di_sr_out</span>
<span class="linenos"> 17</span><span class="cm">       | +-----+   | S |         |           |</span>
<span class="linenos"> 18</span><span class="cm">       |           | E |         |  +------+ |</span>
<span class="linenos"> 19</span><span class="cm">       | +-----+   | R |         |  |      | |</span>
<span class="linenos"> 20</span><span class="cm"> in[1]---&gt;D INT+---&gt; I +-[][][]--+--&gt;CCFILT+---&gt; cc_sr_out</span>
<span class="linenos"> 21</span><span class="cm">       | +-----+   | A |  SHIFT     |      | |</span>
<span class="linenos"> 22</span><span class="cm">       |           | L |            +---^--+ |</span>
<span class="linenos"> 23</span><span class="cm">       | +-----+   |   |                |    |</span>
<span class="linenos"> 24</span><span class="cm"> in[N]---&gt;D INT+---&gt;   |                |    |</span>
<span class="linenos"> 25</span><span class="cm">       | +-----+   +-^-+                |    |</span>
<span class="linenos"> 26</span><span class="cm">       |             |                  |    |</span>
<span class="linenos"> 27</span><span class="cm">       +-------------------------------------+</span>
<span class="linenos"> 28</span><span class="cm">                     |                  |</span>
<span class="linenos"> 29</span><span class="cm">          cic_sample +                  + cc_sample</span>
<span class="linenos"> 30</span><span class="cm">*/</span>
<span class="linenos"> 31</span>
<span class="linenos"> 32</span><span class="k">module</span><span class="w"> </span><span class="n">cic_multichannel</span><span class="w"> </span><span class="p">#(</span>
<span class="linenos"> 33</span><span class="w">   </span><span class="k">parameter</span><span class="w"> </span><span class="n">n_chan</span><span class="o">=</span><span class="mh">12</span><span class="p">,</span>
<span class="linenos"> 34</span>
<span class="linenos"> 35</span><span class="w">   </span><span class="c1">// DI parameters</span>
<span class="linenos"> 36</span><span class="w">   </span><span class="k">parameter</span><span class="w"> </span><span class="n">di_dwi</span><span class="o">=</span><span class="mh">16</span><span class="p">,</span><span class="w">       </span><span class="c1">// data width</span>
<span class="linenos"> 37</span><span class="w">   </span><span class="k">parameter</span><span class="w"> </span><span class="n">di_rwi</span><span class="o">=</span><span class="mh">32</span><span class="p">,</span><span class="w">       </span><span class="c1">// result width</span>
<span class="linenos"> 38</span><span class="w">                              </span><span class="c1">// Difference between above two widths should be N*log2 of the maximum number</span>
<span class="linenos"> 39</span><span class="w">                              </span><span class="c1">// of samples per CIC sample, where N=2 is the order of the CIC filter</span>
<span class="linenos"> 40</span><span class="w">   </span><span class="k">parameter</span><span class="w"> </span><span class="n">di_noise_bits</span><span class="o">=</span><span class="mh">4</span><span class="p">,</span><span class="w"> </span><span class="c1">// Number of noise bits to discard at the output of Double Integrator.</span>
<span class="linenos"> 41</span><span class="w">                              </span><span class="c1">// This depends on the SNR of the inputs and the CIC sample rate</span>
<span class="linenos"> 42</span>
<span class="linenos"> 43</span><span class="w">   </span><span class="k">parameter</span><span class="w"> </span><span class="n">shift_delay</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w">   </span><span class="c1">// Optional shifter between Integrator and Comb. A value of 0 disables shifter</span>
<span class="linenos"> 44</span>
<span class="linenos"> 45</span><span class="w">   </span><span class="k">parameter</span><span class="w"> </span><span class="n">cc_outw</span><span class="o">=</span><span class="mh">20</span><span class="p">,</span><span class="w">      </span><span class="c1">// CCFilt output width; Must be 20 if using half-band filter</span>
<span class="linenos"> 46</span><span class="w">   </span><span class="k">parameter</span><span class="w"> </span><span class="n">cc_halfband</span><span class="o">=</span><span class="mh">1</span><span class="p">,</span>
<span class="linenos"> 47</span><span class="w">   </span><span class="k">parameter</span><span class="w"> </span><span class="n">cc_use_delay</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w">  </span><span class="c1">// Match pipeline length of filt_halfband=1</span>
<span class="linenos"> 48</span><span class="w">   </span><span class="k">parameter</span><span class="w"> </span><span class="n">cc_shift_base</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="c1">// Bits to discard from previous acc step</span>
<span class="linenos"> 49</span><span class="w">   </span><span class="k">parameter</span><span class="w"> </span><span class="n">cc_shift_wi</span><span class="o">=</span><span class="mh">4</span>
<span class="linenos"> 50</span><span class="p">)</span><span class="w"> </span><span class="p">(</span>
<span class="linenos"> 51</span><span class="w">   </span><span class="c1">// Incoming stream</span>
<span class="linenos"> 52</span><span class="w">   </span><span class="k">input</span><span class="w">                       </span><span class="n">clk</span><span class="p">,</span>
<span class="linenos"> 53</span><span class="w">   </span><span class="k">input</span><span class="w">                       </span><span class="n">reset</span><span class="p">,</span>
<span class="linenos"> 54</span><span class="w">   </span><span class="k">input</span><span class="w">                       </span><span class="n">stb_in</span><span class="p">,</span><span class="w">     </span><span class="c1">// Strobe signal for input samples</span>
<span class="linenos"> 55</span><span class="w">   </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">n_chan</span><span class="o">*</span><span class="n">di_dwi</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">   </span><span class="n">d_in</span><span class="p">,</span><span class="w">       </span><span class="c1">// Flattened array of unprocessed data streams. CH0 in LSBs</span>
<span class="linenos"> 56</span><span class="w">   </span><span class="k">input</span><span class="w">                       </span><span class="n">cic_sample</span><span class="p">,</span><span class="w"> </span><span class="c1">// CIC base sampling signal</span>
<span class="linenos"> 57</span>
<span class="linenos"> 58</span><span class="w">   </span><span class="c1">// CC Filter controls</span>
<span class="linenos"> 59</span><span class="w">   </span><span class="k">input</span><span class="w">                       </span><span class="n">cc_sample</span><span class="p">,</span><span class="w">  </span><span class="c1">// CCFilt sampling signal</span>
<span class="linenos"> 60</span><span class="w">   </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="n">cc_shift_wi</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">     </span><span class="n">cc_shift</span><span class="p">,</span><span class="w">   </span><span class="c1">// controls scaling of filter result</span>
<span class="linenos"> 61</span>
<span class="linenos"> 62</span><span class="w">   </span><span class="c1">// Post-integrator conveyor belt tap</span>
<span class="linenos"> 63</span><span class="w">   </span><span class="k">output</span><span class="w">                      </span><span class="n">di_stb_out</span><span class="p">,</span>
<span class="linenos"> 64</span><span class="w">   </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="n">di_rwi</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">         </span><span class="n">di_sr_out</span><span class="p">,</span>
<span class="linenos"> 65</span>
<span class="linenos"> 66</span><span class="w">   </span><span class="c1">// Post-CC filter conveyor belt out</span>
<span class="linenos"> 67</span><span class="w">   </span><span class="k">output</span><span class="w">                      </span><span class="n">cc_stb_out</span><span class="p">,</span>
<span class="linenos"> 68</span><span class="w">   </span><span class="k">output</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="n">cc_outw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">cc_sr_out</span>
<span class="linenos"> 69</span><span class="p">);</span>
<span class="linenos"> 70</span><span class="w">   </span><span class="c1">// Synchronize reset</span>
<span class="linenos"> 71</span><span class="w">   </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reset_r</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span>
<span class="linenos"> 72</span>
<span class="linenos"> 73</span><span class="w">   </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos"> 74</span><span class="w">      </span><span class="n">reset_r</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">{</span><span class="n">reset_r</span><span class="p">[</span><span class="mh">0</span><span class="p">],</span><span class="n">reset</span><span class="p">};</span>
<span class="linenos"> 75</span><span class="w">   </span><span class="k">end</span>
<span class="linenos"> 76</span>
<span class="linenos"> 77</span><span class="w">   </span><span class="c1">// ------</span>
<span class="linenos"> 78</span><span class="w">   </span><span class="c1">// Double Integrator per channel</span>
<span class="linenos"> 79</span><span class="w">   </span><span class="c1">// ------</span>
<span class="linenos"> 80</span>
<span class="linenos"> 81</span><span class="w">   </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="n">n_chan</span><span class="o">*</span><span class="n">di_rwi</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">di_out</span><span class="p">;</span>
<span class="linenos"> 82</span>
<span class="linenos"> 83</span><span class="w">   </span><span class="k">genvar</span><span class="w"> </span><span class="n">ch_id</span><span class="p">;</span>
<span class="linenos"> 84</span><span class="w">   </span><span class="k">generate</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">ch_id</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"> </span><span class="n">ch_id</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">n_chan</span><span class="p">;</span><span class="w"> </span><span class="n">ch_id</span><span class="o">=</span><span class="n">ch_id</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">g_d_int</span>
<span class="linenos"> 85</span>
<span class="linenos"> 86</span><span class="w">      </span><span class="n">double_inte_smp</span><span class="w"> </span><span class="p">#(</span>
<span class="linenos"> 87</span><span class="w">         </span><span class="p">.</span><span class="n">dwi</span><span class="w"> </span><span class="p">(</span><span class="n">di_dwi</span><span class="p">),</span>
<span class="linenos"> 88</span><span class="w">         </span><span class="p">.</span><span class="n">dwo</span><span class="w"> </span><span class="p">(</span><span class="n">di_rwi</span><span class="p">))</span>
<span class="linenos"> 89</span><span class="w">      </span><span class="n">i_double_inte</span><span class="w"> </span><span class="p">(</span>
<span class="linenos"> 90</span><span class="w">         </span><span class="p">.</span><span class="n">clk</span><span class="w">    </span><span class="p">(</span><span class="n">clk</span><span class="p">),</span>
<span class="linenos"> 91</span><span class="w">         </span><span class="p">.</span><span class="n">reset</span><span class="w">  </span><span class="p">(</span><span class="n">reset_r</span><span class="p">[</span><span class="mh">1</span><span class="p">]),</span>
<span class="linenos"> 92</span><span class="w">         </span><span class="p">.</span><span class="n">stb_in</span><span class="w"> </span><span class="p">(</span><span class="n">stb_in</span><span class="p">),</span>
<span class="linenos"> 93</span><span class="w">         </span><span class="p">.</span><span class="n">in</span><span class="w">     </span><span class="p">(</span><span class="n">d_in</span><span class="p">[(</span><span class="n">ch_id</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="o">*</span><span class="n">di_dwi</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="n">ch_id</span><span class="o">*</span><span class="n">di_dwi</span><span class="p">]),</span>
<span class="linenos"> 94</span><span class="w">         </span><span class="p">.</span><span class="n">out</span><span class="w">    </span><span class="p">(</span><span class="n">di_out</span><span class="p">[(</span><span class="n">ch_id</span><span class="o">+</span><span class="mh">1</span><span class="p">)</span><span class="o">*</span><span class="n">di_rwi</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="n">ch_id</span><span class="o">*</span><span class="n">di_rwi</span><span class="p">])</span>
<span class="linenos"> 95</span><span class="w">        </span><span class="p">);</span>
<span class="linenos"> 96</span>
<span class="linenos"> 97</span><span class="w">   </span><span class="k">end</span><span class="w"> </span><span class="k">endgenerate</span>
<span class="linenos"> 98</span>
<span class="linenos"> 99</span><span class="w">   </span><span class="c1">// ------</span>
<span class="linenos">100</span><span class="w">   </span><span class="c1">// Multichannel serializer/conveyor belt generator</span>
<span class="linenos">101</span><span class="w">   </span><span class="c1">// ------</span>
<span class="linenos">102</span>
<span class="linenos">103</span><span class="w">   </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="n">di_rwi</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">sr_out_l</span><span class="p">;</span>
<span class="linenos">104</span><span class="w">   </span><span class="kt">wire</span><span class="w"> </span><span class="n">stb_out_l</span><span class="p">;</span>
<span class="linenos">105</span>
<span class="linenos">106</span><span class="w">   </span><span class="n">serializer_multichannel</span><span class="w"> </span><span class="p">#(</span>
<span class="linenos">107</span><span class="w">      </span><span class="p">.</span><span class="n">n_chan</span><span class="w"> </span><span class="p">(</span><span class="n">n_chan</span><span class="p">),</span>
<span class="linenos">108</span><span class="w">      </span><span class="p">.</span><span class="n">dw</span><span class="w">     </span><span class="p">(</span><span class="n">di_rwi</span><span class="p">))</span>
<span class="linenos">109</span><span class="w">   </span><span class="n">i_serializer_multich</span><span class="w"> </span><span class="p">(</span>
<span class="linenos">110</span><span class="w">      </span><span class="p">.</span><span class="n">clk</span><span class="w">        </span><span class="p">(</span><span class="n">clk</span><span class="p">),</span>
<span class="linenos">111</span><span class="w">      </span><span class="p">.</span><span class="n">sample_in</span><span class="w">  </span><span class="p">(</span><span class="n">cic_sample</span><span class="p">),</span>
<span class="linenos">112</span><span class="w">      </span><span class="p">.</span><span class="n">data_in</span><span class="w">    </span><span class="p">(</span><span class="n">di_out</span><span class="p">),</span>
<span class="linenos">113</span><span class="w">      </span><span class="p">.</span><span class="n">gate_out</span><span class="w">   </span><span class="p">(</span><span class="n">stb_out_l</span><span class="p">),</span>
<span class="linenos">114</span><span class="w">      </span><span class="p">.</span><span class="n">stream_out</span><span class="w"> </span><span class="p">(</span><span class="n">sr_out_l</span><span class="p">)</span>
<span class="linenos">115</span><span class="w">   </span><span class="p">);</span>
<span class="linenos">116</span>
<span class="linenos">117</span><span class="w">   </span><span class="c1">// ------</span>
<span class="linenos">118</span><span class="w">   </span><span class="c1">// Optional shift-based delay</span>
<span class="linenos">119</span><span class="w">   </span><span class="c1">// ------</span>
<span class="linenos">120</span><span class="w">   </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="n">di_rwi</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">sr_out_shift</span><span class="p">;</span>
<span class="linenos">121</span><span class="w">   </span><span class="kt">wire</span><span class="w"> </span><span class="n">stb_out_shift</span><span class="p">,</span><span class="w"> </span><span class="n">stb_out_shift_l</span><span class="p">;</span>
<span class="linenos">122</span>
<span class="linenos">123</span><span class="w">   </span><span class="n">reg_delay</span><span class="w"> </span><span class="p">#(</span>
<span class="linenos">124</span><span class="w">      </span><span class="p">.</span><span class="n">dw</span><span class="w">  </span><span class="p">(</span><span class="n">di_rwi</span><span class="o">+</span><span class="mh">1</span><span class="p">),</span>
<span class="linenos">125</span><span class="w">      </span><span class="p">.</span><span class="n">len</span><span class="w"> </span><span class="p">(</span><span class="n">shift_delay</span><span class="o">*</span><span class="n">n_chan</span><span class="p">))</span>
<span class="linenos">126</span><span class="w">   </span><span class="n">i_shift_delay</span><span class="w"> </span><span class="p">(</span>
<span class="linenos">127</span><span class="w">      </span><span class="p">.</span><span class="n">clk</span><span class="w">   </span><span class="p">(</span><span class="n">clk</span><span class="p">),</span>
<span class="linenos">128</span><span class="w">      </span><span class="p">.</span><span class="n">reset</span><span class="w"> </span><span class="p">(</span><span class="n">reset</span><span class="p">),</span>
<span class="linenos">129</span><span class="w">      </span><span class="p">.</span><span class="n">gate</span><span class="w">  </span><span class="p">(</span><span class="n">stb_out_l</span><span class="p">),</span><span class="w"> </span><span class="c1">// Shift at line-rate</span>
<span class="linenos">130</span><span class="w">      </span><span class="p">.</span><span class="n">din</span><span class="w">   </span><span class="p">({</span><span class="n">sr_out_l</span><span class="p">,</span><span class="w"> </span><span class="n">stb_out_l</span><span class="p">}),</span>
<span class="linenos">131</span><span class="w">      </span><span class="p">.</span><span class="n">dout</span><span class="w">  </span><span class="p">({</span><span class="n">sr_out_shift</span><span class="p">,</span><span class="w"> </span><span class="n">stb_out_shift_l</span><span class="p">})</span>
<span class="linenos">132</span><span class="w">   </span><span class="p">);</span>
<span class="linenos">133</span>
<span class="linenos">134</span><span class="w">   </span><span class="k">assign</span><span class="w"> </span><span class="n">stb_out_shift</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">stb_out_shift_l</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">stb_out_l</span><span class="p">;</span>
<span class="linenos">135</span>
<span class="linenos">136</span><span class="w">   </span><span class="c1">// Pre-comb conveyor-belt tap</span>
<span class="linenos">137</span><span class="w">   </span><span class="k">assign</span><span class="w"> </span><span class="n">di_stb_out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">stb_out_shift</span><span class="p">;</span>
<span class="linenos">138</span><span class="w">   </span><span class="k">assign</span><span class="w"> </span><span class="n">di_sr_out</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">sr_out_shift</span><span class="p">;</span>
<span class="linenos">139</span>
<span class="linenos">140</span><span class="w">   </span><span class="c1">// ------</span>
<span class="linenos">141</span><span class="w">   </span><span class="c1">// Cascaded differentiator and post-filter</span>
<span class="linenos">142</span><span class="w">   </span><span class="c1">// ------</span>
<span class="linenos">143</span><span class="no">`ifdef</span><span class="w"> </span><span class="n">SIMULATE</span>
<span class="linenos">144</span><span class="w">   </span><span class="c1">// Enforces correct parameter settings</span>
<span class="linenos">145</span><span class="w">   </span><span class="k">initial</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">146</span><span class="w">      </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">cc_halfband</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">cc_outw</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="mh">20</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="linenos">147</span><span class="w">         </span><span class="nb">$display</span><span class="p">(</span><span class="s">&quot;ERROR: Output width of CC filt must be 20 when using the Half-Band filter&quot;</span><span class="p">);</span>
<span class="linenos">148</span><span class="w">         </span><span class="nb">$finish</span><span class="p">;</span>
<span class="linenos">149</span><span class="w">      </span><span class="k">end</span>
<span class="linenos">150</span><span class="w">   </span><span class="k">end</span>
<span class="linenos">151</span><span class="no">`endif</span>
<span class="linenos">152</span>
<span class="linenos">153</span><span class="w">   </span><span class="n">ccfilt</span><span class="w"> </span><span class="p">#(</span>
<span class="linenos">154</span><span class="w">      </span><span class="p">.</span><span class="n">dw</span><span class="w">         </span><span class="p">(</span><span class="n">di_rwi</span><span class="o">-</span><span class="n">di_noise_bits</span><span class="p">),</span>
<span class="linenos">155</span><span class="w">      </span><span class="p">.</span><span class="n">outw</span><span class="w">       </span><span class="p">(</span><span class="n">cc_outw</span><span class="p">),</span>
<span class="linenos">156</span><span class="w">      </span><span class="p">.</span><span class="n">shift_wi</span><span class="w">   </span><span class="p">(</span><span class="n">cc_shift_wi</span><span class="p">),</span>
<span class="linenos">157</span><span class="w">      </span><span class="p">.</span><span class="n">shift_base</span><span class="w"> </span><span class="p">(</span><span class="n">cc_shift_base</span><span class="p">),</span>
<span class="linenos">158</span><span class="w">      </span><span class="p">.</span><span class="n">dsr_len</span><span class="w">    </span><span class="p">(</span><span class="n">n_chan</span><span class="p">),</span>
<span class="linenos">159</span><span class="w">      </span><span class="p">.</span><span class="n">use_hb</span><span class="w">     </span><span class="p">(</span><span class="n">cc_halfband</span><span class="p">),</span>
<span class="linenos">160</span><span class="w">      </span><span class="p">.</span><span class="n">use_delay</span><span class="w">  </span><span class="p">(</span><span class="n">cc_use_delay</span><span class="p">))</span>
<span class="linenos">161</span><span class="w">   </span><span class="n">i_ccfilt</span>
<span class="linenos">162</span><span class="w">   </span><span class="p">(</span>
<span class="linenos">163</span><span class="w">      </span><span class="p">.</span><span class="n">clk</span><span class="w">      </span><span class="p">(</span><span class="n">clk</span><span class="p">),</span>
<span class="linenos">164</span><span class="w">      </span><span class="p">.</span><span class="n">reset</span><span class="w">    </span><span class="p">(</span><span class="n">reset</span><span class="p">),</span>
<span class="linenos">165</span><span class="w">      </span><span class="p">.</span><span class="n">sr_in</span><span class="w">    </span><span class="p">(</span><span class="n">sr_out_shift</span><span class="p">[</span><span class="n">di_rwi</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="p">(</span><span class="n">di_noise_bits</span><span class="p">)]),</span><span class="w"> </span><span class="c1">// Discard noisy LSBs</span>
<span class="linenos">166</span><span class="w">      </span><span class="p">.</span><span class="n">sr_valid</span><span class="w"> </span><span class="p">(</span><span class="n">stb_out_shift</span><span class="o">&amp;</span><span class="n">cc_sample</span><span class="p">),</span>
<span class="linenos">167</span><span class="w">      </span><span class="p">.</span><span class="n">shift</span><span class="w">    </span><span class="p">(</span><span class="n">cc_shift</span><span class="p">),</span>
<span class="linenos">168</span><span class="w">      </span><span class="p">.</span><span class="n">result</span><span class="w">   </span><span class="p">(</span><span class="n">cc_sr_out</span><span class="p">),</span><span class="w"> </span><span class="c1">// signed filtered and scaled result</span>
<span class="linenos">169</span><span class="w">      </span><span class="p">.</span><span class="n">strobe</span><span class="w">   </span><span class="p">(</span><span class="n">cc_stb_out</span><span class="p">)</span>
<span class="linenos">170</span><span class="w">   </span><span class="p">);</span>
<span class="linenos">171</span>
<span class="linenos">172</span><span class="k">endmodule</span>
</pre></div>
</div>
</section>


           </div>
          </div>
          <footer>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, LBNL ATG.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>