
*** Running vivado
    with args -log xcl_design_axicc_ddrmem_3_ctrl_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xcl_design_axicc_ddrmem_3_ctrl_0.tcl



****** Vivado v2016.3_sdx (64-bit)
  **** SW Build 1721784 on Tue Nov 29 22:12:44 MST 2016
  **** IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/SDx/2016.3/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source xcl_design_axicc_ddrmem_3_ctrl_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 420.492 ; gain = 210.871
INFO: [Synth 8-638] synthesizing module 'xcl_design_axicc_ddrmem_3_ctrl_0' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_axicc_ddrmem_3_ctrl_0/synth/xcl_design_axicc_ddrmem_3_ctrl_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_9_axi_clock_converter' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/cf3b/hdl/axi_clock_converter_v2_1_vl_rfs.v:642]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (1#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_9_lite_async' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/cf3b/hdl/axi_clock_converter_v2_1_vl_rfs.v:514]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake' [C:/Xilinx/SDx/2016.3/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:356]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [C:/Xilinx/SDx/2016.3/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:99]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (2#1) [C:/Xilinx/SDx/2016.3/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:99]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake' (3#1) [C:/Xilinx/SDx/2016.3/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:356]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_9_lite_async' (4#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/cf3b/hdl/axi_clock_converter_v2_1_vl_rfs.v:514]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_9_lite_async__parameterized0' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/cf3b/hdl/axi_clock_converter_v2_1_vl_rfs.v:514]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake__parameterized0' [C:/Xilinx/SDx/2016.3/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:356]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake__parameterized0' (4#1) [C:/Xilinx/SDx/2016.3/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:356]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_9_lite_async__parameterized0' (4#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/cf3b/hdl/axi_clock_converter_v2_1_vl_rfs.v:514]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_9_lite_async__parameterized1' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/cf3b/hdl/axi_clock_converter_v2_1_vl_rfs.v:514]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake__parameterized1' [C:/Xilinx/SDx/2016.3/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:356]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake__parameterized1' (4#1) [C:/Xilinx/SDx/2016.3/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:356]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_9_lite_async__parameterized1' (4#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/cf3b/hdl/axi_clock_converter_v2_1_vl_rfs.v:514]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_9_lite_async__parameterized2' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/cf3b/hdl/axi_clock_converter_v2_1_vl_rfs.v:514]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake__parameterized2' [C:/Xilinx/SDx/2016.3/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:356]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake__parameterized2' (4#1) [C:/Xilinx/SDx/2016.3/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:356]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_9_lite_async__parameterized2' (4#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/cf3b/hdl/axi_clock_converter_v2_1_vl_rfs.v:514]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (5#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_9_axi_clock_converter' (6#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ipshared/cf3b/hdl/axi_clock_converter_v2_1_vl_rfs.v:642]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_axicc_ddrmem_3_ctrl_0' (7#1) [c:/Sim/sdaccel_ku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_axicc_ddrmem_3_ctrl_0/synth/xcl_design_axicc_ddrmem_3_ctrl_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 535.719 ; gain = 326.098
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 535.719 ; gain = 326.098
INFO: [Device 21-403] Loading part xcku115-flvb2104-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1105.629 ; gain = 0.023
Finished Constraint Validation : Time (s): cpu = 00:00:58 ; elapsed = 00:01:09 . Memory (MB): peak = 1105.629 ; gain = 896.008
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:58 ; elapsed = 00:01:09 . Memory (MB): peak = 1105.629 ; gain = 896.008
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:09 . Memory (MB): peak = 1105.629 ; gain = 896.008
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:59 ; elapsed = 00:01:10 . Memory (MB): peak = 1105.629 ; gain = 896.008
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:12 . Memory (MB): peak = 1105.629 ; gain = 896.008
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:01:34 . Memory (MB): peak = 1262.523 ; gain = 1052.902
Finished Timing Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:34 . Memory (MB): peak = 1263.508 ; gain = 1053.887
Finished Technology Mapping : Time (s): cpu = 00:01:22 ; elapsed = 00:01:35 . Memory (MB): peak = 1283.777 ; gain = 1074.156
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:36 . Memory (MB): peak = 1283.777 ; gain = 1074.156
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:36 . Memory (MB): peak = 1283.777 ; gain = 1074.156
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:36 . Memory (MB): peak = 1283.777 ; gain = 1074.156
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:36 . Memory (MB): peak = 1283.777 ; gain = 1074.156
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:36 . Memory (MB): peak = 1283.777 ; gain = 1074.156
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:01:36 . Memory (MB): peak = 1283.777 ; gain = 1074.156

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     7|
|2     |LUT2 |     5|
|3     |LUT3 |    15|
|4     |LUT4 |    15|
|5     |LUT5 |    15|
|6     |LUT6 |     5|
|7     |FDRE |   354|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:01:36 . Memory (MB): peak = 1283.777 ; gain = 1074.156
synth_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:31 . Memory (MB): peak = 1493.484 ; gain = 1150.938
