verilog work "C:/Users/Jing Yun/Documents/mojo/502PropRand/work/planAhead/502PropRand/502PropRand.srcs/sources_1/imports/verilog/counter_4.v"
verilog work "C:/Users/Jing Yun/Documents/mojo/502PropRand/work/planAhead/502PropRand/502PropRand.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/Jing Yun/Documents/mojo/502PropRand/work/planAhead/502PropRand/502PropRand.srcs/sources_1/imports/verilog/propogate_2.v"
verilog work "C:/Users/Jing Yun/Documents/mojo/502PropRand/work/planAhead/502PropRand/502PropRand.srcs/sources_1/imports/verilog/pn_gen_3.v"
verilog work "C:/Users/Jing Yun/Documents/mojo/502PropRand/work/planAhead/502PropRand/502PropRand.srcs/sources_1/imports/verilog/mojo_top_0.v"
