{"vcs1":{"timestamp_begin":1684264181.246587227, "rt":1.28, "ut":0.37, "st":0.21}}
{"vcselab":{"timestamp_begin":1684264182.620803945, "rt":1.20, "ut":0.45, "st":0.16}}
{"link":{"timestamp_begin":1684264183.889666805, "rt":0.44, "ut":0.22, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684264180.602513491}
{"VCS_COMP_START_TIME": 1684264180.602513491}
{"VCS_COMP_END_TIME": 1684264185.826354630}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330304}}
{"stitch_vcselab": {"peak_mem": 211964}}
