#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Dec 12 13:56:06 2025
# Process ID: 49136
# Current directory: C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1
# Command line: vivado.exe -log system_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top.tcl
# Log file: C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/system_top.vds
# Journal file: C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1\vivado.jou
# Running On: Dingjia_XPS, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 14, Host memory: 34014 MB
#-----------------------------------------------------------
source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/dshen/Downloads/RD_hdmi_ip2020/hdmi_tx_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.cache/ip 
Command: read_checkpoint -auto_incremental -incremental C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/utils_1/imports/synth_1/mb_intro_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/utils_1/imports/synth_1/mb_intro_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top system_top -part xc7s50csga324-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'hdmi_tx_0' is locked:
* IP definition 'hdmi_tx (1.0)' for IP 'hdmi_tx_0' (customized with software release 2022.2) was not found in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 54976
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1850.910 ; gain = 408.340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/system_top.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_hdmi_top' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:5]
INFO: [Synth 8-6157] synthesizing module 'sample_count_sync' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/sample_count_sync.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'sample_count_sync' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/sample_count_sync.sv:8]
INFO: [Synth 8-6157] synthesizing module 'hex_driver' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'hex_driver' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mb_usb' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:936]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_axi_uartlite_0_0' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_axi_uartlite_0_0' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_clk_wiz_1_0' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_clk_wiz_1_0' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_gpio_usb_int_0' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_gpio_usb_int_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_gpio_usb_int_0' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_gpio_usb_int_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_gpio_usb_keycode_0' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_gpio_usb_keycode_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_gpio_usb_keycode_0' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_gpio_usb_keycode_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_gpio_usb_rst_0' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_gpio_usb_rst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_gpio_usb_rst_0' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_gpio_usb_rst_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_mdm_1_0' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_mdm_1_0' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_microblaze_0_0' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_microblaze_0_0' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_microblaze_0_axi_intc_0' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_microblaze_0_axi_intc_0' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_microblaze_0_axi_periph_0' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1602]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CNVJ1L' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CNVJ1L' (0#1) [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_ADY9K' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_ADY9K' (0#1) [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_BB516Y' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_BB516Y' (0#1) [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_11D4JQ3' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_11D4JQ3' (0#1) [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_Y7VWKU' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_Y7VWKU' (0#1) [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1N5X0ZJ' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:672]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1N5X0ZJ' (0#1) [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:672]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1Y6O2J1' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:804]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1Y6O2J1' (0#1) [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:804]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_16FJ1YW' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2926]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_16FJ1YW' (0#1) [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2926]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_xbar_0' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_xbar_0' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_usb_xbar_0' is unconnected for instance 'xbar' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2651]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_usb_xbar_0' is unconnected for instance 'xbar' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2651]
WARNING: [Synth 8-7023] instance 'xbar' of module 'mb_usb_xbar_0' has 40 connections declared, but only 38 given [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2651]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_microblaze_0_axi_periph_0' (0#1) [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1602]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_4XV58R' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2692]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_dlmb_bram_if_cntlr_0' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_dlmb_bram_if_cntlr_0' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_dlmb_v10_0' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_dlmb_v10_0' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_usb_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2838]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_usb_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2838]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_ilmb_bram_if_cntlr_0' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_ilmb_bram_if_cntlr_0' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_ilmb_v10_0' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_ilmb_v10_0' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_usb_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2884]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_usb_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2884]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_lmb_bram_0' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_lmb_bram_0' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mb_usb_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2909]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mb_usb_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2909]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_usb_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2909]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_4XV58R' (0#1) [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2692]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_rst_clk_wiz_1_100M_0' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_rst_clk_wiz_1_100M_0' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mb_usb_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1532]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mb_usb_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1532]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mb_usb_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1532]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_spi_usb_0' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_spi_usb_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_spi_usb_0' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_spi_usb_0_stub.v:5]
WARNING: [Synth 8-7071] port 'io0_t' of module 'mb_usb_spi_usb_0' is unconnected for instance 'spi_usb' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1541]
WARNING: [Synth 8-7071] port 'io1_o' of module 'mb_usb_spi_usb_0' is unconnected for instance 'spi_usb' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1541]
WARNING: [Synth 8-7071] port 'io1_t' of module 'mb_usb_spi_usb_0' is unconnected for instance 'spi_usb' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1541]
WARNING: [Synth 8-7071] port 'sck_t' of module 'mb_usb_spi_usb_0' is unconnected for instance 'spi_usb' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1541]
WARNING: [Synth 8-7071] port 'ss_t' of module 'mb_usb_spi_usb_0' is unconnected for instance 'spi_usb' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1541]
WARNING: [Synth 8-7023] instance 'spi_usb' of module 'mb_usb_spi_usb_0' has 33 connections declared, but only 28 given [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1541]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_timer_usb_axi_0' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_timer_usb_axi_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_timer_usb_axi_0' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/mb_usb_timer_usb_axi_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'mb_usb_timer_usb_axi_0' is unconnected for instance 'timer_usb_axi' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1570]
WARNING: [Synth 8-7071] port 'generateout1' of module 'mb_usb_timer_usb_axi_0' is unconnected for instance 'timer_usb_axi' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1570]
WARNING: [Synth 8-7071] port 'pwm0' of module 'mb_usb_timer_usb_axi_0' is unconnected for instance 'timer_usb_axi' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1570]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'mb_usb_timer_usb_axi_0' has 26 connections declared, but only 23 given [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1570]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_xlconcat_0_0' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_xlconcat_0_0/synth/mb_usb_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_xlconcat_0_0' (0#1) [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_xlconcat_0_0/synth/mb_usb_xlconcat_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb' (0#1) [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/synth/mb_usb.v:936]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:136]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:136]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'game_control' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/game_control.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/game_control.sv:38]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/game_control.sv:65]
INFO: [Synth 8-6155] done synthesizing module 'game_control' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/game_control.sv:6]
INFO: [Synth 8-6157] synthesizing module 'tile_sequencer' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/tile_sequencer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'tile_rom' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/tile_rom.sv:7]
INFO: [Synth 8-3876] $readmem data file 'song.mem' is read successfully [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/tile_rom.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'tile_rom' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/tile_rom.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tile_sequencer' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/tile_sequencer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'tile_logic' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/tiles.sv:5]
INFO: [Synth 8-6157] synthesizing module 'lane_logic' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/lane_logic.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'lane_logic' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/lane_logic.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tile_logic' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/tiles.sv:5]
INFO: [Synth 8-6157] synthesizing module 'color_mapper' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/design_source/Color_Mapper.sv:7]
INFO: [Synth 8-6157] synthesizing module 'lane_renderer' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/lane_renderer.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/lane_renderer.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'lane_renderer' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/lane_renderer.sv:6]
INFO: [Synth 8-6157] synthesizing module 'heart_hud' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/heart_hud.sv:3]
INFO: [Synth 8-6157] synthesizing module 'heart_rom' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/heart_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'heart_rom' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/heart_rom_stub.v:5]
WARNING: [Synth 8-7071] port 'wea' of module 'heart_rom' is unconnected for instance 'heart_rom_inst' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/heart_hud.sv:47]
WARNING: [Synth 8-7071] port 'dina' of module 'heart_rom' is unconnected for instance 'heart_rom_inst' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/heart_hud.sv:47]
WARNING: [Synth 8-7023] instance 'heart_rom_inst' of module 'heart_rom' has 5 connections declared, but only 3 given [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/heart_hud.sv:47]
INFO: [Synth 8-6157] synthesizing module 'heart_palette' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/heart/heart_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'heart_palette' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/heart/heart_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'heart_hud' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/heart_hud.sv:3]
INFO: [Synth 8-6157] synthesizing module 'font_rom' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/src/font_rom.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'font_rom' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/src/font_rom.sv:1]
INFO: [Synth 8-6157] synthesizing module 'score_display' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/score_display.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'score_display' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/score_display.sv:7]
INFO: [Synth 8-6157] synthesizing module 'end_display' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/end_display.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'end_display' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/end_display.sv:7]
INFO: [Synth 8-6157] synthesizing module 'start_screen' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/start_screen.sv:3]
INFO: [Synth 8-6157] synthesizing module 'title_hud' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/title_hud.sv:3]
INFO: [Synth 8-6157] synthesizing module 'title_rom' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/title_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'title_rom' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/title_rom_stub.v:5]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (4) of module 'title_rom' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/title_hud.sv:45]
WARNING: [Synth 8-7071] port 'wea' of module 'title_rom' is unconnected for instance 'title_rom_inst' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/title_hud.sv:42]
WARNING: [Synth 8-7071] port 'dina' of module 'title_rom' is unconnected for instance 'title_rom_inst' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/title_hud.sv:42]
WARNING: [Synth 8-7023] instance 'title_rom_inst' of module 'title_rom' has 5 connections declared, but only 3 given [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/title_hud.sv:42]
INFO: [Synth 8-6157] synthesizing module 'title_palette' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/title/title_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'title_palette' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/title/title_palette.sv:1]
WARNING: [Synth 8-689] width (8) of port connection 'index' does not match port width (4) of module 'title_palette' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/title_hud.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'title_hud' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/title_hud.sv:3]
INFO: [Synth 8-6157] synthesizing module 'title_subtext' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/title_subtext.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'title_subtext' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/title_subtext.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'start_screen' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/start_screen.sv:3]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/design_source/Color_Mapper.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'color_mapper' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/design_source/Color_Mapper.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_hdmi_top' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:5]
INFO: [Synth 8-6157] synthesizing module 'top_audio' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/audio/top_audio.sv:8]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/.Xil/Vivado-49136-Dingjia_XPS/realtime/clk_wiz_1_stub.v:5]
WARNING: [Synth 8-7071] port 'reset' of module 'clk_wiz_1' is unconnected for instance 'clock_gen' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/audio/top_audio.sv:35]
WARNING: [Synth 8-7023] instance 'clock_gen' of module 'clk_wiz_1' has 4 connections declared, but only 3 given [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/audio/top_audio.sv:35]
INFO: [Synth 8-6157] synthesizing module 'sdcard_init' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/audio/sdcard_init.sv:18]
	Parameter MAX_RAM_ADDRESS bound to: 25'b1111111111111111111111111 
	Parameter SDHC bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'SdCardCtrl' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/audio/SDCard.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'SdCardCtrl' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/audio/SDCard.vhd:196]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/audio/sdcard_init.sv:104]
INFO: [Synth 8-6155] done synthesizing module 'sdcard_init' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/audio/sdcard_init.sv:18]
INFO: [Synth 8-6157] synthesizing module 'fifo_8bit' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/audio/fifo_8bit.sv:7]
	Parameter DEPTH bound to: 2048 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_8bit' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/audio/fifo_8bit.sv:7]
INFO: [Synth 8-226] default block is never used [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/audio/top_audio.sv:135]
INFO: [Synth 8-6157] synthesizing module 'pwm_audio' [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/audio/pwm_audio.sv:7]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter SAMPLE_RATE bound to: 44100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_audio' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/audio/pwm_audio.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'top_audio' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/imports/audio/top_audio.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'system_top' (0#1) [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/system_top.sv:4]
WARNING: [Synth 8-6014] Unused sequential element max_y_reg was removed.  [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/lane_logic.sv:96]
WARNING: [Synth 8-6014] Unused sequential element front_idx_reg was removed.  [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/lane_logic.sv:97]
WARNING: [Synth 8-6014] Unused sequential element found_reg was removed.  [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/sources_1/new/lane_logic.sv:98]
WARNING: [Synth 8-7129] Port Lane_Right[9] in module lane_renderer is either unconnected or has no load
WARNING: [Synth 8-7129] Port Lane_Right[8] in module lane_renderer is either unconnected or has no load
WARNING: [Synth 8-7129] Port Lane_Right[7] in module lane_renderer is either unconnected or has no load
WARNING: [Synth 8-7129] Port Lane_Right[6] in module lane_renderer is either unconnected or has no load
WARNING: [Synth 8-7129] Port Lane_Right[5] in module lane_renderer is either unconnected or has no load
WARNING: [Synth 8-7129] Port Lane_Right[4] in module lane_renderer is either unconnected or has no load
WARNING: [Synth 8-7129] Port Lane_Right[3] in module lane_renderer is either unconnected or has no load
WARNING: [Synth 8-7129] Port Lane_Right[2] in module lane_renderer is either unconnected or has no load
WARNING: [Synth 8-7129] Port Lane_Right[1] in module lane_renderer is either unconnected or has no load
WARNING: [Synth 8-7129] Port Lane_Right[0] in module lane_renderer is either unconnected or has no load
WARNING: [Synth 8-7129] Port save_state in module lane_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port restore_state in module lane_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1991.895 ; gain = 549.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1991.895 ; gain = 549.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1991.895 ; gain = 549.324
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1991.895 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_0/mb_usb_axi_uartlite_0_0/mb_usb_axi_uartlite_0_0_in_context.xdc] for cell 'game_system/mb_block_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_0/mb_usb_axi_uartlite_0_0/mb_usb_axi_uartlite_0_0_in_context.xdc] for cell 'game_system/mb_block_i/axi_uartlite_0'
Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0_in_context.xdc] for cell 'game_system/mb_block_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0/mb_usb_clk_wiz_1_0_in_context.xdc] for cell 'game_system/mb_block_i/clk_wiz_1'
Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_int_0/mb_usb_gpio_usb_int_0/mb_usb_gpio_usb_int_0_in_context.xdc] for cell 'game_system/mb_block_i/gpio_usb_int'
Finished Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_int_0/mb_usb_gpio_usb_int_0/mb_usb_gpio_usb_int_0_in_context.xdc] for cell 'game_system/mb_block_i/gpio_usb_int'
Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_keycode_0/mb_usb_gpio_usb_keycode_0/mb_usb_gpio_usb_keycode_0_in_context.xdc] for cell 'game_system/mb_block_i/gpio_usb_keycode'
Finished Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_keycode_0/mb_usb_gpio_usb_keycode_0/mb_usb_gpio_usb_keycode_0_in_context.xdc] for cell 'game_system/mb_block_i/gpio_usb_keycode'
Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_rst_0/mb_usb_gpio_usb_rst_0/mb_usb_gpio_usb_rst_0_in_context.xdc] for cell 'game_system/mb_block_i/gpio_usb_rst'
Finished Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_gpio_usb_rst_0/mb_usb_gpio_usb_rst_0/mb_usb_gpio_usb_rst_0_in_context.xdc] for cell 'game_system/mb_block_i/gpio_usb_rst'
Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_mdm_1_0/mb_usb_mdm_1_0/mb_usb_mdm_1_0_in_context.xdc] for cell 'game_system/mb_block_i/mdm_1'
Finished Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_mdm_1_0/mb_usb_mdm_1_0/mb_usb_mdm_1_0_in_context.xdc] for cell 'game_system/mb_block_i/mdm_1'
Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_0/mb_usb_microblaze_0_0/mb_usb_microblaze_0_0_in_context.xdc] for cell 'game_system/mb_block_i/microblaze_0'
Finished Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_0/mb_usb_microblaze_0_0/mb_usb_microblaze_0_0_in_context.xdc] for cell 'game_system/mb_block_i/microblaze_0'
Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_0/mb_usb_microblaze_0_axi_intc_0/mb_usb_microblaze_0_axi_intc_0_in_context.xdc] for cell 'game_system/mb_block_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_0/mb_usb_microblaze_0_axi_intc_0/mb_usb_microblaze_0_axi_intc_0_in_context.xdc] for cell 'game_system/mb_block_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_xbar_0/mb_usb_xbar_0/mb_usb_xbar_0_in_context.xdc] for cell 'game_system/mb_block_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_xbar_0/mb_usb_xbar_0/mb_usb_xbar_0_in_context.xdc] for cell 'game_system/mb_block_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_v10_0/mb_usb_dlmb_v10_0/mb_usb_dlmb_v10_0_in_context.xdc] for cell 'game_system/mb_block_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_v10_0/mb_usb_dlmb_v10_0/mb_usb_dlmb_v10_0_in_context.xdc] for cell 'game_system/mb_block_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_v10_0/mb_usb_ilmb_v10_0/mb_usb_dlmb_v10_0_in_context.xdc] for cell 'game_system/mb_block_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_v10_0/mb_usb_ilmb_v10_0/mb_usb_dlmb_v10_0_in_context.xdc] for cell 'game_system/mb_block_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_bram_if_cntlr_0/mb_usb_dlmb_bram_if_cntlr_0/mb_usb_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'game_system/mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_bram_if_cntlr_0/mb_usb_dlmb_bram_if_cntlr_0/mb_usb_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'game_system/mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_bram_if_cntlr_0/mb_usb_ilmb_bram_if_cntlr_0/mb_usb_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'game_system/mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_bram_if_cntlr_0/mb_usb_ilmb_bram_if_cntlr_0/mb_usb_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'game_system/mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_lmb_bram_0/mb_usb_lmb_bram_0/mb_usb_lmb_bram_0_in_context.xdc] for cell 'game_system/mb_block_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_lmb_bram_0/mb_usb_lmb_bram_0/mb_usb_lmb_bram_0_in_context.xdc] for cell 'game_system/mb_block_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_0/mb_usb_rst_clk_wiz_1_100M_0/mb_usb_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'game_system/mb_block_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_0/mb_usb_rst_clk_wiz_1_100M_0/mb_usb_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'game_system/mb_block_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_spi_usb_0/mb_usb_spi_usb_0/mb_usb_spi_usb_0_in_context.xdc] for cell 'game_system/mb_block_i/spi_usb'
Finished Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_spi_usb_0/mb_usb_spi_usb_0/mb_usb_spi_usb_0_in_context.xdc] for cell 'game_system/mb_block_i/spi_usb'
Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_timer_usb_axi_0/mb_usb_timer_usb_axi_0/mb_usb_timer_usb_axi_0_in_context.xdc] for cell 'game_system/mb_block_i/timer_usb_axi'
Finished Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/bd/mb_usb/ip/mb_usb_timer_usb_axi_0/mb_usb_timer_usb_axi_0/mb_usb_timer_usb_axi_0_in_context.xdc] for cell 'game_system/mb_block_i/timer_usb_axi'
Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'game_system/vga_to_hdmi'
Finished Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'game_system/vga_to_hdmi'
Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'game_system/clk_wiz'
WARNING: [Constraints 18-619] A clock with name 'Clk' already exists, overwriting the previous clock with the same name. [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Finished Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'game_system/clk_wiz'
Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/heart_rom/heart_rom/heart_rom_in_context.xdc] for cell 'game_system/color_instance/hud/heart_rom_inst'
Finished Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/heart_rom/heart_rom/heart_rom_in_context.xdc] for cell 'game_system/color_instance/hud/heart_rom_inst'
Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/title_rom/title_rom/title_rom_in_context.xdc] for cell 'game_system/color_instance/start_inst/title_hud_inst/title_rom_inst'
Finished Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/title_rom/title_rom/title_rom_in_context.xdc] for cell 'game_system/color_instance/start_inst/title_hud_inst/title_rom_inst'
Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'audio_system/clock_gen'
WARNING: [Constraints 18-619] A clock with name 'Clk' already exists, overwriting the previous clock with the same name. [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc:1]
Finished Parsing XDC File [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'audio_system/clock_gen'
Parsing XDC File [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:10]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-507] No nets matched 'Clk_IBUF'. [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:145]
Finished Parsing XDC File [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/system_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2067.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2067.387 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'game_system/mb_block_i/spi_usb' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'game_system/mb_block_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2068.348 ; gain = 625.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2068.348 ; gain = 625.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for Clk. (constraint file  c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk. (constraint file  c:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.gen/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for game_system/mb_block_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for game_system/mb_block_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for game_system/mb_block_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for game_system/mb_block_i/gpio_usb_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for game_system/mb_block_i/gpio_usb_keycode. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for game_system/mb_block_i/gpio_usb_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for game_system/mb_block_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for game_system/mb_block_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for game_system/mb_block_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for game_system/mb_block_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for game_system/mb_block_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for game_system/mb_block_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for game_system/mb_block_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for game_system/mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for game_system/mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for game_system/mb_block_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for game_system/mb_block_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for game_system/mb_block_i/spi_usb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for game_system/mb_block_i/timer_usb_axi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for game_system/mb_block_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for game_system/vga_to_hdmi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for game_system/clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for game_system/color_instance/hud/heart_rom_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for game_system/color_instance/start_inst/title_hud_inst/title_rom_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for audio_system/clock_gen. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2068.348 ; gain = 625.777
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'game_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_r_reg' in module 'sdcard_init'
INFO: [Synth 8-802] inferred FSM for state register 'fifo_write_state_reg' in module 'top_audio'
INFO: [Synth 8-802] inferred FSM for state register 'audio_state_reg' in module 'top_audio'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 S_START |                              001 |                               00
                  S_PLAY |                              010 |                               01
             S_GAME_OVER |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'game_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                        000000001 |                        000000000
               READBLOCK |                        000000010 |                        000000001
                    DONE |                        000000100 |                        000001000
                 READH_0 |                        000001000 |                        000000100
                 READH_1 |                        000010000 |                        000000101
                 READL_0 |                        000100000 |                        000000010
                 READL_1 |                        001000000 |                        000000011
                   WRITE |                        010000000 |                        000000110
                   ERROR |                        100000000 |                        000000111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_r_reg' using encoding 'one-hot' in module 'sdcard_init'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              AUDIO_IDLE |                             0001 |                              000
           AUDIO_REQUEST |                             0010 |                              001
         AUDIO_WAIT_DATA |                             0100 |                              010
           AUDIO_CAPTURE |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'audio_state_reg' using encoding 'one-hot' in module 'top_audio'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WAIT_DATA |                               00 |                               00
              WRITE_HIGH |                               01 |                               01
               WRITE_LOW |                               10 |                               10
                WAIT_ACK |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fifo_write_state_reg' using encoding 'sequential' in module 'top_audio'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2068.348 ; gain = 625.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   5 Input   16 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 61    
	   2 Input    8 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 31    
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 18    
	                8 Bit    Registers := 10    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 15    
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 36    
+---RAMs : 
	              16K Bit	(2048 X 8 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   48 Bit        Muxes := 6     
	  20 Input   48 Bit        Muxes := 2     
	  20 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	  20 Input   16 Bit        Muxes := 2     
	   7 Input   16 Bit        Muxes := 1     
	   9 Input   16 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 1     
	 256 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 52    
	   4 Input   10 Bit        Muxes := 4     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 23    
	  10 Input    8 Bit        Muxes := 1     
	  18 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	  20 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   4 Input    6 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 23    
	   3 Input    5 Bit        Muxes := 1     
	  20 Input    5 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 93    
	   6 Input    4 Bit        Muxes := 12    
	   4 Input    4 Bit        Muxes := 3     
	  20 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 66    
	   3 Input    2 Bit        Muxes := 8     
	   4 Input    2 Bit        Muxes := 5     
	  20 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 251   
	   3 Input    1 Bit        Muxes := 3     
	  20 Input    1 Bit        Muxes := 17    
	   4 Input    1 Bit        Muxes := 11    
	   9 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP title_hud_inst/rom_addr0, operation Mode is: (C or 0)+A*(B:0xf0).
DSP Report: operator title_hud_inst/rom_addr0 is absorbed into DSP title_hud_inst/rom_addr0.
DSP Report: operator title_hud_inst/rom_addr1 is absorbed into DSP title_hud_inst/rom_addr0.
DSP Report: operator title_hud_inst/rom_addr0 is absorbed into DSP title_hud_inst/rom_addr0.
WARNING: [Synth 8-3917] design system_top has port hex_segA[7] driven by constant 1
WARNING: [Synth 8-3917] design system_top has port hex_segB[7] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:01:58 . Memory (MB): peak = 2111.988 ; gain = 669.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+-------------------------------------------+---------------+----------------+
|Module Name   | RTL Object                                | Depth x Width | Implemented As | 
+--------------+-------------------------------------------+---------------+----------------+
|font_rom      | ROM                                       | 2048x8        | LUT            | 
|end_display   | char_code                                 | 32x7          | LUT            | 
|title_subtext | char_code                                 | 32x7          | LUT            | 
|SdCardCtrl    | getCmdResponse_v                          | 32x1          | LUT            | 
|SdCardCtrl    | doDeselect_v                              | 32x1          | LUT            | 
|SdCardCtrl    | cs_bo                                     | 32x1          | LUT            | 
|font_rom      | ROM                                       | 2048x8        | LUT            | 
|end_display   | char_code                                 | 32x7          | LUT            | 
|start_screen  | title_subtext_inst/char_code              | 32x7          | LUT            | 
|start_screen  | font_rom/ROM                              | 2048x8        | LUT            | 
|sdcard_init   | m_sdcard/getCmdResponse_v                 | 32x1          | LUT            | 
|sdcard_init   | m_sdcard/doDeselect_v                     | 32x1          | LUT            | 
|sdcard_init   | m_sdcard/cs_bo                            | 32x1          | LUT            | 
|system_top    | game_system/sequencer/music_data/data_reg | 4096x5        | Block RAM      | 
+--------------+-------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+-------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|audio_system | audio_fifo/mem_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|title_hud   | (C or 0)+A*(B:0xf0) | 10     | 8      | 10     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'Clk'
WARNING: [Synth 8-565] redefining clock 'Clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:21 ; elapsed = 00:02:30 . Memory (MB): peak = 2111.988 ; gain = 669.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:28 ; elapsed = 00:02:37 . Memory (MB): peak = 2114.832 ; gain = 672.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|audio_system | audio_fifo/mem_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-------------+--------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance game_system/sequencer/music_data/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance audio_system/audio_fifo/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:36 ; elapsed = 00:02:46 . Memory (MB): peak = 2156.859 ; gain = 714.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \game_system/color_instance/hud/heart_rom_inst  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \game_system/color_instance/hud/heart_rom_inst  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \game_system/color_instance/hud/heart_rom_inst  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \game_system/color_instance/hud/heart_rom_inst  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \game_system/color_instance/hud/heart_rom_inst  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \game_system/color_instance/hud/heart_rom_inst  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \game_system/color_instance/hud/heart_rom_inst  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \game_system/color_instance/hud/heart_rom_inst  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \game_system/color_instance/hud/heart_rom_inst  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \game_system/color_instance/start_inst/title_hud_inst/title_rom_inst  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \game_system/color_instance/start_inst/title_hud_inst/title_rom_inst  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \game_system/color_instance/start_inst/title_hud_inst/title_rom_inst  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \game_system/color_instance/start_inst/title_hud_inst/title_rom_inst  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \game_system/color_instance/start_inst/title_hud_inst/title_rom_inst  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \audio_system/clock_gen  has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:53 ; elapsed = 00:03:04 . Memory (MB): peak = 2169.680 ; gain = 727.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:53 ; elapsed = 00:03:04 . Memory (MB): peak = 2169.680 ; gain = 727.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:55 ; elapsed = 00:03:06 . Memory (MB): peak = 2169.680 ; gain = 727.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:55 ; elapsed = 00:03:06 . Memory (MB): peak = 2169.680 ; gain = 727.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:55 ; elapsed = 00:03:06 . Memory (MB): peak = 2169.680 ; gain = 727.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:55 ; elapsed = 00:03:06 . Memory (MB): peak = 2169.680 ; gain = 727.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|title_hud   | Dynamic     | -      | -      | -      | -      | 14     | -    | -    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |clk_wiz_1                      |         1|
|2     |mb_usb_xbar_0                  |         1|
|3     |mb_usb_axi_uartlite_0_0        |         1|
|4     |mb_usb_clk_wiz_1_0             |         1|
|5     |mb_usb_gpio_usb_int_0          |         1|
|6     |mb_usb_gpio_usb_keycode_0      |         1|
|7     |mb_usb_gpio_usb_rst_0          |         1|
|8     |mb_usb_mdm_1_0                 |         1|
|9     |mb_usb_microblaze_0_0          |         1|
|10    |mb_usb_microblaze_0_axi_intc_0 |         1|
|11    |mb_usb_rst_clk_wiz_1_100M_0    |         1|
|12    |mb_usb_spi_usb_0               |         1|
|13    |mb_usb_timer_usb_axi_0         |         1|
|14    |mb_usb_dlmb_bram_if_cntlr_0    |         1|
|15    |mb_usb_dlmb_v10_0              |         1|
|16    |mb_usb_ilmb_bram_if_cntlr_0    |         1|
|17    |mb_usb_ilmb_v10_0              |         1|
|18    |mb_usb_lmb_bram_0              |         1|
|19    |clk_wiz_0                      |         1|
|20    |hdmi_tx_0                      |         1|
|21    |heart_rom                      |         1|
|22    |title_rom                      |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |clk_wiz                      |     2|
|3     |hdmi_tx                      |     1|
|4     |heart_rom                    |     1|
|5     |mb_usb_axi_uartlite_0        |     1|
|6     |mb_usb_clk_wiz_1             |     1|
|7     |mb_usb_dlmb_bram_if_cntlr    |     1|
|8     |mb_usb_dlmb_v10              |     1|
|9     |mb_usb_gpio_usb_int          |     1|
|10    |mb_usb_gpio_usb_keycode      |     1|
|11    |mb_usb_gpio_usb_rst          |     1|
|12    |mb_usb_ilmb_bram_if_cntlr    |     1|
|13    |mb_usb_ilmb_v10              |     1|
|14    |mb_usb_lmb_bram              |     1|
|15    |mb_usb_mdm_1                 |     1|
|16    |mb_usb_microblaze_0          |     1|
|17    |mb_usb_microblaze_0_axi_intc |     1|
|18    |mb_usb_rst_clk_wiz_1_100M    |     1|
|19    |mb_usb_spi_usb               |     1|
|20    |mb_usb_timer_usb_axi         |     1|
|21    |mb_usb_xbar                  |     1|
|22    |title_rom                    |     1|
|23    |CARRY4                       |   241|
|24    |DSP48E1                      |     1|
|25    |LUT1                         |    48|
|26    |LUT2                         |   392|
|27    |LUT3                         |   314|
|28    |LUT4                         |   597|
|29    |LUT5                         |   454|
|30    |LUT6                         |  1469|
|31    |MUXF7                        |   226|
|32    |MUXF8                        |   101|
|33    |RAMB18E1                     |     1|
|34    |RAMB36E1                     |     1|
|35    |FDCE                         |   150|
|36    |FDRE                         |   579|
|37    |FDSE                         |   145|
|38    |IBUF                         |     5|
|39    |OBUF                         |    50|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:55 ; elapsed = 00:03:06 . Memory (MB): peak = 2169.680 ; gain = 727.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 15 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:47 ; elapsed = 00:03:03 . Memory (MB): peak = 2169.680 ; gain = 650.656
Synthesis Optimization Complete : Time (s): cpu = 00:02:56 ; elapsed = 00:03:07 . Memory (MB): peak = 2169.680 ; gain = 727.109
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.217 . Memory (MB): peak = 2182.703 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 571 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2186.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 205a86c4
INFO: [Common 17-83] Releasing license: Synthesis
175 Infos, 151 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:05 ; elapsed = 00:03:18 . Memory (MB): peak = 2186.352 ; gain = 1122.699
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/dshen/FA25/ECE385/final_project_refactored/final_project_refactored.runs/synth_1/system_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 12 13:59:38 2025...
