library ieee;
use ieee.std_logic_1164.all;

entity muxGenerico4x1bit is
  port (
    entradaA, entradaB, entradaC, entradaD : in std_logic;
    seletor_MUX : in std_logic_vector(1 downto 0);
    saida_MUX : out std_logic
  );
end entity;

architecture comportamento of muxGenerico4x1bit is
  begin
    saida_MUX <= entradaA when (seletor_MUX = "00") else
					  entradaB when (seletor_MUX = "01") else
					  entradaC when (seletor_MUX = "10") else
					  entradaD;
end architecture;