Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 22BE5A41721
	for <lists+qemu-devel@lfdr.de>; Mon, 24 Feb 2025 09:19:49 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1tmTfl-0006CK-Kz; Mon, 24 Feb 2025 03:18:41 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <vladimir.isaev@syntacore.com>)
 id 1tmTfk-0006C4-0Z; Mon, 24 Feb 2025 03:18:40 -0500
Received: from m.syntacore.com ([178.249.69.228])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <vladimir.isaev@syntacore.com>)
 id 1tmTfh-0000Yy-WF; Mon, 24 Feb 2025 03:18:39 -0500
Received: from pmg.syntacore.com (localhost.localdomain [127.0.0.1])
 by m.syntacore.com (Proxmox) with ESMTP id AADB2B41C5E;
 Mon, 24 Feb 2025 11:18:27 +0300 (MSK)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=syntacore.com;
 h=cc:cc:content-transfer-encoding:content-type:content-type
 :date:from:from:in-reply-to:message-id:mime-version:references
 :reply-to:subject:subject:to:to; s=m; bh=z46XlG8zvGLNYH+5OsxYqAf
 JIYFAf67OMcTZsDIyTj0=; b=aJ5aT3hIlKHVpzN3ISz89zjQ9jy6BcyhCmDDizE
 6cPojpN4boXUDEEPpPwwUDOADpK/9rkcSnS7zc647/CHFBJoW39w74aW/qQDxvG+
 HVk4sAkQMG00VqFhOyZnJK+jrS36g7GNyD49fLjL8EeDllTwI/8N38RxgCsSGtc9
 7PHSyFSS2yIjqhrkLl/LCRHIXjUmX2lMjjbNpvN1Sx4ZnXOX6SyIg9fcjtmzuPjD
 JH8NK0RhZ1usRJL2F+dyZVmCIdRvS3WrTEuNbxnQMNkIUtgtyyTGOwHoy+qJub/8
 EM5kPGEmlbsdzAV0cHLCZm6n27Xvs3Hv6tmD0mTvzFasMgw==
Received: from S-SC-EXCH-01.corp.syntacore.com (exchange.syntacore.com
 [10.76.202.20])
 by m.syntacore.com (Proxmox) with ESMTPS id 9596BB41BCF;
 Mon, 24 Feb 2025 11:18:27 +0300 (MSK)
Received: from [10.199.68.145] (10.199.68.145) by
 S-SC-EXCH-01.corp.syntacore.com (10.76.202.20) with Microsoft SMTP Server
 (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.2.1544.11; Mon, 24 Feb 2025 11:17:36 +0300
Message-ID: <5831a3f2-6cf7-43f9-a2c7-f08f04e01f25@syntacore.com>
Date: Mon, 24 Feb 2025 11:16:45 +0300
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v2] target/riscv: fix C extension disabling on misa write
To: Alistair Francis <alistair23@gmail.com>
CC: <qemu-devel@nongnu.org>, <qemu-riscv@nongnu.org>, <palmer@dabbelt.com>,
 <alistair.francis@wdc.com>, <bmeng.cn@gmail.com>, <liwei1518@gmail.com>,
 <dbarboza@ventanamicro.com>, <zhiwei_liu@linux.alibaba.com>, Richard
 Henderson <richard.henderson@linaro.org>
References: <20250221135735.85151-1-vladimir.isaev@syntacore.com>
 <CAKmqyKMbdWpNeb6xz5T-xfFh_BHkzZY_JCBH5etNLF7PK1HFTw@mail.gmail.com>
Content-Language: en-US, ru-RU
From: Vladimir Isaev <vladimir.isaev@syntacore.com>
In-Reply-To: <CAKmqyKMbdWpNeb6xz5T-xfFh_BHkzZY_JCBH5etNLF7PK1HFTw@mail.gmail.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: 8bit
X-Originating-IP: [10.199.68.145]
X-ClientProxiedBy: S-SC-EXCH-01.corp.syntacore.com (10.76.202.20) To
 S-SC-EXCH-01.corp.syntacore.com (10.76.202.20)
Received-SPF: pass client-ip=178.249.69.228;
 envelope-from=vladimir.isaev@syntacore.com; helo=m.syntacore.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001, RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001,
 SPF_HELO_NONE=0.001, SPF_PASS=-0.001,
 T_MXG_EMAIL_FRAG=0.01 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org



24.02.2025 06:53, Alistair Francis wrote:
> On Sat, Feb 22, 2025 at 12:00 AM Vladimir Isaev
> <vladimir.isaev@syntacore.com> wrote:
>>
>> According to spec:
>> Writing misa may increase IALIGN, e.g., by disabling the "C" extension. If an instruction that would
>> write misa increases IALIGN, and the subsequent instruction’s address is not IALIGN-bit aligned, the
>> write to misa is suppressed, leaving misa unchanged.
>>
>> So we should suppress write to misa without "C" if it is enabled
>> and the subsequent instruction is not aligned to 4.
>>
>> Fixes: f18637cd611c ("RISC-V: Add misa runtime write support")
>> Signed-off-by: Vladimir Isaev <vladimir.isaev@syntacore.com>
>> ---
>> v2:
>> - use env->pc instead of GETPC() since GETPC() is a host pc;
>> - use !QEMU_IS_ALIGNED(env->pc, 4) instead of GETPC() & 3;
>>
>> ---
>>  target/riscv/csr.c | 10 ++++++----
>>  1 file changed, 6 insertions(+), 4 deletions(-)
>>
>> diff --git a/target/riscv/csr.c b/target/riscv/csr.c
>> index afb7544f0780..8aa77c53a0db 100644
>> --- a/target/riscv/csr.c
>> +++ b/target/riscv/csr.c
>> @@ -2067,11 +2067,13 @@ static RISCVException write_misa(CPURISCVState *env, int csrno,
>>      val &= env->misa_ext_mask;
>>
>>      /*
>> -     * Suppress 'C' if next instruction is not aligned
>> -     * TODO: this should check next_pc
>> +     * Disabling 'C' increases IALIGN to 32. If subsequent instruction's address
>> +     * is not 32-bit aligned, write to misa is suppressed.
>> +     *
>> +     * All csr-related instructions are 4-byte, so we can check current pc alignment.
>>       */
>> -    if ((val & RVC) && (GETPC() & ~3) != 0) {
>> -        val &= ~RVC;
>> +    if (!(val & RVC) && (env->misa_ext & RVC) && !QEMU_IS_ALIGNED(env->pc, 4)) {
> 

Hi Alistar,

> env->pc has a stale PC unfortunately
> 
> See https://patchew.org/QEMU/20250220163120.77328-1-vladimir.isaev@syntacore.com/#97bea0ff-f93a-45a5-b8ec-2bb91e37f143@linaro.org
> for details on how to fix this
> 

Thank you for pointing this (I somehow missed that mail:(), but is my understanding correct that env->pc contains
current instruction PC? and if we know that all csrw/csrs instructions are 4-byte wide we can use current
instruction pc?

or env->pc may contain even previous pc?

> Alistair
> 
>> +        return RISCV_EXCP_NONE;
>>      }
>>
>>      /* Disable RVG if any of its dependencies are disabled */
>> --
>> 2.47.2
>>
>>
>>
> 



