# Time | RST | START | OVERRIDE | ADDR | DATA
# T     R S O A    D
 100 ns 1 0 0 0000 00
 100 ns 0 0 1 0000 04
 100 ns 0 0 1 0001 0D
 100 ns 0 0 1 0002 16
 100 ns 0 0 1 0003 1F
 100 ns 0 0 1 0004 25
 100 ns 0 0 1 0005 2D
 100 ns 0 0 1 0006 4D
 100 ns 0 0 1 0007 5B
 100 ns 0 0 1 0008 2A
 100 ns 0 0 1 000A 2A
 100 ns 1 0 0 0000 00
 100 ns 0 0 0 0000 00
 100 ns 0 1 0 0000 00
V
 100 ns 0 0 1 0008 21
 100 ns 0 0 1 000A B4
 100 ns 0 0 0 0000 00
 100 ns 0 1 0 0000 00
V
 100 ns 0 0 1 0008 25
 100 ns 0 0 1 000A C1
 100 ns 0 0 0 0000 00
 100 ns 0 1 0 0000 00
V
 100 ns 0 0 1 0008 28
 100 ns 0 0 1 000A C8
 100 ns 0 0 0 0000 00
 100 ns 0 1 0 0000 00
V
 100 ns 0 0 1 0008 29
 100 ns 0 0 1 000A 29
 100 ns 0 0 0 0000 00
 100 ns 0 1 0 0000 00
V
 100 ns 0 0 1 0008 2D
 100 ns 0 0 1 000A D1
 100 ns 0 0 0 0000 00
 100 ns 0 1 0 0000 00
V
 100 ns 0 0 1 0008 00
 100 ns 0 0 1 000A 00
 100 ns 0 0 0 0000 00
 100 ns 0 1 0 0000 00
V
 100 ns 0 0 1 0008 7F
 100 ns 0 0 1 000A 7F
 100 ns 0 0 0 0000 00
 100 ns 0 1 0 0000 00
V
 100 ns 0 0 1 0008 03
 100 ns 0 0 1 000A 03
 100 ns 0 0 0 0000 00
 100 ns 0 1 0 0000 00
V
 100 ns 0 0 1 0000 00
 100 ns 0 0 1 0001 04
 100 ns 0 0 1 0007 7C
 100 ns 0 0 1 000A 88
 100 ns 1 0 0 0000 00
 100 ns 0 0 0 0000 00
 100 ns 0 1 0 0000 00
V
 100 ns 0 0 1 0008 04
 100 ns 0 0 1 000A 91
 100 ns 0 0 0 0000 00
 100 ns 0 1 0 0000 00
V
 100 ns 0 0 1 0008 00
 100 ns 0 0 1 000A 81
 100 ns 0 0 0 0000 00
 100 ns 0 1 0 0000 00
V
 100 ns 0 0 1 0008 7F
 100 ns 0 0 1 000A F8
 100 ns 0 0 0 0000 00
 100 ns 0 1 0 0000 00
V
