// Seed: 2624512867
module module_0 (
    id_1
);
  input wire id_1;
  `define pp_2 0
  assign `pp_2[-1] = `pp_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout supply0 id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_8 = id_2 == -1;
  always @(1'b0 or -1) begin : LABEL_0
    $unsigned(33);
    ;
  end
  wire id_12;
  module_0 modCall_1 (id_11);
endmodule
