 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SD
Version: T-2022.03
Date   : Sat Mar  9 16:36:41 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: blank_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: puzzle_reg[6][7][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  blank_counter_reg[1]/CK (DFFRX2)         0.00       0.00 r
  blank_counter_reg[1]/Q (DFFRX2)          0.55       0.55 f
  U4841/Y (NOR2X1)                         0.16       0.71 r
  U4840/Y (NAND2X1)                        0.17       0.87 f
  U5494/Y (NOR2X1)                         0.27       1.14 r
  U5929/Y (INVX1)                          0.21       1.34 f
  U4969/Y (OAI22X1)                        0.20       1.54 r
  U6260/Y (NOR4X1)                         0.11       1.65 f
  U5814/Y (NAND3XL)                        0.21       1.86 r
  U6261/Y (AOI211X2)                       0.14       2.01 f
  U6262/Y (INVX3)                          0.10       2.11 r
  U5355/Y (NOR2XL)                         0.09       2.20 f
  U5157/Y (NAND2XL)                        0.12       2.32 r
  U6272/Y (CLKINVX1)                       0.15       2.47 f
  U4926/Y (INVX3)                          0.21       2.68 r
  U6658/Y (AOI2BB2X1)                      0.16       2.84 r
  U6659/Y (OAI21XL)                        0.08       2.92 f
  U4860/Y (NOR4XL)                         0.45       3.37 r
  U6660/Y (OAI22XL)                        0.17       3.54 f
  U4823/Y (OR2XL)                          0.28       3.82 f
  U6661/Y (AND3X2)                         0.18       4.00 f
  U6662/Y (AOI222XL)                       0.37       4.37 r
  U6663/Y (NOR4XL)                         0.15       4.52 f
  U5039/Y (OAI211XL)                       0.12       4.64 r
  U4863/Y (AOI21XL)                        0.12       4.76 f
  U5202/Y (NAND2BX1)                       0.15       4.91 r
  U6958/Y (NAND2X2)                        0.11       5.02 f
  U6959/Y (NOR2X4)                         0.13       5.15 r
  U4899/Y (INVX3)                          0.07       5.22 f
  U6960/Y (NOR2X2)                         0.14       5.36 r
  U4897/Y (INVX3)                          0.09       5.45 f
  U4873/Y (NOR2XL)                         0.54       5.99 r
  U5503/Y (INVXL)                          0.16       6.14 f
  U8447/Y (OAI22XL)                        0.21       6.35 r
  U8448/Y (AOI211X1)                       0.16       6.51 f
  U8449/Y (INVX1)                          0.19       6.69 r
  U8450/Y (AOI2BB2X1)                      0.14       6.83 r
  puzzle_reg[6][7][3]/D (DFFSX1)           0.00       6.83 r
  data arrival time                                   6.83

  clock clk (rise edge)                    7.00       7.00
  clock network delay (ideal)              0.00       7.00
  puzzle_reg[6][7][3]/CK (DFFSX1)          0.00       7.00 r
  library setup time                      -0.17       6.83
  data required time                                  6.83
  -----------------------------------------------------------
  data required time                                  6.83
  data arrival time                                  -6.83
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
