$date
	Mon Sep  8 12:39:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_replicate $end
$var wire 9 ! y [8:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 4 $ c [3:0] $end
$scope module dut $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var wire 4 ' c [3:0] $end
$var wire 9 ( y [8:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b110100001 (
b1111 '
b10 &
b1101 %
b1111 $
b10 #
b1101 "
b110100001 !
$end
#5
b1100 $
b1100 '
b0 #
b0 &
b10100000 !
b10100000 (
b101 "
b101 %
#10
