Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:08:52 MDT 2014
| Date         : Wed Apr 22 14:47:33 2015
| Host         : com1549.eecs.utk.edu running 64-bit Red Hat Enterprise Linux Server release 6.5 (Santiago)
| Command      : report_timing_summary -warn_on_violation -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.12 2014-03-13
-------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 512 register/latch pins with no clock driven by root clock pin: VGA_trig_reg/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: divide/D_reg/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_comp/vga_cont/VS_reg/C (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 566 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 2 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.506     -358.118                    272                17016        0.050        0.000                      0                17016        3.000        0.000                       0                  7349  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk_debug/U0/clk_in1           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0           {0.000 2.500}        5.000           200.000         
  clk_out2_clk_wiz_0           {0.000 83.333}       166.667         6.000           
  clk_out3_clk_wiz_0           {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0           {0.000 5.000}        10.000          100.000         
sys_clk_pin                    {0.000 5.000}        10.000          100.000         
vga_comp/clk_wiz/U0/clk_100in  {0.000 5.000}        10.000          100.000         
  clk_25out_clk_wiz_vga        {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_vga         {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_debug/U0/clk_in1                                                                                                                                                             3.000        0.000                       0                     3  
  clk_out1_clk_wiz_0                                                                                                                                                             3.751        0.000                       0                     1  
  clk_out2_clk_wiz_0                                                                                                                                                            46.693        0.000                       0                     1  
  clk_out3_clk_wiz_0                14.974        0.000                      0                  111        0.189        0.000                      0                  111        9.500        0.000                       0                    43  
  clkfbout_clk_wiz_0                                                                                                                                                             7.845        0.000                       0                     3  
sys_clk_pin                         -9.506     -358.118                    272                16803        0.050        0.000                      0                16803        4.020        0.000                       0                  7257  
vga_comp/clk_wiz/U0/clk_100in                                                                                                                                                    3.000        0.000                       0                     3  
  clk_25out_clk_wiz_vga             31.214        0.000                      0                   70        0.181        0.000                      0                   70       19.500        0.000                       0                    39  
  clkfbout_clk_wiz_vga                                                                                                                                                          37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25out_clk_wiz_vga  sys_clk_pin                  5.769        0.000                      0                   21        0.334        0.000                      0                   21  
sys_clk_pin            clk_25out_clk_wiz_vga        0.613        0.000                      0                   12        0.438        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_debug/U0/clk_in1
  To Clock:  clk_debug/U0/clk_in1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_debug/U0/clk_in1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk_debug/U0/clk_in1 }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y1  clk_debug/U0/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y1  clk_debug/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y1  clk_debug/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y1  clk_debug/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clk_debug/U0/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     5.000   3.751    MMCME2_ADV_X0Y1  clk_debug/U0/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   5.000   208.360  MMCME2_ADV_X0Y1  clk_debug/U0/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       46.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform:           { 0 83.3333 }
Period:             166.667
Sources:            { clk_debug/U0/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     166.667  165.418  MMCME2_ADV_X0Y1  clk_debug/U0/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   166.667  46.693   MMCME2_ADV_X0Y1  clk_debug/U0/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.974ns  (required time - arrival time)
  Source:                 divide/c2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            divide/c3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.694ns (38.876%)  route 2.663ns (61.124%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 21.595 - 20.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        1.636     1.636    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441    -1.804 r  clk_debug/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -0.094    clk_debug/U0/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_debug/U0/clkout3_buf/O
                         net (fo=41, routed)          1.726     1.728    divide/CLK
    SLICE_X83Y89                                                      r  divide/c2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y89         FDRE (Prop_fdre_C_Q)         0.419     2.147 f  divide/c2_reg[4]/Q
                         net (fo=4, routed)           1.015     3.163    divide/c2_reg__0[4]
    SLICE_X85Y89         LUT3 (Prop_lut3_I1_O)        0.296     3.459 r  divide/D_i_15/O
                         net (fo=1, routed)           0.000     3.459    divide/n_0_D_i_15
    SLICE_X85Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.009 f  divide/D_reg_i_4/CO[3]
                         net (fo=3, routed)           0.857     4.865    divide/c20
    SLICE_X78Y89         LUT4 (Prop_lut4_I0_O)        0.429     5.294 r  divide/c3[9]_i_1/O
                         net (fo=10, routed)          0.791     6.086    divide/n_0_c3[9]_i_1
    SLICE_X76Y90         FDRE                                         r  divide/c3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        1.516    21.516    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    18.282 r  clk_debug/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.912    clk_debug/U0/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_debug/U0/clkout3_buf/O
                         net (fo=41, routed)          1.592    21.595    divide/CLK
    SLICE_X76Y90                                                      r  divide/c3_reg[0]/C
                         clock pessimism              0.079    21.674    
                         clock uncertainty           -0.090    21.584    
    SLICE_X76Y90         FDRE (Setup_fdre_C_R)       -0.524    21.060    divide/c3_reg[0]
  -------------------------------------------------------------------
                         required time                         21.060    
                         arrival time                          -6.086    
  -------------------------------------------------------------------
                         slack                                 14.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 divide/c2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            divide/c2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.976%)  route 0.140ns (43.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        0.558     0.558    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.519 r  clk_debug/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.024    clk_debug/U0/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_debug/U0/clkout3_buf/O
                         net (fo=41, routed)          0.602     0.604    divide/CLK
    SLICE_X83Y89                                                      r  divide/c2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y89         FDRE (Prop_fdre_C_Q)         0.141     0.745 r  divide/c2_reg[1]/Q
                         net (fo=7, routed)           0.140     0.885    divide/c2_reg__0[1]
    SLICE_X84Y89         LUT6 (Prop_lut6_I1_O)        0.045     0.930 r  divide/c2[5]_i_1/O
                         net (fo=1, routed)           0.000     0.930    divide/p_0_in__1[5]
    SLICE_X84Y89         FDRE                                         r  divide/c2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        0.828     0.828    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.567 r  clk_debug/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.027    clk_debug/U0/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_debug/U0/clkout3_buf/O
                         net (fo=41, routed)          0.874     0.876    divide/CLK
    SLICE_X84Y89                                                      r  divide/c2_reg[5]/C
                         clock pessimism             -0.256     0.620    
    SLICE_X84Y89         FDRE (Hold_fdre_C_D)         0.121     0.741    divide/c2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clk_debug/U0/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155     20.000  17.845   BUFGCTRL_X0Y1    clk_debug/U0/clkout3_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   20.000  193.360  MMCME2_ADV_X0Y1  clk_debug/U0/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X76Y90     divide/c3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X82Y85     divide/c0_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk_debug/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     10.000  7.845   BUFGCTRL_X0Y3    clk_debug/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y1  clk_debug/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          272  Failing Endpoints,  Worst Slack       -9.506ns,  Total Violation     -358.118ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.506ns  (required time - arrival time)
  Source:                 disp_draw_inst/avgIn_reg[14][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_draw_inst/avg_inst/average_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.455ns  (logic 9.903ns (50.901%)  route 9.552ns (49.099%))
  Logic Levels:           27  (CARRY4=14 LUT3=5 LUT4=6 LUT5=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    4.990ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF_1/O
                         net (fo=2, routed)           1.780     3.262    xlnx_opt__1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        1.631     4.990    disp_draw_inst/clk
    SLICE_X66Y89                                                      r  disp_draw_inst/avgIn_reg[14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y89         FDRE (Prop_fdre_C_Q)         0.518     5.508 r  disp_draw_inst/avgIn_reg[14][0]/Q
                         net (fo=3, routed)           0.652     6.159    disp_draw_inst/n_0_avgIn_reg[14][0]
    SLICE_X65Y90         LUT3 (Prop_lut3_I1_O)        0.124     6.283 r  disp_draw_inst/average[7]_i_69/O
                         net (fo=1, routed)           0.000     6.283    disp_draw_inst/n_0_average[7]_i_69
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.530 r  disp_draw_inst/average_reg[7]_i_55/O[0]
                         net (fo=2, routed)           0.765     7.295    disp_draw_inst/n_7_average_reg[7]_i_55
    SLICE_X67Y95         LUT3 (Prop_lut3_I2_O)        0.299     7.594 r  disp_draw_inst/average[3]_i_47/O
                         net (fo=2, routed)           0.797     8.392    disp_draw_inst/n_0_average[3]_i_47
    SLICE_X65Y95         LUT4 (Prop_lut4_I2_O)        0.124     8.516 r  disp_draw_inst/average[3]_i_50/O
                         net (fo=1, routed)           0.000     8.516    disp_draw_inst/n_0_average[3]_i_50
    SLICE_X65Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.096 r  disp_draw_inst/average_reg[3]_i_23/O[2]
                         net (fo=4, routed)           0.905    10.000    n_62_disp_draw_inst
    SLICE_X66Y93         LUT5 (Prop_lut5_I3_O)        0.302    10.302 r  average[3]_i_13/O
                         net (fo=2, routed)           0.484    10.786    n_0_average[3]_i_13
    SLICE_X66Y95         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    11.233 r  average_reg[3]_i_3/O[3]
                         net (fo=2, routed)           0.336    11.569    disp_draw_inst/temp01_in[3]
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.307    11.876 r  disp_draw_inst/average[10]_i_69/O
                         net (fo=2, routed)           0.714    12.589    disp_draw_inst/n_0_average[10]_i_69
    SLICE_X69Y97         LUT4 (Prop_lut4_I1_O)        0.124    12.713 r  disp_draw_inst/average[10]_i_73/O
                         net (fo=1, routed)           0.000    12.713    disp_draw_inst/n_0_average[10]_i_73
    SLICE_X69Y97         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.260 r  disp_draw_inst/average_reg[10]_i_41/O[2]
                         net (fo=3, routed)           0.541    13.801    disp_draw_inst/n_5_average_reg[10]_i_41
    SLICE_X72Y97         LUT3 (Prop_lut3_I1_O)        0.302    14.103 r  disp_draw_inst/average[6]_i_30/O
                         net (fo=1, routed)           0.550    14.653    disp_draw_inst/n_0_average[6]_i_30
    SLICE_X70Y96         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.049 r  disp_draw_inst/average_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.049    disp_draw_inst/n_0_average_reg[6]_i_13
    SLICE_X70Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.372 r  disp_draw_inst/average_reg[10]_i_13/O[1]
                         net (fo=3, routed)           0.424    15.797    disp_draw_inst/avg_inst/I1[1]
    SLICE_X71Y96         LUT3 (Prop_lut3_I2_O)        0.306    16.103 r  disp_draw_inst/avg_inst/average[6]_i_4/O
                         net (fo=1, routed)           0.474    16.577    disp_draw_inst/avg_inst/n_0_average[6]_i_4
    SLICE_X71Y99         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    17.015 r  disp_draw_inst/avg_inst/average_reg[6]_i_2/O[3]
                         net (fo=3, routed)           0.802    17.817    disp_draw_inst/avg_inst/temp00_in[11]
    SLICE_X75Y99         LUT4 (Prop_lut4_I0_O)        0.306    18.123 r  disp_draw_inst/avg_inst/average[5]_i_42/O
                         net (fo=1, routed)           0.000    18.123    disp_draw_inst/avg_inst/n_0_average[5]_i_42
    SLICE_X75Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.524 r  disp_draw_inst/avg_inst/average_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.001    18.525    disp_draw_inst/avg_inst/n_0_average_reg[5]_i_17
    SLICE_X75Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.859 r  disp_draw_inst/avg_inst/average_reg[9]_i_17/O[1]
                         net (fo=2, routed)           0.582    19.441    disp_draw_inst/avg_inst/n_6_average_reg[9]_i_17
    SLICE_X76Y102        LUT4 (Prop_lut4_I0_O)        0.303    19.744 r  disp_draw_inst/avg_inst/average[9]_i_20/O
                         net (fo=1, routed)           0.000    19.744    disp_draw_inst/avg_inst/n_0_average[9]_i_20
    SLICE_X76Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.387 r  disp_draw_inst/avg_inst/average_reg[9]_i_8/O[3]
                         net (fo=2, routed)           0.604    20.991    disp_draw_inst/avg_inst/n_4_average_reg[9]_i_8
    SLICE_X77Y102        LUT4 (Prop_lut4_I0_O)        0.307    21.298 r  disp_draw_inst/avg_inst/average[9]_i_9/O
                         net (fo=1, routed)           0.000    21.298    disp_draw_inst/avg_inst/n_0_average[9]_i_9
    SLICE_X77Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.699 r  disp_draw_inst/avg_inst/average_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.699    disp_draw_inst/avg_inst/n_0_average_reg[9]_i_3
    SLICE_X77Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.033 r  disp_draw_inst/avg_inst/average_reg[13]_i_3/O[1]
                         net (fo=2, routed)           0.515    22.548    disp_draw_inst/avg_inst/n_6_average_reg[13]_i_3
    SLICE_X79Y103        LUT4 (Prop_lut4_I0_O)        0.303    22.851 r  disp_draw_inst/avg_inst/average[13]_i_6/O
                         net (fo=1, routed)           0.000    22.851    disp_draw_inst/avg_inst/n_0_average[13]_i_6
    SLICE_X79Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.401 r  disp_draw_inst/avg_inst/average_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.401    disp_draw_inst/avg_inst/n_0_average_reg[13]_i_2
    SLICE_X79Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.735 r  disp_draw_inst/avg_inst/average_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.407    24.142    disp_draw_inst/avg_inst/temp0[21]
    SLICE_X79Y105        LUT5 (Prop_lut5_I0_O)        0.303    24.445 r  disp_draw_inst/avg_inst/average[15]_i_1/O
                         net (fo=1, routed)           0.000    24.445    disp_draw_inst/avg_inst/n_0_average[15]_i_1
    SLICE_X79Y105        FDRE                                         r  disp_draw_inst/avg_inst/average_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF_1/O
                         net (fo=2, routed)           1.683    13.094    xlnx_opt__1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        1.584    14.769    disp_draw_inst/avg_inst/clk
    SLICE_X79Y105                                                     r  disp_draw_inst/avg_inst/average_reg[15]/C
                         clock pessimism              0.173    14.942    
                         clock uncertainty           -0.035    14.907    
    SLICE_X79Y105        FDRE (Setup_fdre_C_D)        0.032    14.939    disp_draw_inst/avg_inst/average_reg[15]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -24.445    
  -------------------------------------------------------------------
                         slack                                 -9.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/sin_addr_2s_comp/use_output_reg.D_OUT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/quarter_sin_table_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.675%)  route 0.149ns (51.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF_1/O
                         net (fo=2, routed)           0.558     0.808    xlnx_opt__1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        0.579     1.412    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/sin_addr_2s_comp/aclk
    SLICE_X73Y128                                                     r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/sin_addr_2s_comp/use_output_reg.D_OUT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y128        FDRE (Prop_fdre_C_Q)         0.141     1.553 r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/sin_addr_2s_comp/use_output_reg.D_OUT_reg[9]/Q
                         net (fo=1, routed)           0.149     1.702    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/n_2049_sin_addr_2s_comp
    RAMB18_X2Y50         RAMB18E1                                     r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/quarter_sin_table_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF_1/O
                         net (fo=2, routed)           0.603     1.040    xlnx_opt__1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        0.891     1.960    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/aclk
    RAMB18_X2Y50                                                      r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/quarter_sin_table_reg/CLKARDCLK
                         clock pessimism             -0.491     1.469    
    RAMB18_X2Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.652    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/quarter_sin_table_reg
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y54   fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/quarter_sin_table_reg/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X42Y107  disp_draw_inst/mag_inst/magSqRt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X38Y111  disp_draw_inst/mag_inst/inValidPipe2_reg_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vga_comp/clk_wiz/U0/clk_100in
  To Clock:  vga_comp/clk_wiz/U0/clk_100in

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_comp/clk_wiz/U0/clk_100in
Waveform:           { 0 5 }
Period:             10.000
Sources:            { vga_comp/clk_wiz/U0/clk_100in }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25out_clk_wiz_vga
  To Clock:  clk_25out_clk_wiz_vga

Setup :            0  Failing Endpoints,  Worst Slack       31.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.214ns  (required time - arrival time)
  Source:                 vga_comp/vga_cont/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_cont/vcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25out_clk_wiz_vga rise@40.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        8.162ns  (logic 0.842ns (10.316%)  route 7.320ns (89.684%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 41.592 - 40.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        1.809     1.809    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=37, routed)          1.698     1.700    vga_comp/vga_cont/CLK
    SLICE_X85Y123                                                     r  vga_comp/vga_cont/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDRE (Prop_fdre_C_Q)         0.419     2.119 f  vga_comp/vga_cont/hcounter_reg[1]/Q
                         net (fo=8, routed)           5.392     7.511    vga_comp/vga_cont/O3[1]
    SLICE_X87Y123        LUT6 (Prop_lut6_I1_O)        0.299     7.810 r  vga_comp/vga_cont/vcounter[10]_i_2/O
                         net (fo=13, routed)          1.049     8.860    vga_comp/vga_cont/eqOp
    SLICE_X87Y118        LUT3 (Prop_lut3_I2_O)        0.124     8.984 r  vga_comp/vga_cont/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.879     9.862    vga_comp/vga_cont/n_0_vcounter[10]_i_1
    SLICE_X86Y118        FDRE                                         r  vga_comp/vga_cont/vcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        1.683    41.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=37, routed)          1.589    41.592    vga_comp/vga_cont/CLK
    SLICE_X86Y118                                                     r  vga_comp/vga_cont/vcounter_reg[0]/C
                         clock pessimism              0.077    41.669    
                         clock uncertainty           -0.164    41.505    
    SLICE_X86Y118        FDRE (Setup_fdre_C_R)       -0.429    41.076    vga_comp/vga_cont/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         41.076    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                 31.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 vga_comp/vga_cont/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_cont/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_vga rise@0.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.928%)  route 0.100ns (35.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        0.624     0.624    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=37, routed)          0.593     0.595    vga_comp/vga_cont/CLK
    SLICE_X86Y122                                                     r  vga_comp/vga_cont/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDRE (Prop_fdre_C_Q)         0.141     0.736 r  vga_comp/vga_cont/hcounter_reg[5]/Q
                         net (fo=9, routed)           0.100     0.836    vga_comp/vga_cont/O3[5]
    SLICE_X87Y122        LUT6 (Prop_lut6_I2_O)        0.045     0.881 r  vga_comp/vga_cont/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.881    vga_comp/vga_cont/plusOp[9]
    SLICE_X87Y122        FDRE                                         r  vga_comp/vga_cont/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        0.898     0.898    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=37, routed)          0.861     0.863    vga_comp/vga_cont/CLK
    SLICE_X87Y122                                                     r  vga_comp/vga_cont/hcounter_reg[9]/C
                         clock pessimism             -0.256     0.608    
    SLICE_X87Y122        FDRE (Hold_fdre_C_D)         0.092     0.700    vga_comp/vga_cont/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25out_clk_wiz_vga
Waveform:           { 0 20 }
Period:             40.000
Sources:            { vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155     40.000  37.845   BUFGCTRL_X0Y2    vga_comp/clk_wiz/U0/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X88Y122    vga_comp/vga_cont/blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X85Y122    vga_comp/vga_cont/HS_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_vga
  To Clock:  clkfbout_clk_wiz_vga

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_vga
Waveform:           { 0 20 }
Period:             40.000
Sources:            { vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     40.000  37.845  BUFGCTRL_X0Y4    vga_comp/clk_wiz/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   40.000  60.000  MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_25out_clk_wiz_vga
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 vga_comp/vga_cont/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_disp/actX_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        6.819ns  (logic 0.456ns (6.687%)  route 6.363ns (93.313%))
  Logic Levels:           0  
  Clock Path Skew:        3.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        1.809     1.809    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=37, routed)          1.698     1.700    vga_comp/vga_cont/CLK
    SLICE_X85Y123                                                     r  vga_comp/vga_cont/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDRE (Prop_fdre_C_Q)         0.456     2.156 r  vga_comp/vga_cont/hcounter_reg[0]/Q
                         net (fo=9, routed)           6.363     8.519    vga_comp/vga_disp/I6[0]
    SLICE_X86Y123        FDRE                                         r  vga_comp/vga_disp/actX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF_1/O
                         net (fo=2, routed)           1.683    13.094    xlnx_opt__1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        1.581    14.766    vga_comp/vga_disp/clk
    SLICE_X86Y123                                                     r  vga_comp/vga_disp/actX_reg[0]/C
                         clock pessimism              0.000    14.766    
                         clock uncertainty           -0.411    14.355    
    SLICE_X86Y123        FDRE (Setup_fdre_C_D)       -0.067    14.288    vga_comp/vga_disp/actX_reg[0]
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  5.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 vga_comp/vga_cont/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_disp/actY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 0.418ns (9.383%)  route 4.037ns (90.617%))
  Logic Levels:           0  
  Clock Path Skew:        3.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.065ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        1.683     1.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=37, routed)          1.589     1.592    vga_comp/vga_cont/CLK
    SLICE_X88Y118                                                     r  vga_comp/vga_cont/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDRE (Prop_fdre_C_Q)         0.418     2.010 r  vga_comp/vga_cont/vcounter_reg[8]/Q
                         net (fo=5, routed)           4.037     6.046    vga_comp/vga_disp/I5[8]
    SLICE_X88Y117        FDRE                                         r  vga_comp/vga_disp/actY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF_1/O
                         net (fo=2, routed)           1.780     3.262    xlnx_opt__1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        1.707     5.065    vga_comp/vga_disp/clk
    SLICE_X88Y117                                                     r  vga_comp/vga_disp/actY_reg[8]/C
                         clock pessimism              0.000     5.065    
                         clock uncertainty            0.411     5.476    
    SLICE_X88Y117        FDRE (Hold_fdre_C_D)         0.236     5.712    vga_comp/vga_disp/actY_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.712    
                         arrival time                           6.046    
  -------------------------------------------------------------------
                         slack                                  0.334    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_25out_clk_wiz_vga

Setup :            0  Failing Endpoints,  Worst Slack        0.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 vga_comp/vga_disp/actY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_comp/vga_disp/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25out_clk_wiz_vga rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.529ns  (logic 2.109ns (38.144%)  route 3.420ns (61.856%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns = ( 41.589 - 40.000 ) 
    Source Clock Delay      (SCD):    5.065ns = ( 35.065 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  IBUF_1/O
                         net (fo=2, routed)           1.780    33.262    xlnx_opt__1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        1.707    35.065    vga_comp/vga_disp/clk
    SLICE_X88Y117                                                     r  vga_comp/vga_disp/actY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y117        FDRE (Prop_fdre_C_Q)         0.478    35.543 r  vga_comp/vga_disp/actY_reg[9]/Q
                         net (fo=2, routed)           0.731    36.274    vga_comp/vga_disp/actY[9]
    SLICE_X85Y117        LUT5 (Prop_lut5_I4_O)        0.298    36.572 f  vga_comp/vga_disp/relY_inferred_i_12/O
                         net (fo=1, routed)           0.151    36.724    vga_comp/vga_disp/n_0_relY_inferred_i_12
    SLICE_X85Y117        LUT6 (Prop_lut6_I5_O)        0.124    36.848 r  vga_comp/vga_disp/relY_inferred_i_10/O
                         net (fo=8, routed)           0.766    37.614    vga_comp/vga_disp/n_0_relY_inferred_i_10
    SLICE_X82Y118        LUT4 (Prop_lut4_I0_O)        0.124    37.738 r  vga_comp/vga_disp/relY_inferred_i_6/O
                         net (fo=7, routed)           0.850    38.587    vga_comp/vga_disp/relY[3]
    SLICE_X75Y117        LUT4 (Prop_lut4_I3_O)        0.124    38.711 r  vga_comp/vga_disp/red[3]_i_10/O
                         net (fo=1, routed)           0.000    38.711    vga_comp/vga_disp/n_0_red[3]_i_10
    SLICE_X75Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.243 r  vga_comp/vga_disp/red_reg[3]_i_2/CO[3]
                         net (fo=12, routed)          0.922    40.165    vga_comp/vga_disp/n_0_red_reg[3]_i_2
    SLICE_X85Y119        LUT4 (Prop_lut4_I2_O)        0.429    40.594 r  vga_comp/vga_disp/green[1]_i_1/O
                         net (fo=1, routed)           0.000    40.594    vga_comp/vga_disp/n_0_green[1]_i_1
    SLICE_X85Y119        FDRE                                         r  vga_comp/vga_disp/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        1.683    41.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=37, routed)          1.586    41.589    vga_comp/vga_disp/I4
    SLICE_X85Y119                                                     r  vga_comp/vga_disp/green_reg[1]/C
                         clock pessimism              0.000    41.589    
                         clock uncertainty           -0.411    41.178    
    SLICE_X85Y119        FDRE (Setup_fdre_C_D)        0.029    41.207    vga_comp/vga_disp/green_reg[1]
  -------------------------------------------------------------------
                         required time                         41.207    
                         arrival time                         -40.594    
  -------------------------------------------------------------------
                         slack                                  0.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 vga_comp/vga_disp/redVal_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_comp/vga_disp/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_vga rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.077%)  route 0.193ns (50.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF_1/O
                         net (fo=2, routed)           0.558     0.808    xlnx_opt__1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        0.596     1.429    vga_comp/vga_disp/clk
    SLICE_X82Y115                                                     r  vga_comp/vga_disp/redVal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y115        FDSE (Prop_fdse_C_Q)         0.141     1.570 r  vga_comp/vga_disp/redVal_reg[2]/Q
                         net (fo=1, routed)           0.193     1.763    vga_comp/vga_disp/n_0_redVal_reg[2]
    SLICE_X83Y116        LUT4 (Prop_lut4_I0_O)        0.045     1.808 r  vga_comp/vga_disp/red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.808    vga_comp/vga_disp/n_0_red[2]_i_1
    SLICE_X83Y116        FDRE                                         r  vga_comp/vga_disp/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        0.898     0.898    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=37, routed)          0.866     0.868    vga_comp/vga_disp/I4
    SLICE_X83Y116                                                     r  vga_comp/vga_disp/red_reg[2]/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.411     1.279    
    SLICE_X83Y116        FDRE (Hold_fdre_C_D)         0.091     1.370    vga_comp/vga_disp/red_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.438    





