;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL -110, -3
	SUB -207, <-120
	ADD 15, 22
	ADD 15, 22
	SLT 100, -100
	SUB 12, @-0
	MOV #-501, <-20
	SLT -1, <-20
	SUB @121, 106
	SPL 10, -10
	SUB @5, @42
	ADD 210, 30
	SPL <121, -116
	SUB @121, -116
	SUB @121, 103
	ADD 15, 22
	SPL @100, #30
	ADD 15, 22
	ADD 210, 30
	SPL 11
	SUB @121, -108
	MOV -1, <-20
	SUB 172, @200
	ADD @5, @2
	SUB 12, @-50
	MOV #-501, <-20
	MOV #-501, <-20
	SLT -1, <-20
	ADD @5, <2
	SUB @121, 103
	SUB 172, @200
	SUB #0, -0
	SUB <0, @2
	SUB <0, @2
	SUB @-127, 100
	SUB @121, 101
	SUB -207, <-120
	ADD 210, 30
	ADD 210, 30
	ADD <0, @2
	SLT -1, <-20
	SPL 0, <-2
	SPL 300, 90
	SPL 0, <-2
	SLT 15, 22
	ADD #270, <0
	SUB 172, @200
