INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/N_bit_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sim_1/new/N_bit_adder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_adder_tb
