# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../adder.srcs/sim_1/imports/Downloads/adder4_full_test_v2023.vhd" \

# Do not sort compile order
nosort
