{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 23 13:42:53 2021 " "Info: Processing started: Wed Jun 23 13:42:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off xyz -c xyz --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off xyz -c xyz --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "xyz.v" "" { Text "D:/xyz/xyz.v" 4 -1 0 } } { "f:/xxj/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/xxj/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register password\[21\] register flag~reg0 296.74 MHz 3.37 ns Internal " "Info: Clock \"clk\" has Internal fmax of 296.74 MHz between source register \"password\[21\]\" and destination register \"flag~reg0\" (period= 3.37 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.157 ns + Longest register register " "Info: + Longest register to register delay is 3.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns password\[21\] 1 REG LCFF_X47_Y5_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y5_N1; Fanout = 1; REG Node = 'password\[21\]'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "" { password[21] } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.438 ns) 0.952 ns flag~16 2 COMB LCCOMB_X47_Y5_N20 1 " "Info: 2: + IC(0.514 ns) + CELL(0.438 ns) = 0.952 ns; Loc. = LCCOMB_X47_Y5_N20; Fanout = 1; COMB Node = 'flag~16'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { password[21] flag~16 } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.393 ns) 2.007 ns flag~19 3 COMB LCCOMB_X48_Y5_N16 1 " "Info: 3: + IC(0.662 ns) + CELL(0.393 ns) = 2.007 ns; Loc. = LCCOMB_X48_Y5_N16; Fanout = 1; COMB Node = 'flag~19'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { flag~16 flag~19 } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.410 ns) 2.679 ns flag~20 4 COMB LCCOMB_X48_Y5_N18 1 " "Info: 4: + IC(0.262 ns) + CELL(0.410 ns) = 2.679 ns; Loc. = LCCOMB_X48_Y5_N18; Fanout = 1; COMB Node = 'flag~20'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { flag~19 flag~20 } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.149 ns) 3.073 ns flag~32 5 COMB LCCOMB_X48_Y5_N0 1 " "Info: 5: + IC(0.245 ns) + CELL(0.149 ns) = 3.073 ns; Loc. = LCCOMB_X48_Y5_N0; Fanout = 1; COMB Node = 'flag~32'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { flag~20 flag~32 } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.157 ns flag~reg0 6 REG LCFF_X48_Y5_N1 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.157 ns; Loc. = LCFF_X48_Y5_N1; Fanout = 3; REG Node = 'flag~reg0'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { flag~32 flag~reg0 } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.474 ns ( 46.69 % ) " "Info: Total cell delay = 1.474 ns ( 46.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.683 ns ( 53.31 % ) " "Info: Total interconnect delay = 1.683 ns ( 53.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "3.157 ns" { password[21] flag~16 flag~19 flag~20 flag~32 flag~reg0 } "NODE_NAME" } } { "f:/xxj/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/xxj/quartus/bin/Technology_Viewer.qrui" "3.157 ns" { password[21] {} flag~16 {} flag~19 {} flag~20 {} flag~32 {} flag~reg0 {} } { 0.000ns 0.514ns 0.662ns 0.262ns 0.245ns 0.000ns } { 0.000ns 0.438ns 0.393ns 0.410ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.686 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 67 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 67; COMB Node = 'clk~clkctrl'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns flag~reg0 3 REG LCFF_X48_Y5_N1 3 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X48_Y5_N1; Fanout = 3; REG Node = 'flag~reg0'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk~clkctrl flag~reg0 } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl flag~reg0 } "NODE_NAME" } } { "f:/xxj/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/xxj/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} flag~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.685 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 67 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 67; COMB Node = 'clk~clkctrl'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.685 ns password\[21\] 3 REG LCFF_X47_Y5_N1 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.685 ns; Loc. = LCFF_X47_Y5_N1; Fanout = 1; REG Node = 'password\[21\]'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clk~clkctrl password[21] } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.21 % ) " "Info: Total cell delay = 1.536 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.149 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.149 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { clk clk~clkctrl password[21] } "NODE_NAME" } } { "f:/xxj/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/xxj/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { clk {} clk~combout {} clk~clkctrl {} password[21] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl flag~reg0 } "NODE_NAME" } } { "f:/xxj/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/xxj/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} flag~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { clk clk~clkctrl password[21] } "NODE_NAME" } } { "f:/xxj/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/xxj/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { clk {} clk~combout {} clk~clkctrl {} password[21] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "xyz.v" "" { Text "D:/xyz/xyz.v" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "xyz.v" "" { Text "D:/xyz/xyz.v" 32 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "3.157 ns" { password[21] flag~16 flag~19 flag~20 flag~32 flag~reg0 } "NODE_NAME" } } { "f:/xxj/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/xxj/quartus/bin/Technology_Viewer.qrui" "3.157 ns" { password[21] {} flag~16 {} flag~19 {} flag~20 {} flag~32 {} flag~reg0 {} } { 0.000ns 0.514ns 0.662ns 0.262ns 0.245ns 0.000ns } { 0.000ns 0.438ns 0.393ns 0.410ns 0.149ns 0.084ns } "" } } { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl flag~reg0 } "NODE_NAME" } } { "f:/xxj/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/xxj/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} flag~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { clk clk~clkctrl password[21] } "NODE_NAME" } } { "f:/xxj/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/xxj/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { clk {} clk~combout {} clk~clkctrl {} password[21] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "flag~reg0 operate\[3\] clk 6.806 ns register " "Info: tsu for register \"flag~reg0\" (data pin = \"operate\[3\]\", clock pin = \"clk\") is 6.806 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.528 ns + Longest pin register " "Info: + Longest pin to register delay is 9.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns operate\[3\] 1 PIN PIN_T7 5 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 5; PIN Node = 'operate\[3\]'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "" { operate[3] } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.029 ns) + CELL(0.420 ns) 7.281 ns Selector7~0 2 COMB LCCOMB_X45_Y5_N4 2 " "Info: 2: + IC(6.029 ns) + CELL(0.420 ns) = 7.281 ns; Loc. = LCCOMB_X45_Y5_N4; Fanout = 2; COMB Node = 'Selector7~0'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { operate[3] Selector7~0 } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.398 ns) 8.380 ns flag~24 3 COMB LCCOMB_X48_Y5_N6 1 " "Info: 3: + IC(0.701 ns) + CELL(0.398 ns) = 8.380 ns; Loc. = LCCOMB_X48_Y5_N6; Fanout = 1; COMB Node = 'flag~24'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { Selector7~0 flag~24 } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 8.778 ns flag~31 4 COMB LCCOMB_X48_Y5_N26 1 " "Info: 4: + IC(0.248 ns) + CELL(0.150 ns) = 8.778 ns; Loc. = LCCOMB_X48_Y5_N26; Fanout = 1; COMB Node = 'flag~31'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { flag~24 flag~31 } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.420 ns) 9.444 ns flag~32 5 COMB LCCOMB_X48_Y5_N0 1 " "Info: 5: + IC(0.246 ns) + CELL(0.420 ns) = 9.444 ns; Loc. = LCCOMB_X48_Y5_N0; Fanout = 1; COMB Node = 'flag~32'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { flag~31 flag~32 } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.528 ns flag~reg0 6 REG LCFF_X48_Y5_N1 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 9.528 ns; Loc. = LCFF_X48_Y5_N1; Fanout = 3; REG Node = 'flag~reg0'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { flag~32 flag~reg0 } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.304 ns ( 24.18 % ) " "Info: Total cell delay = 2.304 ns ( 24.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.224 ns ( 75.82 % ) " "Info: Total interconnect delay = 7.224 ns ( 75.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "9.528 ns" { operate[3] Selector7~0 flag~24 flag~31 flag~32 flag~reg0 } "NODE_NAME" } } { "f:/xxj/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/xxj/quartus/bin/Technology_Viewer.qrui" "9.528 ns" { operate[3] {} operate[3]~combout {} Selector7~0 {} flag~24 {} flag~31 {} flag~32 {} flag~reg0 {} } { 0.000ns 0.000ns 6.029ns 0.701ns 0.248ns 0.246ns 0.000ns } { 0.000ns 0.832ns 0.420ns 0.398ns 0.150ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "xyz.v" "" { Text "D:/xyz/xyz.v" 32 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.686 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 67 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 67; COMB Node = 'clk~clkctrl'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns flag~reg0 3 REG LCFF_X48_Y5_N1 3 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X48_Y5_N1; Fanout = 3; REG Node = 'flag~reg0'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk~clkctrl flag~reg0 } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl flag~reg0 } "NODE_NAME" } } { "f:/xxj/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/xxj/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} flag~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "9.528 ns" { operate[3] Selector7~0 flag~24 flag~31 flag~32 flag~reg0 } "NODE_NAME" } } { "f:/xxj/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/xxj/quartus/bin/Technology_Viewer.qrui" "9.528 ns" { operate[3] {} operate[3]~combout {} Selector7~0 {} flag~24 {} flag~31 {} flag~32 {} flag~reg0 {} } { 0.000ns 0.000ns 6.029ns 0.701ns 0.248ns 0.246ns 0.000ns } { 0.000ns 0.832ns 0.420ns 0.398ns 0.150ns 0.420ns 0.084ns } "" } } { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl flag~reg0 } "NODE_NAME" } } { "f:/xxj/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/xxj/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} flag~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q\[0\] q\[0\]~reg0 8.696 ns register " "Info: tco from clock \"clk\" to destination pin \"q\[0\]\" through register \"q\[0\]~reg0\" is 8.696 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.685 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 67 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 67; COMB Node = 'clk~clkctrl'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.685 ns q\[0\]~reg0 3 REG LCFF_X46_Y5_N31 5 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.685 ns; Loc. = LCFF_X46_Y5_N31; Fanout = 5; REG Node = 'q\[0\]~reg0'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clk~clkctrl q[0]~reg0 } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 67 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.21 % ) " "Info: Total cell delay = 1.536 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.149 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.149 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { clk clk~clkctrl q[0]~reg0 } "NODE_NAME" } } { "f:/xxj/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/xxj/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { clk {} clk~combout {} clk~clkctrl {} q[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "xyz.v" "" { Text "D:/xyz/xyz.v" 67 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.761 ns + Longest register pin " "Info: + Longest register to pin delay is 5.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q\[0\]~reg0 1 REG LCFF_X46_Y5_N31 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y5_N31; Fanout = 5; REG Node = 'q\[0\]~reg0'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[0]~reg0 } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 67 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.963 ns) + CELL(2.798 ns) 5.761 ns q\[0\] 2 PIN PIN_AF10 0 " "Info: 2: + IC(2.963 ns) + CELL(2.798 ns) = 5.761 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'q\[0\]'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "5.761 ns" { q[0]~reg0 q[0] } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 48.57 % ) " "Info: Total cell delay = 2.798 ns ( 48.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.963 ns ( 51.43 % ) " "Info: Total interconnect delay = 2.963 ns ( 51.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "5.761 ns" { q[0]~reg0 q[0] } "NODE_NAME" } } { "f:/xxj/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/xxj/quartus/bin/Technology_Viewer.qrui" "5.761 ns" { q[0]~reg0 {} q[0] {} } { 0.000ns 2.963ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { clk clk~clkctrl q[0]~reg0 } "NODE_NAME" } } { "f:/xxj/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/xxj/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { clk {} clk~combout {} clk~clkctrl {} q[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "5.761 ns" { q[0]~reg0 q[0] } "NODE_NAME" } } { "f:/xxj/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/xxj/quartus/bin/Technology_Viewer.qrui" "5.761 ns" { q[0]~reg0 {} q[0] {} } { 0.000ns 2.963ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "hex\[1\] sw\[6\] clk -0.346 ns register " "Info: th for register \"hex\[1\]\" (data pin = \"sw\[6\]\", clock pin = \"clk\") is -0.346 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.689 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 67 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 67; COMB Node = 'clk~clkctrl'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.689 ns hex\[1\] 3 REG LCFF_X45_Y4_N17 2 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X45_Y4_N17; Fanout = 2; REG Node = 'hex\[1\]'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk~clkctrl hex[1] } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.12 % ) " "Info: Total cell delay = 1.536 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.153 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk clk~clkctrl hex[1] } "NODE_NAME" } } { "f:/xxj/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/xxj/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk {} clk~combout {} clk~clkctrl {} hex[1] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "xyz.v" "" { Text "D:/xyz/xyz.v" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.301 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns sw\[6\] 1 PIN PIN_AC13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 10; PIN Node = 'sw\[6\]'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[6] } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.275 ns) 2.808 ns Equal8~0 2 COMB LCCOMB_X45_Y4_N30 2 " "Info: 2: + IC(1.544 ns) + CELL(0.275 ns) = 2.808 ns; Loc. = LCCOMB_X45_Y4_N30; Fanout = 2; COMB Node = 'Equal8~0'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "1.819 ns" { sw[6] Equal8~0 } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.149 ns) 3.217 ns Selector5~0 3 COMB LCCOMB_X45_Y4_N16 1 " "Info: 3: + IC(0.260 ns) + CELL(0.149 ns) = 3.217 ns; Loc. = LCCOMB_X45_Y4_N16; Fanout = 1; COMB Node = 'Selector5~0'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Equal8~0 Selector5~0 } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.301 ns hex\[1\] 4 REG LCFF_X45_Y4_N17 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.301 ns; Loc. = LCFF_X45_Y4_N17; Fanout = 2; REG Node = 'hex\[1\]'" {  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector5~0 hex[1] } "NODE_NAME" } } { "xyz.v" "" { Text "D:/xyz/xyz.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.497 ns ( 45.35 % ) " "Info: Total cell delay = 1.497 ns ( 45.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.804 ns ( 54.65 % ) " "Info: Total interconnect delay = 1.804 ns ( 54.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "3.301 ns" { sw[6] Equal8~0 Selector5~0 hex[1] } "NODE_NAME" } } { "f:/xxj/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/xxj/quartus/bin/Technology_Viewer.qrui" "3.301 ns" { sw[6] {} sw[6]~combout {} Equal8~0 {} Selector5~0 {} hex[1] {} } { 0.000ns 0.000ns 1.544ns 0.260ns 0.000ns } { 0.000ns 0.989ns 0.275ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk clk~clkctrl hex[1] } "NODE_NAME" } } { "f:/xxj/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/xxj/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk {} clk~combout {} clk~clkctrl {} hex[1] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/xxj/quartus/bin/TimingClosureFloorplan.fld" "" "3.301 ns" { sw[6] Equal8~0 Selector5~0 hex[1] } "NODE_NAME" } } { "f:/xxj/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/xxj/quartus/bin/Technology_Viewer.qrui" "3.301 ns" { sw[6] {} sw[6]~combout {} Equal8~0 {} Selector5~0 {} hex[1] {} } { 0.000ns 0.000ns 1.544ns 0.260ns 0.000ns } { 0.000ns 0.989ns 0.275ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 23 13:42:53 2021 " "Info: Processing ended: Wed Jun 23 13:42:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
