

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_83_6'
================================================================
* Date:           Mon Jan 26 23:24:15 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.875 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_83_6  |       64|       64|         1|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:83]   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.48ns)   --->   "%store_ln83 = store i7 0, i7 %j" [top.cpp:83]   --->   Operation 5 'store' 'store_ln83' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc56"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_2 = load i7 %j" [top.cpp:83]   --->   Operation 7 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.89ns)   --->   "%icmp_ln83 = icmp_eq  i7 %j_2, i7 64" [top.cpp:83]   --->   Operation 8 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.89ns)   --->   "%add_ln83 = add i7 %j_2, i7 1" [top.cpp:83]   --->   Operation 9 'add' 'add_ln83' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %for.inc56.split, void %VITIS_LOOP_90_8.exitStub" [top.cpp:83]   --->   Operation 10 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i7 %j_2" [top.cpp:83]   --->   Operation 11 'trunc' 'trunc_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln84 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [top.cpp:84]   --->   Operation 12 'specpipeline' 'specpipeline_ln84' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln83 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:83]   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [top.cpp:83]   --->   Operation 14 'specloopname' 'specloopname_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.88ns)   --->   "%switch_ln85 = switch i6 %trunc_ln83, void %arrayidx55.case.63, i6 0, void %arrayidx55.exit, i6 1, void %arrayidx55.exit, i6 2, void %arrayidx55.exit, i6 3, void %arrayidx55.exit, i6 4, void %arrayidx55.case.4, i6 5, void %arrayidx55.case.5, i6 6, void %arrayidx55.case.6, i6 7, void %arrayidx55.case.7, i6 8, void %arrayidx55.case.8, i6 9, void %arrayidx55.case.9, i6 10, void %arrayidx55.case.10, i6 11, void %arrayidx55.case.11, i6 12, void %arrayidx55.case.12, i6 13, void %arrayidx55.case.13, i6 14, void %arrayidx55.case.14, i6 15, void %arrayidx55.case.15, i6 16, void %arrayidx55.case.16, i6 17, void %arrayidx55.case.17, i6 18, void %arrayidx55.case.18, i6 19, void %arrayidx55.case.19, i6 20, void %arrayidx55.case.20, i6 21, void %arrayidx55.case.21, i6 22, void %arrayidx55.case.22, i6 23, void %arrayidx55.case.23, i6 24, void %arrayidx55.case.24, i6 25, void %arrayidx55.case.25, i6 26, void %arrayidx55.case.26, i6 27, void %arrayidx55.case.27, i6 28, void %arrayidx55.case.28, i6 29, void %arrayidx55.case.29, i6 30, void %arrayidx55.case.30, i6 31, void %arrayidx55.case.31, i6 32, void %arrayidx55.case.32, i6 33, void %arrayidx55.case.33, i6 34, void %arrayidx55.case.34, i6 35, void %arrayidx55.case.35, i6 36, void %arrayidx55.case.36, i6 37, void %arrayidx55.case.37, i6 38, void %arrayidx55.case.38, i6 39, void %arrayidx55.case.39, i6 40, void %arrayidx55.case.40, i6 41, void %arrayidx55.case.41, i6 42, void %arrayidx55.case.42, i6 43, void %arrayidx55.case.43, i6 44, void %arrayidx55.case.44, i6 45, void %arrayidx55.case.45, i6 46, void %arrayidx55.case.46, i6 47, void %arrayidx55.case.47, i6 48, void %arrayidx55.case.48, i6 49, void %arrayidx55.case.49, i6 50, void %arrayidx55.case.50, i6 51, void %arrayidx55.case.51, i6 52, void %arrayidx55.case.52, i6 53, void %arrayidx55.case.53, i6 54, void %arrayidx55.case.54, i6 55, void %arrayidx55.case.55, i6 56, void %arrayidx55.case.56, i6 57, void %arrayidx55.case.57, i6 58, void %arrayidx55.case.58, i6 59, void %arrayidx55.case.59, i6 60, void %arrayidx55.case.60, i6 61, void %arrayidx55.exit, i6 62, void %arrayidx55.exit" [top.cpp:85]   --->   Operation 15 'switch' 'switch_ln85' <Predicate = (!icmp_ln83)> <Delay = 0.88>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_60, i24 0" [top.cpp:85]   --->   Operation 16 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 60)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 17 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 60)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_59, i24 0" [top.cpp:85]   --->   Operation 18 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 59)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 19 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 59)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_58, i24 0" [top.cpp:85]   --->   Operation 20 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 58)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 21 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 58)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_57, i24 0" [top.cpp:85]   --->   Operation 22 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 57)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 23 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 57)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_56, i24 0" [top.cpp:85]   --->   Operation 24 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 56)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 25 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 56)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_55, i24 0" [top.cpp:85]   --->   Operation 26 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 55)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 27 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 55)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_54, i24 0" [top.cpp:85]   --->   Operation 28 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 54)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 29 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 54)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_53, i24 0" [top.cpp:85]   --->   Operation 30 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 53)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 31 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 53)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_52, i24 0" [top.cpp:85]   --->   Operation 32 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 52)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 33 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 52)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_51, i24 0" [top.cpp:85]   --->   Operation 34 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 51)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 35 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 51)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_50, i24 0" [top.cpp:85]   --->   Operation 36 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 50)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 37 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 50)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_49, i24 0" [top.cpp:85]   --->   Operation 38 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 49)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 39 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 49)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 0" [top.cpp:85]   --->   Operation 40 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 48)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 41 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 48)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_47, i24 0" [top.cpp:85]   --->   Operation 42 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 47)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 43 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 47)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_46, i24 0" [top.cpp:85]   --->   Operation 44 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 46)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 45 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 46)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_45, i24 0" [top.cpp:85]   --->   Operation 46 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 45)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 47 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 45)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_44, i24 0" [top.cpp:85]   --->   Operation 48 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 44)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 49 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 44)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_43, i24 0" [top.cpp:85]   --->   Operation 50 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 43)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 51 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 43)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_42, i24 0" [top.cpp:85]   --->   Operation 52 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 42)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 53 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 42)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_41, i24 0" [top.cpp:85]   --->   Operation 54 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 41)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 55 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 41)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_40, i24 0" [top.cpp:85]   --->   Operation 56 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 40)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 57 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 40)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_39, i24 0" [top.cpp:85]   --->   Operation 58 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 39)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 59 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 39)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_38, i24 0" [top.cpp:85]   --->   Operation 60 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 38)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 61 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 38)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_37, i24 0" [top.cpp:85]   --->   Operation 62 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 37)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 63 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 37)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_36, i24 0" [top.cpp:85]   --->   Operation 64 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 36)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 65 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 36)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_35, i24 0" [top.cpp:85]   --->   Operation 66 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 35)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 67 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 35)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_34, i24 0" [top.cpp:85]   --->   Operation 68 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 34)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 69 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 34)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_33, i24 0" [top.cpp:85]   --->   Operation 70 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 33)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 71 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 33)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 0" [top.cpp:85]   --->   Operation 72 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 32)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 73 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 32)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_31, i24 0" [top.cpp:85]   --->   Operation 74 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 31)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 75 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 31)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_30, i24 0" [top.cpp:85]   --->   Operation 76 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 30)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 77 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 30)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_29, i24 0" [top.cpp:85]   --->   Operation 78 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 29)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 79 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 29)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_28, i24 0" [top.cpp:85]   --->   Operation 80 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 28)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 81 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 28)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_27, i24 0" [top.cpp:85]   --->   Operation 82 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 27)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 83 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 27)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_26, i24 0" [top.cpp:85]   --->   Operation 84 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 26)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 85 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 26)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_25, i24 0" [top.cpp:85]   --->   Operation 86 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 25)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 87 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 25)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_24, i24 0" [top.cpp:85]   --->   Operation 88 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 24)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 89 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 24)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_23, i24 0" [top.cpp:85]   --->   Operation 90 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 23)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 91 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 23)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_22, i24 0" [top.cpp:85]   --->   Operation 92 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 22)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 93 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 22)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_21, i24 0" [top.cpp:85]   --->   Operation 94 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 21)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 95 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 21)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_20, i24 0" [top.cpp:85]   --->   Operation 96 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 20)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 97 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 20)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_19, i24 0" [top.cpp:85]   --->   Operation 98 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 19)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 99 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 19)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_18, i24 0" [top.cpp:85]   --->   Operation 100 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 18)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 101 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 18)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_17, i24 0" [top.cpp:85]   --->   Operation 102 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 17)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 103 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 17)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 0" [top.cpp:85]   --->   Operation 104 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 16)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 105 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 16)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_15, i24 0" [top.cpp:85]   --->   Operation 106 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 15)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 107 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 15)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_14, i24 0" [top.cpp:85]   --->   Operation 108 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 14)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 109 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 14)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_13, i24 0" [top.cpp:85]   --->   Operation 110 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 13)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 111 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 13)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_12, i24 0" [top.cpp:85]   --->   Operation 112 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 12)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 113 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 12)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_11, i24 0" [top.cpp:85]   --->   Operation 114 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 11)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 115 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 11)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_10, i24 0" [top.cpp:85]   --->   Operation 116 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 10)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 117 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 10)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_9, i24 0" [top.cpp:85]   --->   Operation 118 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 9)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 119 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 9)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_8, i24 0" [top.cpp:85]   --->   Operation 120 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 8)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 121 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 8)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_7, i24 0" [top.cpp:85]   --->   Operation 122 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 7)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 123 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 7)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_6, i24 0" [top.cpp:85]   --->   Operation 124 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 6)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 125 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 6)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_5, i24 0" [top.cpp:85]   --->   Operation 126 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 5)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 127 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 5)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_4, i24 0" [top.cpp:85]   --->   Operation 128 'write' 'write_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 4)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 129 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 4)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx55.exit" [top.cpp:85]   --->   Operation 130 'br' 'br_ln85' <Predicate = (!icmp_ln83 & trunc_ln83 == 63)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.48ns)   --->   "%store_ln83 = store i7 %add_ln83, i7 %j" [top.cpp:83]   --->   Operation 131 'store' 'store_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.48>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln83 = br void %for.inc56" [top.cpp:83]   --->   Operation 132 'br' 'br_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 133 'ret' 'ret_ln0' <Predicate = (icmp_ln83)> <Delay = 0.48>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.875ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln83', top.cpp:83) of constant 0 on local variable 'j', top.cpp:83 [59]  (0.489 ns)
	'load' operation 7 bit ('j', top.cpp:83) on local variable 'j', top.cpp:83 [62]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln83', top.cpp:83) [63]  (0.897 ns)
	'store' operation 0 bit ('store_ln83', top.cpp:83) of variable 'add_ln83', top.cpp:83 on local variable 'j', top.cpp:83 [246]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
