-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity assignment is
port (
    a1_V : OUT STD_LOGIC_VECTOR (40 downto 0);
    a2_V : OUT STD_LOGIC_VECTOR (40 downto 0);
    a3_V : OUT STD_LOGIC_VECTOR (40 downto 0);
    a4_V : OUT STD_LOGIC_VECTOR (40 downto 0);
    b1_V : OUT STD_LOGIC_VECTOR (762 downto 0);
    b2_V : OUT STD_LOGIC_VECTOR (762 downto 0);
    b3_V : OUT STD_LOGIC_VECTOR (762 downto 0) );
end;


architecture behav of assignment is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "assignment,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=0.000000,HLS_SYN_LAT=0,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0,HLS_VERSION=2019_2}";
    constant ap_const_lv41_80F : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000100000001111";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv763_lc_1 : STD_LOGIC_VECTOR (762 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000001011101000000000101110100000000010111010000000001011101000000000101110100000000010111";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';



begin



    a1_V <= ap_const_lv41_80F;
    a2_V <= ap_const_lv41_80F;
    a3_V <= ap_const_lv41_80F;
    a4_V <= ap_const_lv41_80F;
    b1_V <= ap_const_lv763_lc_1;
    b2_V <= ap_const_lv763_lc_1;
    b3_V <= ap_const_lv763_lc_1;
end behav;
