C:\lscc\diamond\3.5\synpbase\bin64\c_hdl.exe  -nooutputcheck  -hdllog  C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram\rev_1\syntax.log  -encrypt  -mp  1  -verilog  -prodtype  synplify_pro  -useclone -ui   -I C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram\  -I C:\lscc\diamond\3.5\synpbase\lib   -sysv  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -devicelib  C:\lscc\diamond\3.5\synpbase\lib\lucent\ecp5u.v  -devicelib  C:\lscc\diamond\3.5\synpbase\lib\lucent\pmi_def.v  -dmgen  C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram\rev_1\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -D_MULTIPLE_FILE_COMPILATION_UNIT_  -lib work C:\Users\Damian\Desktop\Upwork\CamilaFPGA\W958D8NBYA_verilog_p\W958D8NBYA.modelsim.vp  
rc:0 success:1
C:\Users\Damian\Desktop\Upwork\CamilaFPGA\Project\hyperram\rev_1\syntax.log|o|1656937366|3925
C:\lscc\diamond\3.5\synpbase\lib\lucent\ecp5u.v|i|1429013174|89974
C:\lscc\diamond\3.5\synpbase\lib\lucent\pmi_def.v|i|1429013174|40584
C:\Users\Damian\Desktop\Upwork\CamilaFPGA\W958D8NBYA_verilog_p\W958D8NBYA.modelsim.vp|i|1635474942|69057
C:\lscc\diamond\3.5\synpbase\bin\c_hdl.exe|i|1429558072|1298944
C:\lscc\diamond\3.5\synpbase\bin64\c_hdl.exe|i|1429558266|1901568
