#include "usr.h"

#define RxData_LEN 8

enum state_t state_chassis, state_roboticarm;

unsigned char RxData[RxData_LEN];

struct obj_t obj;

struct state_W_t state_W;

// task period/frequency
#define TASK_PERIOD_ms_State 1
#define TASK_FREQ_Err_OBJ_UNDETECT 1
#define TASK_FREQ_Err_OBJ_DETECT 2

unsigned short task_cnt_ms_State, task_cnt_ms_Err;

int main(void)
{
  SET_BIT(FLASH->ACR, FLASH_ACR_LATENCY_2); // increase wait states for higher CPU frequency

  // clock control
  {
    // HSE
    SET_BIT(RCC->CR, RCC_CR_HSEON);           // enable HSE
    while (!READ_BIT(RCC->CR, RCC_CR_HSERDY)) // wait till HSE ready
      ;

    // PLL
    SET_BIT(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL9); // configure main PLL clock source and multiplication factor
    SET_BIT(RCC->CR, RCC_CR_PLLON);                          // enable main PLL
    while (!READ_BIT(RCC->CR, RCC_CR_PLLRDY))                // wait till PLL ready
      ;

    // clock divider
    SET_BIT(RCC->CFGR, RCC_CFGR_PPRE2_DIV1 | RCC_CFGR_PPRE1_DIV2 | RCC_CFGR_HPRE_DIV1);

    // system clock source
    SET_BIT(RCC->CFGR, RCC_CFGR_SW_PLL);
    while ((READ_REG(RCC->CFGR) & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL)
      ;
    SystemCoreClockUpdate();

    // HSI
    CLEAR_BIT(RCC->CR, RCC_CR_HSION);        // disable HSI
    while (READ_BIT(RCC->CR, RCC_CR_HSIRDY)) // wait till HSI disabled
      ;
  }

  // DMA
  {
    SET_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN);

    // USART1 RX
    SET_BIT(DMA1_Channel5->CCR, DMA_CCR_MINC | DMA_CCR_CIRC | DMA_CCR_TCIE | DMA_CCR_EN);
    WRITE_REG(DMA1_Channel5->CNDTR, RxData_LEN);
    WRITE_REG(DMA1_Channel5->CMAR, RxData);
    WRITE_REG(DMA1_Channel5->CPAR, &USART1->DR);
  }

  // GPIO & AFIO
  {
    // SW-DP
    SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN);
    SET_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG_JTAGDISABLE);

    SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN | RCC_APB2ENR_IOPBEN | RCC_APB2ENR_IOPCEN | RCC_APB2ENR_IOPDEN);

    SET_BIT(GPIOC->ODR, GPIO_ODR_ODR13);

    MODIFY_REG(GPIOA->CRH, GPIO_CRH_CNF15 | GPIO_CRH_MODE15 | GPIO_CRH_CNF12 | GPIO_CRH_MODE12 | GPIO_CRH_CNF11 | GPIO_CRH_MODE11 | GPIO_CRH_CNF8 | GPIO_CRH_MODE8,
               GPIO_CRH_MODE15_1 | GPIO_CRH_MODE12_1 | GPIO_CRH_MODE11_1 | GPIO_CRH_MODE8_1);
    MODIFY_REG(GPIOB->CRL, GPIO_CRL_CNF5 | GPIO_CRL_MODE5 | GPIO_CRL_CNF4 | GPIO_CRL_MODE4 | GPIO_CRL_CNF3 | GPIO_CRL_MODE3,
               GPIO_CRL_MODE5_1 | GPIO_CRL_MODE4_1 | GPIO_CRL_MODE3_1);
    MODIFY_REG(GPIOC->CRH, GPIO_CRH_CNF13 | GPIO_CRH_MODE13,
               GPIO_CRH_MODE13_1);

    // TIM3 OC
    MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF7 | GPIO_CRL_MODE7 | GPIO_CRL_CNF6 | GPIO_CRL_MODE6,
               GPIO_CRL_CNF7_1 | GPIO_CRL_MODE7_1 | GPIO_CRL_MODE7_0 | GPIO_CRL_CNF6_1 | GPIO_CRL_MODE6_1 | GPIO_CRL_MODE6_0);
    MODIFY_REG(GPIOB->CRL, GPIO_CRL_CNF1 | GPIO_CRL_MODE1 | GPIO_CRL_CNF0 | GPIO_CRL_MODE0,
               GPIO_CRL_CNF1_1 | GPIO_CRL_MODE1_1 | GPIO_CRL_MODE1_0 | GPIO_CRL_CNF0_1 | GPIO_CRL_MODE0_1 | GPIO_CRL_MODE0_0);

    // TIM4 OC
    MODIFY_REG(GPIOB->CRL, GPIO_CRL_CNF2 | GPIO_CRL_MODE2 | GPIO_CRL_CNF1 | GPIO_CRL_MODE1,
               GPIO_CRL_CNF2_1 | GPIO_CRL_MODE2_1 | GPIO_CRL_MODE2_0 | GPIO_CRL_CNF1_1 | GPIO_CRL_MODE1_1 | GPIO_CRL_MODE1_0);
    MODIFY_REG(GPIOB->CRH, GPIO_CRH_CNF9 | GPIO_CRH_MODE9 | GPIO_CRH_CNF8 | GPIO_CRH_MODE8,
               GPIO_CRH_CNF9_1 | GPIO_CRH_MODE9_1 | GPIO_CRH_MODE9_0 | GPIO_CRH_CNF8_1 | GPIO_CRH_MODE8_1 | GPIO_CRH_MODE8_0);

    // USART1 TX/RX
    MODIFY_REG(GPIOA->CRH, GPIO_CRH_CNF9 | GPIO_CRH_MODE9,
               GPIO_CRL_CNF7_1 | GPIO_CRL_MODE7_0);

    MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF5 | GPIO_CRL_CNF4 | GPIO_CRL_CNF3 | GPIO_CRL_CNF2 | GPIO_CRL_CNF1 | GPIO_CRL_CNF0, 0);
    MODIFY_REG(GPIOB->CRL, GPIO_CRL_CNF2, 0);
    MODIFY_REG(GPIOB->CRH, GPIO_CRH_CNF14 | GPIO_CRH_CNF13 | GPIO_CRH_CNF12 | GPIO_CRH_CNF11 | GPIO_CRH_CNF10, 0);
    MODIFY_REG(GPIOC->CRH, GPIO_CRH_CNF15 | GPIO_CRH_CNF14, 0);
  }

  // TIM2
  {
    SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);

    SET_BIT(TIM2->CR1, TIM_CR1_ARPE);
    WRITE_REG(TIM2->PSC, 1152 - 1);
    WRITE_REG(TIM2->ARR, 62500 - 1);
    SET_BIT(TIM2->EGR, TIM_EGR_UG);

    SET_BIT(TIM2->CR1, TIM_CR1_CEN);
  }

  // TIM3
  {
    SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);

    SET_BIT(TIM3->CR1, TIM_CR1_ARPE);
    WRITE_REG(TIM3->PSC, 24 - 1);
    WRITE_REG(TIM3->ARR, 60000 - 1);
    SET_BIT(TIM3->EGR, TIM_EGR_UG);

    SET_BIT(TIM3->CCMR1, TIM_CCMR1_OC2M_2 | TIM_CCMR1_OC2M_1 | TIM_CCMR1_OC2PE | TIM_CCMR1_OC2FE | TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1PE | TIM_CCMR1_OC1FE);
    SET_BIT(TIM3->CCMR2, TIM_CCMR2_OC4M_2 | TIM_CCMR2_OC4M_1 | TIM_CCMR2_OC4PE | TIM_CCMR2_OC4FE | TIM_CCMR2_OC3M_2 | TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC3PE | TIM_CCMR2_OC3FE);
    SET_BIT(TIM3->CCER, TIM_CCER_CC4E | TIM_CCER_CC3E | TIM_CCER_CC2E | TIM_CCER_CC1E);

    SET_BIT(TIM3->CR1, TIM_CR1_CEN);
  }

  // TIM4
  {
    SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);

    SET_BIT(TIM4->CR1, TIM_CR1_ARPE);
    WRITE_REG(TIM4->PSC, 72 - 1);
    WRITE_REG(TIM4->ARR, 10000 - 1);
    SET_BIT(TIM4->EGR, TIM_EGR_UG);

    SET_BIT(TIM4->CCMR1, TIM_CCMR1_OC2M_2 | TIM_CCMR1_OC2M_1 | TIM_CCMR1_OC2PE | TIM_CCMR1_OC2FE | TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1PE | TIM_CCMR1_OC1FE);
    SET_BIT(TIM4->CCMR2, TIM_CCMR2_OC4M_2 | TIM_CCMR2_OC4M_1 | TIM_CCMR2_OC4PE | TIM_CCMR2_OC4FE | TIM_CCMR2_OC3M_2 | TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC3PE | TIM_CCMR2_OC3FE);
    SET_BIT(TIM4->CCER, TIM_CCER_CC4E | TIM_CCER_CC3E | TIM_CCER_CC2E | TIM_CCER_CC1E);

    SET_BIT(TIM4->CR1, TIM_CR1_CEN);
  }

  // USART1
  {
    SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);

    SET_BIT(USART1->CR1, USART_CR1_RE);
    WRITE_REG(USART1->BRR, 2 << USART_BRR_DIV_Mantissa_Pos | 0b100);

    SET_BIT(USART1->CR3, USART_CR3_DMAR);

    SET_BIT(USART1->CR1, USART_CR1_UE);
  }

  SysTick_Config(SystemCoreClock / 1000); // 1ms SysTick interrupt

  while (1)
  {
    // state
    if (task_cnt_ms_State >= TASK_PERIOD_ms_State)
    {
      task_cnt_ms_State = 0;

      State_Chassis();
      State_RoboticArm();
    }

    // error
    static unsigned short task_freq_Err = TASK_FREQ_Err_OBJ_UNDETECT;
    if (state_chassis == IDLE && state_roboticarm == IDLE && task_cnt_ms_Err >= 1) // 1000Hz
    {
      task_cnt_ms_Err = 0;

      Err(3);
    }
    else
    {
      task_freq_Err = state_W.obj_detect ? TASK_FREQ_Err_OBJ_DETECT
                                         : TASK_FREQ_Err_OBJ_UNDETECT;

      if (task_cnt_ms_Err >= 1000 / task_freq_Err / 2)
      {
        task_cnt_ms_Err = 0;

        Err(0);
      }
    }
  }
}