#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555af1072ad0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
P_0x555af108a6c0 .param/l "A" 0 2 4, C4<0000000000100110>;
P_0x555af108a700 .param/l "B" 0 2 5, C4<0000000101001101>;
P_0x555af108a740 .param/l "C" 0 2 6, C4<0001001100100110>;
P_0x555af108a780 .param/l "X" 0 2 3, C4<0000000000010111>;
v0x555af10b0760_0 .var "ck", 0 0;
v0x555af10b0930_0 .var "inicio", 0 0;
v0x555af10b0a40_0 .net "overflow", 0 0, v0x555af10ad4d0_0;  1 drivers
v0x555af10b0ae0_0 .net "pronto", 0 0, v0x555af10a8dd0_0;  1 drivers
v0x555af10b0b80_0 .net "resultado", 15 0, L_0x555af105e1a0;  1 drivers
v0x555af10b0cc0_0 .var "rst", 0 0;
S_0x555af106b9a0 .scope module, "p" "projeto" 2 15, 3 1 0, S_0x555af1072ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "inicio"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 16 "X"
    .port_info 4 /INPUT 16 "A"
    .port_info 5 /INPUT 16 "B"
    .port_info 6 /INPUT 16 "C"
    .port_info 7 /OUTPUT 1 "pronto"
    .port_info 8 /OUTPUT 1 "overflow"
    .port_info 9 /OUTPUT 16 "resultado"
L_0x7f416c1520a8 .functor BUFT 1, C4<0000000000100110>, C4<0>, C4<0>, C4<0>;
v0x555af10af790_0 .net "A", 15 0, L_0x7f416c1520a8;  1 drivers
L_0x7f416c1520f0 .functor BUFT 1, C4<0000000101001101>, C4<0>, C4<0>, C4<0>;
v0x555af10af8c0_0 .net "B", 15 0, L_0x7f416c1520f0;  1 drivers
L_0x7f416c152138 .functor BUFT 1, C4<0001001100100110>, C4<0>, C4<0>, C4<0>;
v0x555af10af9d0_0 .net "C", 15 0, L_0x7f416c152138;  1 drivers
L_0x7f416c152060 .functor BUFT 1, C4<0000000000010111>, C4<0>, C4<0>, C4<0>;
v0x555af10afac0_0 .net "X", 15 0, L_0x7f416c152060;  1 drivers
v0x555af10afbd0_0 .net "ck", 0 0, v0x555af10b0760_0;  1 drivers
v0x555af10afcc0_0 .net "h", 0 0, v0x555af10885a0_0;  1 drivers
v0x555af10afd60_0 .net "inicio", 0 0, v0x555af10b0930_0;  1 drivers
v0x555af10afe00_0 .net "lh", 0 0, v0x555af10870a0_0;  1 drivers
v0x555af10afea0_0 .net "ls", 0 0, v0x555af10a8960_0;  1 drivers
v0x555af10affd0_0 .net "lx", 0 0, v0x555af10a8a70_0;  1 drivers
v0x555af10b0070_0 .net "m0", 1 0, v0x555af10a8b30_0;  1 drivers
v0x555af10b0110_0 .net "m1", 1 0, v0x555af10a8c10_0;  1 drivers
v0x555af10b01d0_0 .net "m2", 1 0, v0x555af10a8cf0_0;  1 drivers
v0x555af10b0290_0 .net "overflow", 0 0, v0x555af10ad4d0_0;  alias, 1 drivers
v0x555af10b0330_0 .net "pronto", 0 0, v0x555af10a8dd0_0;  alias, 1 drivers
v0x555af10b03d0_0 .net "resultado", 15 0, L_0x555af105e1a0;  alias, 1 drivers
v0x555af10b0490_0 .net "rst", 0 0, v0x555af10b0cc0_0;  1 drivers
S_0x555af106bc20 .scope module, "c" "controle" 3 17, 4 1 0, S_0x555af106b9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "inicio"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /OUTPUT 1 "lx"
    .port_info 4 /OUTPUT 2 "m0"
    .port_info 5 /OUTPUT 2 "m1"
    .port_info 6 /OUTPUT 2 "m2"
    .port_info 7 /OUTPUT 1 "h"
    .port_info 8 /OUTPUT 1 "ls"
    .port_info 9 /OUTPUT 1 "lh"
    .port_info 10 /OUTPUT 1 "pronto"
P_0x555af1057400 .param/l "A" 0 4 16, C4<0000>;
P_0x555af1057440 .param/l "B" 0 4 16, C4<0001>;
P_0x555af1057480 .param/l "C" 0 4 16, C4<0010>;
P_0x555af10574c0 .param/l "D" 0 4 16, C4<0011>;
P_0x555af1057500 .param/l "E" 0 4 16, C4<0100>;
P_0x555af1057540 .param/l "F" 0 4 16, C4<0101>;
P_0x555af1057580 .param/l "G" 0 4 16, C4<0110>;
P_0x555af10575c0 .param/l "H" 0 4 16, C4<0111>;
P_0x555af1057600 .param/l "I" 0 4 16, C4<1000>;
P_0x555af1057640 .param/l "J" 0 4 16, C4<1001>;
v0x555af1089300_0 .net "ck", 0 0, v0x555af10b0760_0;  alias, 1 drivers
v0x555af10885a0_0 .var "h", 0 0;
v0x555af1087b30_0 .net "inicio", 0 0, v0x555af10b0930_0;  alias, 1 drivers
v0x555af10870a0_0 .var "lh", 0 0;
v0x555af10a8960_0 .var "ls", 0 0;
v0x555af10a8a70_0 .var "lx", 0 0;
v0x555af10a8b30_0 .var "m0", 1 0;
v0x555af10a8c10_0 .var "m1", 1 0;
v0x555af10a8cf0_0 .var "m2", 1 0;
v0x555af10a8dd0_0 .var "pronto", 0 0;
v0x555af10a8e90_0 .net "rst", 0 0, v0x555af10b0cc0_0;  alias, 1 drivers
v0x555af10a8f50_0 .var "state", 3 0;
E_0x555af105cce0/0 .event edge, v0x555af10a8e90_0;
E_0x555af105cce0/1 .event posedge, v0x555af1089300_0;
E_0x555af105cce0 .event/or E_0x555af105cce0/0, E_0x555af105cce0/1;
S_0x555af10a9190 .scope module, "op" "operativo" 3 18, 5 1 0, S_0x555af106b9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "lx"
    .port_info 3 /INPUT 2 "m0"
    .port_info 4 /INPUT 2 "m1"
    .port_info 5 /INPUT 2 "m2"
    .port_info 6 /INPUT 1 "h"
    .port_info 7 /INPUT 1 "ls"
    .port_info 8 /INPUT 1 "lh"
    .port_info 9 /INPUT 16 "X"
    .port_info 10 /INPUT 16 "A"
    .port_info 11 /INPUT 16 "B"
    .port_info 12 /INPUT 16 "C"
    .port_info 13 /INPUT 1 "pronto"
    .port_info 14 /OUTPUT 1 "overflow"
    .port_info 15 /OUTPUT 16 "resultado"
P_0x555af10a9330 .param/l "Zero" 0 5 24, C4<0000000000000000>;
L_0x555af105e1a0 .functor BUFZ 16, v0x555af10acd40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555af10adfb0_0 .net "A", 15 0, L_0x7f416c1520a8;  alias, 1 drivers
v0x555af10ae090_0 .net "B", 15 0, L_0x7f416c1520f0;  alias, 1 drivers
v0x555af10ae160_0 .net "C", 15 0, L_0x7f416c152138;  alias, 1 drivers
v0x555af10ae260_0 .net "RegH", 15 0, v0x555af10ac560_0;  1 drivers
v0x555af10ae300_0 .net "RegS", 15 0, v0x555af10acd40_0;  1 drivers
v0x555af10ae3f0_0 .net "RegX", 15 0, v0x555af10ab570_0;  1 drivers
v0x555af10ae4b0_0 .net "X", 15 0, L_0x7f416c152060;  alias, 1 drivers
v0x555af10ae570_0 .net "ck", 0 0, v0x555af10b0760_0;  alias, 1 drivers
v0x555af10ae610_0 .net "h", 0 0, v0x555af10885a0_0;  alias, 1 drivers
v0x555af10ae740_0 .net "lh", 0 0, v0x555af10870a0_0;  alias, 1 drivers
v0x555af10ae830_0 .net "ls", 0 0, v0x555af10a8960_0;  alias, 1 drivers
v0x555af10ae8d0_0 .net "lx", 0 0, v0x555af10a8a70_0;  alias, 1 drivers
v0x555af10ae9c0_0 .net "m0", 1 0, v0x555af10a8b30_0;  alias, 1 drivers
v0x555af10aeab0_0 .net "m1", 1 0, v0x555af10a8c10_0;  alias, 1 drivers
v0x555af10aebc0_0 .net "m2", 1 0, v0x555af10a8cf0_0;  alias, 1 drivers
v0x555af10aecd0_0 .net "o", 0 0, v0x555af10abd80_0;  1 drivers
v0x555af10aedc0_0 .net "outm0", 15 0, v0x555af10a9bc0_0;  1 drivers
v0x555af10aef90_0 .net "outm1", 15 0, v0x555af10aa450_0;  1 drivers
v0x555af10af0a0_0 .net "outm2", 15 0, v0x555af10aad30_0;  1 drivers
v0x555af10af1b0_0 .net "over", 0 0, v0x555af10adbe0_0;  1 drivers
v0x555af10af250_0 .net "overflow", 0 0, v0x555af10ad4d0_0;  alias, 1 drivers
v0x555af10af2f0_0 .net "pronto", 0 0, v0x555af10a8dd0_0;  alias, 1 drivers
v0x555af10af390_0 .net "res", 15 0, v0x555af10adc80_0;  1 drivers
v0x555af10af430_0 .net "resultado", 15 0, L_0x555af105e1a0;  alias, 1 drivers
v0x555af10af4f0_0 .net "rst", 0 0, v0x555af10b0cc0_0;  alias, 1 drivers
S_0x555af10a95b0 .scope module, "M0" "mux" 5 28, 6 1 0, S_0x555af10a9190;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "c"
    .port_info 3 /INPUT 16 "d"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 16 "out"
L_0x7f416c152018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555af10a9840_0 .net "a", 15 0, L_0x7f416c152018;  1 drivers
v0x555af10a9940_0 .net "b", 15 0, L_0x7f416c1520a8;  alias, 1 drivers
v0x555af10a9a20_0 .net "c", 15 0, L_0x7f416c1520f0;  alias, 1 drivers
v0x555af10a9ae0_0 .net "d", 15 0, L_0x7f416c152138;  alias, 1 drivers
v0x555af10a9bc0_0 .var "out", 15 0;
v0x555af10a9cf0_0 .net "sel", 1 0, v0x555af10a8b30_0;  alias, 1 drivers
E_0x555af105c010/0 .event edge, v0x555af10a8b30_0, v0x555af10a9ae0_0, v0x555af10a9a20_0, v0x555af10a9940_0;
E_0x555af105c010/1 .event edge, v0x555af10a9840_0;
E_0x555af105c010 .event/or E_0x555af105c010/0, E_0x555af105c010/1;
S_0x555af10a9e50 .scope module, "M1" "mux" 5 29, 6 1 0, S_0x555af10a9190;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "c"
    .port_info 3 /INPUT 16 "d"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 16 "out"
v0x555af10aa110_0 .net "a", 15 0, v0x555af10a9bc0_0;  alias, 1 drivers
v0x555af10aa1f0_0 .net "b", 15 0, v0x555af10ab570_0;  alias, 1 drivers
v0x555af10aa2b0_0 .net "c", 15 0, v0x555af10acd40_0;  alias, 1 drivers
v0x555af10aa370_0 .net "d", 15 0, v0x555af10ac560_0;  alias, 1 drivers
v0x555af10aa450_0 .var "out", 15 0;
v0x555af10aa580_0 .net "sel", 1 0, v0x555af10a8c10_0;  alias, 1 drivers
E_0x555af108ae40/0 .event edge, v0x555af10a8c10_0, v0x555af10aa370_0, v0x555af10aa2b0_0, v0x555af10aa1f0_0;
E_0x555af108ae40/1 .event edge, v0x555af10a9bc0_0;
E_0x555af108ae40 .event/or E_0x555af108ae40/0, E_0x555af108ae40/1;
S_0x555af10aa6e0 .scope module, "M2" "mux" 5 30, 6 1 0, S_0x555af10a9190;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 16 "c"
    .port_info 3 /INPUT 16 "d"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 16 "out"
v0x555af10aa9c0_0 .net "a", 15 0, v0x555af10ab570_0;  alias, 1 drivers
v0x555af10aaaa0_0 .net "b", 15 0, v0x555af10a9bc0_0;  alias, 1 drivers
v0x555af10aab90_0 .net "c", 15 0, v0x555af10acd40_0;  alias, 1 drivers
v0x555af10aac60_0 .net "d", 15 0, v0x555af10ac560_0;  alias, 1 drivers
v0x555af10aad30_0 .var "out", 15 0;
v0x555af10aae40_0 .net "sel", 1 0, v0x555af10a8cf0_0;  alias, 1 drivers
E_0x555af10aa950/0 .event edge, v0x555af10a8cf0_0, v0x555af10aa370_0, v0x555af10aa2b0_0, v0x555af10a9bc0_0;
E_0x555af10aa950/1 .event edge, v0x555af10aa1f0_0;
E_0x555af10aa950 .event/or E_0x555af10aa950/0, E_0x555af10aa950/1;
S_0x555af10aafe0 .scope module, "R1" "regg" 5 26, 7 1 0, S_0x555af10a9190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "v"
    .port_info 3 /INPUT 1 "l"
    .port_info 4 /OUTPUT 16 "r"
P_0x555af10ab1b0 .param/l "Zero" 0 7 9, C4<0000000000000000>;
v0x555af10ab3b0_0 .net "ck", 0 0, v0x555af10b0760_0;  alias, 1 drivers
v0x555af10ab4a0_0 .net "l", 0 0, v0x555af10a8a70_0;  alias, 1 drivers
v0x555af10ab570_0 .var "r", 15 0;
v0x555af10ab640_0 .net "rst", 0 0, v0x555af10b0cc0_0;  alias, 1 drivers
v0x555af10ab6e0_0 .net "v", 15 0, L_0x7f416c152060;  alias, 1 drivers
E_0x555af105d6f0 .event posedge, v0x555af1089300_0;
S_0x555af10ab850 .scope module, "R2" "regg_uni" 5 33, 8 1 0, S_0x555af10a9190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "v"
    .port_info 3 /INPUT 1 "l"
    .port_info 4 /OUTPUT 1 "r"
P_0x555af10aba70 .param/l "Zero" 0 8 9, C4<0>;
v0x555af10abbd0_0 .net "ck", 0 0, v0x555af10b0760_0;  alias, 1 drivers
v0x555af10abcc0_0 .net "l", 0 0, v0x555af10adbe0_0;  alias, 1 drivers
v0x555af10abd80_0 .var "r", 0 0;
v0x555af10abe20_0 .net "rst", 0 0, v0x555af10b0cc0_0;  alias, 1 drivers
v0x555af10abf10_0 .net "v", 0 0, v0x555af10adbe0_0;  alias, 1 drivers
S_0x555af10ac080 .scope module, "R3" "regg" 5 35, 7 1 0, S_0x555af10a9190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "v"
    .port_info 3 /INPUT 1 "l"
    .port_info 4 /OUTPUT 16 "r"
P_0x555af10ac250 .param/l "Zero" 0 7 9, C4<0000000000000000>;
v0x555af10ac3e0_0 .net "ck", 0 0, v0x555af10b0760_0;  alias, 1 drivers
v0x555af10ac4a0_0 .net "l", 0 0, v0x555af10870a0_0;  alias, 1 drivers
v0x555af10ac560_0 .var "r", 15 0;
v0x555af10ac630_0 .net "rst", 0 0, v0x555af10b0cc0_0;  alias, 1 drivers
v0x555af10ac6d0_0 .net "v", 15 0, v0x555af10adc80_0;  alias, 1 drivers
S_0x555af10ac860 .scope module, "R4" "regg" 5 36, 7 1 0, S_0x555af10a9190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "v"
    .port_info 3 /INPUT 1 "l"
    .port_info 4 /OUTPUT 16 "r"
P_0x555af10aca30 .param/l "Zero" 0 7 9, C4<0000000000000000>;
v0x555af10acbc0_0 .net "ck", 0 0, v0x555af10b0760_0;  alias, 1 drivers
v0x555af10acc80_0 .net "l", 0 0, v0x555af10a8960_0;  alias, 1 drivers
v0x555af10acd40_0 .var "r", 15 0;
v0x555af10ace10_0 .net "rst", 0 0, v0x555af10b0cc0_0;  alias, 1 drivers
v0x555af10acf40_0 .net "v", 15 0, v0x555af10adc80_0;  alias, 1 drivers
S_0x555af10ad040 .scope module, "R5" "regg_uni" 5 39, 8 1 0, S_0x555af10a9190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ck"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "v"
    .port_info 3 /INPUT 1 "l"
    .port_info 4 /OUTPUT 1 "r"
P_0x555af10ad1c0 .param/l "Zero" 0 8 9, C4<0>;
v0x555af10ad320_0 .net "ck", 0 0, v0x555af10b0760_0;  alias, 1 drivers
v0x555af10ad3c0_0 .net "l", 0 0, v0x555af10a8960_0;  alias, 1 drivers
v0x555af10ad4d0_0 .var "r", 0 0;
v0x555af10ad570_0 .net "rst", 0 0, v0x555af10b0cc0_0;  alias, 1 drivers
v0x555af10ad610_0 .net "v", 0 0, v0x555af10abd80_0;  alias, 1 drivers
S_0x555af10ad790 .scope module, "U" "ula" 5 32, 9 1 0, S_0x555af10a9190;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "v1"
    .port_info 1 /INPUT 16 "v2"
    .port_info 2 /INPUT 1 "h"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /OUTPUT 16 "r"
v0x555af10adaf0_0 .net "h", 0 0, v0x555af10885a0_0;  alias, 1 drivers
v0x555af10adbe0_0 .var "overflow", 0 0;
v0x555af10adc80_0 .var "r", 15 0;
v0x555af10add70_0 .net "v1", 15 0, v0x555af10aa450_0;  alias, 1 drivers
v0x555af10ade10_0 .net "v2", 15 0, v0x555af10aad30_0;  alias, 1 drivers
E_0x555af10ada70 .event edge, v0x555af10aad30_0, v0x555af10aa450_0, v0x555af10885a0_0;
    .scope S_0x555af106bc20;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555af10a8f50_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x555af106bc20;
T_1 ;
    %wait E_0x555af105cce0;
    %load/vec4 v0x555af10a8e90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555af10a8f50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x555af10a8f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %jmp T_1.12;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10a8a70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555af10a8b30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555af10a8c10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555af10a8cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10885a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10a8960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10870a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10a8dd0_0, 0;
    %load/vec4 v0x555af1087b30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x555af10a8f50_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555af10a8f50_0, 0;
T_1.14 ;
    %jmp T_1.12;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555af10a8a70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555af10a8b30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555af10a8c10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555af10a8cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555af10885a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10a8960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10870a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10a8dd0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555af10a8f50_0, 0;
    %jmp T_1.12;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10a8a70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555af10a8b30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555af10a8c10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555af10a8cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555af10885a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10a8960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555af10870a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10a8dd0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x555af10a8f50_0, 0;
    %jmp T_1.12;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10a8a70_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555af10a8b30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555af10a8c10_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555af10a8cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10885a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10a8960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10870a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10a8dd0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x555af10a8f50_0, 0;
    %jmp T_1.12;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10a8a70_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555af10a8b30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555af10a8c10_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555af10a8cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10885a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10a8960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555af10870a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10a8dd0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x555af10a8f50_0, 0;
    %jmp T_1.12;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10a8a70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555af10a8b30_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555af10a8c10_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555af10a8cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555af10885a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10a8960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10870a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10a8dd0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x555af10a8f50_0, 0;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10a8a70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555af10a8b30_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555af10a8c10_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555af10a8cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555af10885a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10a8960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555af10870a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10a8dd0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x555af10a8f50_0, 0;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10a8a70_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555af10a8b30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555af10a8c10_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555af10a8cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10885a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10a8960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10870a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10a8dd0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x555af10a8f50_0, 0;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10a8a70_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555af10a8b30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555af10a8c10_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555af10a8cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10885a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555af10a8960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10870a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10a8dd0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x555af10a8f50_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10a8a70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555af10a8b30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555af10a8c10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555af10a8cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10885a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10a8960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10870a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555af10a8dd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555af10a8f50_0, 0;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555af10aafe0;
T_2 ;
    %wait E_0x555af105d6f0;
    %load/vec4 v0x555af10ab640_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555af10ab570_0, 0, 16;
T_2.0 ;
    %load/vec4 v0x555af10ab4a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x555af10ab6e0_0;
    %store/vec4 v0x555af10ab570_0, 0, 16;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555af10a95b0;
T_3 ;
    %wait E_0x555af105c010;
    %load/vec4 v0x555af10a9cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x555af10a9840_0;
    %store/vec4 v0x555af10a9bc0_0, 0, 16;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x555af10a9940_0;
    %store/vec4 v0x555af10a9bc0_0, 0, 16;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x555af10a9a20_0;
    %store/vec4 v0x555af10a9bc0_0, 0, 16;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x555af10a9ae0_0;
    %store/vec4 v0x555af10a9bc0_0, 0, 16;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x555af10a9e50;
T_4 ;
    %wait E_0x555af108ae40;
    %load/vec4 v0x555af10aa580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x555af10aa110_0;
    %store/vec4 v0x555af10aa450_0, 0, 16;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x555af10aa1f0_0;
    %store/vec4 v0x555af10aa450_0, 0, 16;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x555af10aa2b0_0;
    %store/vec4 v0x555af10aa450_0, 0, 16;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x555af10aa370_0;
    %store/vec4 v0x555af10aa450_0, 0, 16;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555af10aa6e0;
T_5 ;
    %wait E_0x555af10aa950;
    %load/vec4 v0x555af10aae40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x555af10aa9c0_0;
    %store/vec4 v0x555af10aad30_0, 0, 16;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x555af10aaaa0_0;
    %store/vec4 v0x555af10aad30_0, 0, 16;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x555af10aab90_0;
    %store/vec4 v0x555af10aad30_0, 0, 16;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x555af10aac60_0;
    %store/vec4 v0x555af10aad30_0, 0, 16;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x555af10ad790;
T_6 ;
    %wait E_0x555af10ada70;
    %load/vec4 v0x555af10adaf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x555af10add70_0;
    %pad/u 17;
    %load/vec4 v0x555af10ade10_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v0x555af10adc80_0, 0, 16;
    %store/vec4 v0x555af10adbe0_0, 0, 1;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x555af10add70_0;
    %pad/u 17;
    %load/vec4 v0x555af10ade10_0;
    %pad/u 17;
    %mul;
    %split/vec4 16;
    %store/vec4 v0x555af10adc80_0, 0, 16;
    %store/vec4 v0x555af10adbe0_0, 0, 1;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x555af10ab850;
T_7 ;
    %wait E_0x555af105d6f0;
    %load/vec4 v0x555af10abe20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555af10abd80_0, 0, 1;
T_7.0 ;
    %load/vec4 v0x555af10abcc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x555af10abf10_0;
    %store/vec4 v0x555af10abd80_0, 0, 1;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x555af10ac080;
T_8 ;
    %wait E_0x555af105d6f0;
    %load/vec4 v0x555af10ac630_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555af10ac560_0, 0, 16;
T_8.0 ;
    %load/vec4 v0x555af10ac4a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x555af10ac6d0_0;
    %store/vec4 v0x555af10ac560_0, 0, 16;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555af10ac860;
T_9 ;
    %wait E_0x555af105d6f0;
    %load/vec4 v0x555af10ace10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555af10acd40_0, 0, 16;
T_9.0 ;
    %load/vec4 v0x555af10acc80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x555af10acf40_0;
    %store/vec4 v0x555af10acd40_0, 0, 16;
T_9.2 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x555af10ad040;
T_10 ;
    %wait E_0x555af105d6f0;
    %load/vec4 v0x555af10ad570_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555af10ad4d0_0, 0, 1;
T_10.0 ;
    %load/vec4 v0x555af10ad3c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x555af10ad610_0;
    %store/vec4 v0x555af10ad4d0_0, 0, 1;
T_10.2 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x555af1072ad0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555af10b0760_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x555af1072ad0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0x555af10b0760_0;
    %inv;
    %assign/vec4 v0x555af10b0760_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x555af1072ad0;
T_13 ;
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10b0930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10b0cc0_0, 0;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555af10b0930_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10b0930_0, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555af10b0cc0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555af10b0cc0_0, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testbench.v";
    "projeto.v";
    "controle.v";
    "operativo.v";
    "mux.v";
    "regg.v";
    "regg_uni.v";
    "ula.v";
