\hypertarget{lpc24xx_2include_2bsp_2lpc-clock-config_8h}{}\section{bsps/arm/lpc24xx/include/bsp/lpc-\/clock-\/config.h File Reference}
\label{lpc24xx_2include_2bsp_2lpc-clock-config_8h}\index{bsps/arm/lpc24xx/include/bsp/lpc-\/clock-\/config.h@{bsps/arm/lpc24xx/include/bsp/lpc-\/clock-\/config.h}}


Clock driver configuration.  


{\ttfamily \#include $<$bsp.\+h$>$}\newline
{\ttfamily \#include $<$bsp/irq.\+h$>$}\newline
{\ttfamily \#include $<$bsp/lpc24xx.\+h$>$}\newline
{\ttfamily \#include $<$bsp/io.\+h$>$}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{lpc24xx_2include_2bsp_2lpc-clock-config_8h_ac1220f34104208e6ff5cfdd6b398aba8}\label{lpc24xx_2include_2bsp_2lpc-clock-config_8h_ac1220f34104208e6ff5cfdd6b398aba8}} 
\#define {\bfseries L\+P\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT}~L\+P\+C24\+X\+X\+\_\+\+I\+R\+Q\+\_\+\+T\+I\+M\+E\+R\+\_\+0
\item 
\mbox{\Hypertarget{lpc24xx_2include_2bsp_2lpc-clock-config_8h_ab76011fa470983732aa4646723ff94f5}\label{lpc24xx_2include_2bsp_2lpc-clock-config_8h_ab76011fa470983732aa4646723ff94f5}} 
\#define {\bfseries L\+P\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+R\+\_\+\+B\+A\+SE}~T\+M\+R0\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+DR
\item 
\mbox{\Hypertarget{lpc24xx_2include_2bsp_2lpc-clock-config_8h_ac46820b8bec32680b474d61bebb1b7d1}\label{lpc24xx_2include_2bsp_2lpc-clock-config_8h_ac46820b8bec32680b474d61bebb1b7d1}} 
\#define {\bfseries L\+P\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+T\+I\+M\+E\+C\+O\+U\+N\+T\+E\+R\+\_\+\+B\+A\+SE}~T\+M\+R1\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+DR
\item 
\mbox{\Hypertarget{lpc24xx_2include_2bsp_2lpc-clock-config_8h_addc938908b1ed7eb314ba94b0cf188ef}\label{lpc24xx_2include_2bsp_2lpc-clock-config_8h_addc938908b1ed7eb314ba94b0cf188ef}} 
\#define {\bfseries L\+P\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE}~L\+P\+C24\+X\+X\+\_\+\+P\+C\+LK
\item 
\mbox{\Hypertarget{lpc24xx_2include_2bsp_2lpc-clock-config_8h_a9e10fd86cae2310ffaee1a8478d35cd0}\label{lpc24xx_2include_2bsp_2lpc-clock-config_8h_a9e10fd86cae2310ffaee1a8478d35cd0}} 
\#define {\bfseries L\+P\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+E\+N\+A\+B\+LE}()~lpc24xx\+\_\+module\+\_\+enable(L\+P\+C24\+X\+X\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+T\+I\+M\+E\+R\+\_\+0, L\+P\+C24\+X\+X\+\_\+\+M\+O\+D\+U\+L\+E\+\_\+\+P\+C\+L\+K\+\_\+\+D\+E\+F\+A\+U\+LT)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Clock driver configuration. 

