--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml xtop.twx xtop.ncd -o xtop.twr xtop.pcf -ucf xtop.ucf

Design file:              xtop.ncd
Physical constraint file: xtop.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkin = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 798017 paths analyzed, 1123 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.988ns.
--------------------------------------------------------------------------------

Paths for end point controller/carry (SLICE_X24Y30.G4), 36394 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/carry (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.988ns (Levels of Logic = 24)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/carry
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB0     Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X13Y16.F1      net (fanout=28)       1.989   instruction<0>
    SLICE_X13Y16.COUT    Topcyf                1.162   controller/data_addr_addsub0000<0>
                                                       controller/Madd_data_addr_addsub0000_lut<0>
                                                       controller/Madd_data_addr_addsub0000_cy<0>
                                                       controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X13Y17.CIN     net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X13Y17.COUT    Tbyp                  0.118   controller/data_addr_addsub0000<2>
                                                       controller/Madd_data_addr_addsub0000_cy<2>
                                                       controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X13Y18.CIN     net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X13Y18.COUT    Tbyp                  0.118   controller/data_addr_addsub0000<4>
                                                       controller/Madd_data_addr_addsub0000_cy<4>
                                                       controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X13Y19.CIN     net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X13Y19.X       Tcinx                 0.462   controller/data_addr_addsub0000<6>
                                                       controller/Madd_data_addr_addsub0000_xor<6>
    SLICE_X12Y19.G2      net (fanout=1)        0.705   controller/data_addr_addsub0000<6>
    SLICE_X12Y19.Y       Tilo                  0.759   controller/data_addr<2>1
                                                       controller/data_addr<6>1
    SLICE_X15Y19.F1      net (fanout=6)        1.074   data_addr<6>
    SLICE_X15Y19.X       Tilo                  0.704   N146
                                                       controller/regB_we111_SW6
    SLICE_X16Y17.F3      net (fanout=6)        1.173   N146
    SLICE_X16Y17.X       Tilo                  0.759   N5
                                                       data_to_rd_10_mux00001
    SLICE_X17Y14.F1      net (fanout=5)        0.501   N5
    SLICE_X17Y14.X       Tilo                  0.704   controller/Mmux_data_to_rd_int3215
                                                       controller/Mmux_data_to_rd_int3215
    SLICE_X21Y19.F4      net (fanout=1)        1.112   controller/Mmux_data_to_rd_int3215
    SLICE_X21Y19.COUT    Topcyf                1.162   controller/temp_regA_addsub0002<6>
                                                       controller/Madd_temp_regA_addsub0002_lut<6>
                                                       controller/Madd_temp_regA_addsub0002_cy<6>
                                                       controller/Madd_temp_regA_addsub0002_cy<7>
    SLICE_X21Y20.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<7>
    SLICE_X21Y20.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<8>
                                                       controller/Madd_temp_regA_addsub0002_cy<8>
                                                       controller/Madd_temp_regA_addsub0002_cy<9>
    SLICE_X21Y21.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<9>
    SLICE_X21Y21.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<10>
                                                       controller/Madd_temp_regA_addsub0002_cy<10>
                                                       controller/Madd_temp_regA_addsub0002_cy<11>
    SLICE_X21Y22.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<11>
    SLICE_X21Y22.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<12>
                                                       controller/Madd_temp_regA_addsub0002_cy<12>
                                                       controller/Madd_temp_regA_addsub0002_cy<13>
    SLICE_X21Y23.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<13>
    SLICE_X21Y23.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<14>
                                                       controller/Madd_temp_regA_addsub0002_cy<14>
                                                       controller/Madd_temp_regA_addsub0002_cy<15>
    SLICE_X21Y24.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<15>
    SLICE_X21Y24.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<16>
                                                       controller/Madd_temp_regA_addsub0002_cy<16>
                                                       controller/Madd_temp_regA_addsub0002_cy<17>
    SLICE_X21Y25.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<17>
    SLICE_X21Y25.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<18>
                                                       controller/Madd_temp_regA_addsub0002_cy<18>
                                                       controller/Madd_temp_regA_addsub0002_cy<19>
    SLICE_X21Y26.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<19>
    SLICE_X21Y26.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<20>
                                                       controller/Madd_temp_regA_addsub0002_cy<20>
                                                       controller/Madd_temp_regA_addsub0002_cy<21>
    SLICE_X21Y27.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<21>
    SLICE_X21Y27.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<22>
                                                       controller/Madd_temp_regA_addsub0002_cy<22>
                                                       controller/Madd_temp_regA_addsub0002_cy<23>
    SLICE_X21Y28.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<23>
    SLICE_X21Y28.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<24>
                                                       controller/Madd_temp_regA_addsub0002_cy<24>
                                                       controller/Madd_temp_regA_addsub0002_cy<25>
    SLICE_X21Y29.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<25>
    SLICE_X21Y29.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<26>
                                                       controller/Madd_temp_regA_addsub0002_cy<26>
                                                       controller/Madd_temp_regA_addsub0002_cy<27>
    SLICE_X21Y30.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<27>
    SLICE_X21Y30.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<28>
                                                       controller/Madd_temp_regA_addsub0002_cy<28>
                                                       controller/Madd_temp_regA_addsub0002_cy<29>
    SLICE_X21Y31.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<29>
    SLICE_X21Y31.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<30>
                                                       controller/Madd_temp_regA_addsub0002_cy<30>
                                                       controller/Madd_temp_regA_addsub0002_cy<31>
    SLICE_X25Y31.G2      net (fanout=1)        0.849   controller/Madd_temp_regA_index0000
    SLICE_X25Y31.Y       Tilo                  0.704   N256
                                                       controller/carry_nxt15
    SLICE_X25Y31.F4      net (fanout=1)        0.023   controller/carry_nxt15/O
    SLICE_X25Y31.X       Tilo                  0.704   N256
                                                       controller/carry_nxt65_G
    SLICE_X24Y30.G4      net (fanout=1)        0.086   N256
    SLICE_X24Y30.CLK     Tgck                  0.892   controller/carry
                                                       controller/carry_nxt651
                                                       controller/carry
    -------------------------------------------------  ---------------------------
    Total                                     19.988ns (12.476ns logic, 7.512ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/carry (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.944ns (Levels of Logic = 19)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/carry
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB0     Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X13Y16.F1      net (fanout=28)       1.989   instruction<0>
    SLICE_X13Y16.COUT    Topcyf                1.162   controller/data_addr_addsub0000<0>
                                                       controller/Madd_data_addr_addsub0000_lut<0>
                                                       controller/Madd_data_addr_addsub0000_cy<0>
                                                       controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X13Y17.CIN     net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X13Y17.COUT    Tbyp                  0.118   controller/data_addr_addsub0000<2>
                                                       controller/Madd_data_addr_addsub0000_cy<2>
                                                       controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X13Y18.CIN     net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X13Y18.COUT    Tbyp                  0.118   controller/data_addr_addsub0000<4>
                                                       controller/Madd_data_addr_addsub0000_cy<4>
                                                       controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X13Y19.CIN     net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X13Y19.COUT    Tbyp                  0.118   controller/data_addr_addsub0000<6>
                                                       controller/Madd_data_addr_addsub0000_cy<6>
                                                       controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X13Y20.CIN     net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X13Y20.Y       Tciny                 0.869   controller/data_addr_addsub0000<8>
                                                       controller/Madd_data_addr_addsub0000_cy<8>
                                                       controller/Madd_data_addr_addsub0000_xor<9>
    SLICE_X17Y18.G4      net (fanout=25)       1.020   controller/data_addr_addsub0000<9>
    SLICE_X17Y18.Y       Tilo                  0.704   N53
                                                       controller/data_addr<9>1_1
    SLICE_X17Y18.F3      net (fanout=2)        0.030   controller/data_addr<9>1
    SLICE_X17Y18.X       Tilo                  0.704   N53
                                                       controller/regB_we111
    SLICE_X14Y23.G3      net (fanout=23)       0.763   N53
    SLICE_X14Y23.Y       Tilo                  0.759   N40
                                                       prog_sel_cmp_eq00001
    SLICE_X19Y27.G1      net (fanout=13)       1.462   prog_sel_cmp_eq0000
    SLICE_X19Y27.Y       Tilo                  0.704   controller/data_to_rd_int<21>
                                                       controller/Mmux_data_to_rd_int15_SW0
    SLICE_X19Y27.F3      net (fanout=1)        0.632   controller/Mmux_data_to_rd_int15_SW0/O
    SLICE_X19Y27.X       Tilo                  0.704   controller/data_to_rd_int<21>
                                                       controller/Mmux_data_to_rd_int15
    SLICE_X21Y26.G2      net (fanout=4)        0.427   controller/data_to_rd_int<21>
    SLICE_X21Y26.COUT    Topcyg                1.001   controller/temp_regA_addsub0002<20>
                                                       controller/Madd_temp_regA_addsub0002_lut<21>
                                                       controller/Madd_temp_regA_addsub0002_cy<21>
    SLICE_X21Y27.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<21>
    SLICE_X21Y27.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<22>
                                                       controller/Madd_temp_regA_addsub0002_cy<22>
                                                       controller/Madd_temp_regA_addsub0002_cy<23>
    SLICE_X21Y28.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<23>
    SLICE_X21Y28.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<24>
                                                       controller/Madd_temp_regA_addsub0002_cy<24>
                                                       controller/Madd_temp_regA_addsub0002_cy<25>
    SLICE_X21Y29.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<25>
    SLICE_X21Y29.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<26>
                                                       controller/Madd_temp_regA_addsub0002_cy<26>
                                                       controller/Madd_temp_regA_addsub0002_cy<27>
    SLICE_X21Y30.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<27>
    SLICE_X21Y30.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<28>
                                                       controller/Madd_temp_regA_addsub0002_cy<28>
                                                       controller/Madd_temp_regA_addsub0002_cy<29>
    SLICE_X21Y31.CIN     net (fanout=1)        0.000   controller/Madd_temp_regA_addsub0002_cy<29>
    SLICE_X21Y31.COUT    Tbyp                  0.118   controller/temp_regA_addsub0002<30>
                                                       controller/Madd_temp_regA_addsub0002_cy<30>
                                                       controller/Madd_temp_regA_addsub0002_cy<31>
    SLICE_X25Y31.G2      net (fanout=1)        0.849   controller/Madd_temp_regA_index0000
    SLICE_X25Y31.Y       Tilo                  0.704   N256
                                                       controller/carry_nxt15
    SLICE_X25Y31.F4      net (fanout=1)        0.023   controller/carry_nxt15/O
    SLICE_X25Y31.X       Tilo                  0.704   N256
                                                       controller/carry_nxt65_G
    SLICE_X24Y30.G4      net (fanout=1)        0.086   N256
    SLICE_X24Y30.CLK     Tgck                  0.892   controller/carry
                                                       controller/carry_nxt651
                                                       controller/carry
    -------------------------------------------------  ---------------------------
    Total                                     19.944ns (12.663ns logic, 7.281ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/carry (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.912ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/carry
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB0     Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X13Y16.F1      net (fanout=28)       1.989   instruction<0>
    SLICE_X13Y16.COUT    Topcyf                1.162   controller/data_addr_addsub0000<0>
                                                       controller/Madd_data_addr_addsub0000_lut<0>
                                                       controller/Madd_data_addr_addsub0000_cy<0>
                                                       controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X13Y17.CIN     net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X13Y17.COUT    Tbyp                  0.118   controller/data_addr_addsub0000<2>
                                                       controller/Madd_data_addr_addsub0000_cy<2>
                                                       controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X13Y18.CIN     net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X13Y18.X       Tcinx                 0.462   controller/data_addr_addsub0000<4>
                                                       controller/Madd_data_addr_addsub0000_xor<4>
    SLICE_X13Y21.G4      net (fanout=3)        0.338   controller/data_addr_addsub0000<4>
    SLICE_X13Y21.Y       Tilo                  0.704   N115
                                                       controller/data_addr<4>1
    SLICE_X14Y16.G1      net (fanout=26)       1.665   data_addr<4>
    SLICE_X14Y16.Y       Tilo                  0.759   controller/Mmux_data_to_rd_int241
                                                       controller/regB_we111_SW0
    SLICE_X16Y17.G1      net (fanout=3)        0.771   N134
    SLICE_X16Y17.Y       Tilo                  0.759   N5
                                                       controller/Mmux_data_to_rd_int301
    SLICE_X18Y17.G4      net (fanout=1)        0.402   controller/Mmux_data_to_rd_int301
    SLICE_X18Y17.Y       Tilo                  0.759   controller/data_to_rd_int<4>
                                                       controller/Mmux_data_to_rd_int3015
    SLICE_X18Y17.F4      net (fanout=2)        0.363   controller/Mmux_data_to_rd_int3015
    SLICE_X18Y17.X       Tilo                  0.759   controller/data_to_rd_int<4>
                                                       controller/Mmux_data_to_rd_int3033
    SLICE_X23Y18.F3      net (fanout=4)        0.611   controller/data_to_rd_int<4>
    SLICE_X23Y18.COUT    Topcyf                1.162   controller/temp_regA_addsub0000<4>
                                                       controller/Maddsub_temp_regA_addsub0000_lut<4>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<4>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<5>
    SLICE_X23Y19.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<5>
    SLICE_X23Y19.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<6>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<6>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<7>
    SLICE_X23Y20.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<7>
    SLICE_X23Y20.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<8>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<8>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<9>
    SLICE_X23Y21.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<9>
    SLICE_X23Y21.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<10>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<10>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<11>
    SLICE_X23Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<11>
    SLICE_X23Y22.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<12>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<12>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<13>
    SLICE_X23Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<13>
    SLICE_X23Y23.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<14>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<14>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<15>
    SLICE_X23Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<15>
    SLICE_X23Y24.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<16>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<16>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<17>
    SLICE_X23Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<17>
    SLICE_X23Y25.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<18>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<18>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<19>
    SLICE_X23Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<19>
    SLICE_X23Y26.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<20>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<20>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<21>
    SLICE_X23Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<21>
    SLICE_X23Y27.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<22>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<22>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<23>
    SLICE_X23Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<23>
    SLICE_X23Y28.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<24>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<24>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<25>
    SLICE_X23Y29.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<25>
    SLICE_X23Y29.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<26>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<26>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<27>
    SLICE_X23Y30.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<27>
    SLICE_X23Y30.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<28>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<28>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<29>
    SLICE_X23Y31.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<29>
    SLICE_X23Y31.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<30>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<30>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<31>
    SLICE_X23Y32.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<31>
    SLICE_X23Y32.X       Tcinx                 0.462   controller/temp_regA_addsub0000<32>
                                                       controller/Maddsub_temp_regA_addsub0000_xor<32>
    SLICE_X25Y31.F3      net (fanout=1)        0.639   controller/temp_regA_addsub0000<32>
    SLICE_X25Y31.X       Tilo                  0.704   N256
                                                       controller/carry_nxt65_G
    SLICE_X24Y30.G4      net (fanout=1)        0.086   N256
    SLICE_X24Y30.CLK     Tgck                  0.892   controller/carry
                                                       controller/carry_nxt651
                                                       controller/carry
    -------------------------------------------------  ---------------------------
    Total                                     19.912ns (13.048ns logic, 6.864ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

Paths for end point controller/regA_6 (SLICE_X20Y13.BY), 1971 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/regA_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.934ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/regA_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB0     Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X13Y16.F1      net (fanout=28)       1.989   instruction<0>
    SLICE_X13Y16.COUT    Topcyf                1.162   controller/data_addr_addsub0000<0>
                                                       controller/Madd_data_addr_addsub0000_lut<0>
                                                       controller/Madd_data_addr_addsub0000_cy<0>
                                                       controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X13Y17.CIN     net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X13Y17.X       Tcinx                 0.462   controller/data_addr_addsub0000<2>
                                                       controller/Madd_data_addr_addsub0000_xor<2>
    SLICE_X12Y19.F1      net (fanout=3)        0.438   controller/data_addr_addsub0000<2>
    SLICE_X12Y19.X       Tilo                  0.759   controller/data_addr<2>1
                                                       controller/data_addr<2>1_1
    SLICE_X13Y12.G1      net (fanout=5)        1.322   controller/data_addr<2>1
    SLICE_X13Y12.Y       Tilo                  0.704   N218
                                                       data_to_rd_10_mux00001_SW1
    SLICE_X17Y15.F1      net (fanout=5)        0.830   N72
    SLICE_X17Y15.X       Tilo                  0.704   N240
                                                       data_to_rd_10_mux00001_SW6
    SLICE_X19Y15.G2      net (fanout=1)        0.399   N240
    SLICE_X19Y15.Y       Tilo                  0.704   controller/data_to_rd_int<6>
                                                       controller/Mmux_data_to_rd_int3233_SW1
    SLICE_X19Y15.F4      net (fanout=1)        0.023   controller/Mmux_data_to_rd_int3233_SW1/O
    SLICE_X19Y15.X       Tilo                  0.704   controller/data_to_rd_int<6>
                                                       controller/Mmux_data_to_rd_int3233
    SLICE_X0Y11.G3       net (fanout=4)        1.765   controller/data_to_rd_int<6>
    SLICE_X0Y11.Y        Tilo                  0.759   controller/regA_nxt<6>46
                                                       controller/regA_nxt<6>46_SW0
    SLICE_X0Y11.F3       net (fanout=1)        0.023   controller/regA_nxt<6>46_SW0/O
    SLICE_X0Y11.X        Tilo                  0.759   controller/regA_nxt<6>46
                                                       controller/regA_nxt<6>46
    SLICE_X13Y11.F1      net (fanout=1)        0.809   controller/regA_nxt<6>46
    SLICE_X13Y11.X       Tilo                  0.704   controller/regA_nxt<6>141
                                                       controller/regA_nxt<6>141
    SLICE_X20Y13.BY      net (fanout=1)        0.986   controller/regA_nxt<6>141
    SLICE_X20Y13.CLK     Tsrck                 1.117   controller/regA<6>
                                                       controller/regA_6
    -------------------------------------------------  ---------------------------
    Total                                     19.934ns (11.350ns logic, 8.584ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/regA_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.275ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/regA_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB1     Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X13Y16.G3      net (fanout=10)       1.491   instruction<1>
    SLICE_X13Y16.COUT    Topcyg                1.001   controller/data_addr_addsub0000<0>
                                                       controller/Madd_data_addr_addsub0000_lut<1>
                                                       controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X13Y17.CIN     net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X13Y17.X       Tcinx                 0.462   controller/data_addr_addsub0000<2>
                                                       controller/Madd_data_addr_addsub0000_xor<2>
    SLICE_X12Y19.F1      net (fanout=3)        0.438   controller/data_addr_addsub0000<2>
    SLICE_X12Y19.X       Tilo                  0.759   controller/data_addr<2>1
                                                       controller/data_addr<2>1_1
    SLICE_X13Y12.G1      net (fanout=5)        1.322   controller/data_addr<2>1
    SLICE_X13Y12.Y       Tilo                  0.704   N218
                                                       data_to_rd_10_mux00001_SW1
    SLICE_X17Y15.F1      net (fanout=5)        0.830   N72
    SLICE_X17Y15.X       Tilo                  0.704   N240
                                                       data_to_rd_10_mux00001_SW6
    SLICE_X19Y15.G2      net (fanout=1)        0.399   N240
    SLICE_X19Y15.Y       Tilo                  0.704   controller/data_to_rd_int<6>
                                                       controller/Mmux_data_to_rd_int3233_SW1
    SLICE_X19Y15.F4      net (fanout=1)        0.023   controller/Mmux_data_to_rd_int3233_SW1/O
    SLICE_X19Y15.X       Tilo                  0.704   controller/data_to_rd_int<6>
                                                       controller/Mmux_data_to_rd_int3233
    SLICE_X0Y11.G3       net (fanout=4)        1.765   controller/data_to_rd_int<6>
    SLICE_X0Y11.Y        Tilo                  0.759   controller/regA_nxt<6>46
                                                       controller/regA_nxt<6>46_SW0
    SLICE_X0Y11.F3       net (fanout=1)        0.023   controller/regA_nxt<6>46_SW0/O
    SLICE_X0Y11.X        Tilo                  0.759   controller/regA_nxt<6>46
                                                       controller/regA_nxt<6>46
    SLICE_X13Y11.F1      net (fanout=1)        0.809   controller/regA_nxt<6>46
    SLICE_X13Y11.X       Tilo                  0.704   controller/regA_nxt<6>141
                                                       controller/regA_nxt<6>141
    SLICE_X20Y13.BY      net (fanout=1)        0.986   controller/regA_nxt<6>141
    SLICE_X20Y13.CLK     Tsrck                 1.117   controller/regA<6>
                                                       controller/regA_6
    -------------------------------------------------  ---------------------------
    Total                                     19.275ns (11.189ns logic, 8.086ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/regA_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.269ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/regA_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB0     Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X13Y16.F1      net (fanout=28)       1.989   instruction<0>
    SLICE_X13Y16.COUT    Topcyf                1.162   controller/data_addr_addsub0000<0>
                                                       controller/Madd_data_addr_addsub0000_lut<0>
                                                       controller/Madd_data_addr_addsub0000_cy<0>
                                                       controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X13Y17.CIN     net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X13Y17.COUT    Tbyp                  0.118   controller/data_addr_addsub0000<2>
                                                       controller/Madd_data_addr_addsub0000_cy<2>
                                                       controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X13Y18.CIN     net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X13Y18.COUT    Tbyp                  0.118   controller/data_addr_addsub0000<4>
                                                       controller/Madd_data_addr_addsub0000_cy<4>
                                                       controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X13Y19.CIN     net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X13Y19.COUT    Tbyp                  0.118   controller/data_addr_addsub0000<6>
                                                       controller/Madd_data_addr_addsub0000_cy<6>
                                                       controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X13Y20.CIN     net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X13Y20.Y       Tciny                 0.869   controller/data_addr_addsub0000<8>
                                                       controller/Madd_data_addr_addsub0000_cy<8>
                                                       controller/Madd_data_addr_addsub0000_xor<9>
    SLICE_X17Y18.G4      net (fanout=25)       1.020   controller/data_addr_addsub0000<9>
    SLICE_X17Y18.Y       Tilo                  0.704   N53
                                                       controller/data_addr<9>1_1
    SLICE_X17Y18.F3      net (fanout=2)        0.030   controller/data_addr<9>1
    SLICE_X17Y18.X       Tilo                  0.704   N53
                                                       controller/regB_we111
    SLICE_X17Y14.G1      net (fanout=23)       0.798   N53
    SLICE_X17Y14.Y       Tilo                  0.704   controller/Mmux_data_to_rd_int3215
                                                       controller/Mmux_data_to_rd_int321
    SLICE_X19Y15.F1      net (fanout=2)        0.497   controller/Mmux_data_to_rd_int321
    SLICE_X19Y15.X       Tilo                  0.704   controller/data_to_rd_int<6>
                                                       controller/Mmux_data_to_rd_int3233
    SLICE_X0Y11.G3       net (fanout=4)        1.765   controller/data_to_rd_int<6>
    SLICE_X0Y11.Y        Tilo                  0.759   controller/regA_nxt<6>46
                                                       controller/regA_nxt<6>46_SW0
    SLICE_X0Y11.F3       net (fanout=1)        0.023   controller/regA_nxt<6>46_SW0/O
    SLICE_X0Y11.X        Tilo                  0.759   controller/regA_nxt<6>46
                                                       controller/regA_nxt<6>46
    SLICE_X13Y11.F1      net (fanout=1)        0.809   controller/regA_nxt<6>46
    SLICE_X13Y11.X       Tilo                  0.704   controller/regA_nxt<6>141
                                                       controller/regA_nxt<6>141
    SLICE_X20Y13.BY      net (fanout=1)        0.986   controller/regA_nxt<6>141
    SLICE_X20Y13.CLK     Tsrck                 1.117   controller/regA<6>
                                                       controller/regA_6
    -------------------------------------------------  ---------------------------
    Total                                     19.269ns (11.352ns logic, 7.917ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Paths for end point controller/regA_31 (SLICE_X21Y33.BY), 1342 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/regA_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.921ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/regA_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB0     Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X13Y16.F1      net (fanout=28)       1.989   instruction<0>
    SLICE_X13Y16.COUT    Topcyf                1.162   controller/data_addr_addsub0000<0>
                                                       controller/Madd_data_addr_addsub0000_lut<0>
                                                       controller/Madd_data_addr_addsub0000_cy<0>
                                                       controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X13Y17.CIN     net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X13Y17.COUT    Tbyp                  0.118   controller/data_addr_addsub0000<2>
                                                       controller/Madd_data_addr_addsub0000_cy<2>
                                                       controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X13Y18.CIN     net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X13Y18.COUT    Tbyp                  0.118   controller/data_addr_addsub0000<4>
                                                       controller/Madd_data_addr_addsub0000_cy<4>
                                                       controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X13Y19.CIN     net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X13Y19.COUT    Tbyp                  0.118   controller/data_addr_addsub0000<6>
                                                       controller/Madd_data_addr_addsub0000_cy<6>
                                                       controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X13Y20.CIN     net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X13Y20.Y       Tciny                 0.869   controller/data_addr_addsub0000<8>
                                                       controller/Madd_data_addr_addsub0000_cy<8>
                                                       controller/Madd_data_addr_addsub0000_xor<9>
    SLICE_X17Y18.G4      net (fanout=25)       1.020   controller/data_addr_addsub0000<9>
    SLICE_X17Y18.Y       Tilo                  0.704   N53
                                                       controller/data_addr<9>1_1
    SLICE_X17Y18.F3      net (fanout=2)        0.030   controller/data_addr<9>1
    SLICE_X17Y18.X       Tilo                  0.704   N53
                                                       controller/regB_we111
    SLICE_X14Y23.G3      net (fanout=23)       0.763   N53
    SLICE_X14Y23.Y       Tilo                  0.759   N40
                                                       prog_sel_cmp_eq00001
    SLICE_X16Y30.G4      net (fanout=13)       0.985   prog_sel_cmp_eq0000
    SLICE_X16Y30.Y       Tilo                  0.759   controller/data_to_rd_int<31>
                                                       controller/Mmux_data_to_rd_int28_SW0
    SLICE_X16Y30.F1      net (fanout=2)        0.446   N16
    SLICE_X16Y30.X       Tilo                  0.759   controller/data_to_rd_int<31>
                                                       controller/Mmux_data_to_rd_int28
    SLICE_X2Y35.G1       net (fanout=5)        1.395   controller/data_to_rd_int<31>
    SLICE_X2Y35.X        Tif5x                 1.152   N363
                                                       controller/regA_nxt<31>112_SW02
                                                       controller/regA_nxt<31>112_SW0_f5
    SLICE_X3Y35.F3       net (fanout=1)        0.023   N363
    SLICE_X3Y35.X        Tilo                  0.704   controller/regA_nxt<31>112
                                                       controller/regA_nxt<31>112
    SLICE_X21Y33.BY      net (fanout=1)        1.436   controller/regA_nxt<31>112
    SLICE_X21Y33.CLK     Tsrck                 1.096   controller/regA<31>
                                                       controller/regA_31
    -------------------------------------------------  ---------------------------
    Total                                     19.921ns (11.834ns logic, 8.087ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/regA_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.921ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/regA_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB0     Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X13Y16.F1      net (fanout=28)       1.989   instruction<0>
    SLICE_X13Y16.COUT    Topcyf                1.162   controller/data_addr_addsub0000<0>
                                                       controller/Madd_data_addr_addsub0000_lut<0>
                                                       controller/Madd_data_addr_addsub0000_cy<0>
                                                       controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X13Y17.CIN     net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X13Y17.COUT    Tbyp                  0.118   controller/data_addr_addsub0000<2>
                                                       controller/Madd_data_addr_addsub0000_cy<2>
                                                       controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X13Y18.CIN     net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X13Y18.COUT    Tbyp                  0.118   controller/data_addr_addsub0000<4>
                                                       controller/Madd_data_addr_addsub0000_cy<4>
                                                       controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X13Y19.CIN     net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X13Y19.COUT    Tbyp                  0.118   controller/data_addr_addsub0000<6>
                                                       controller/Madd_data_addr_addsub0000_cy<6>
                                                       controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X13Y20.CIN     net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X13Y20.Y       Tciny                 0.869   controller/data_addr_addsub0000<8>
                                                       controller/Madd_data_addr_addsub0000_cy<8>
                                                       controller/Madd_data_addr_addsub0000_xor<9>
    SLICE_X17Y18.G4      net (fanout=25)       1.020   controller/data_addr_addsub0000<9>
    SLICE_X17Y18.Y       Tilo                  0.704   N53
                                                       controller/data_addr<9>1_1
    SLICE_X17Y18.F3      net (fanout=2)        0.030   controller/data_addr<9>1
    SLICE_X17Y18.X       Tilo                  0.704   N53
                                                       controller/regB_we111
    SLICE_X14Y23.G3      net (fanout=23)       0.763   N53
    SLICE_X14Y23.Y       Tilo                  0.759   N40
                                                       prog_sel_cmp_eq00001
    SLICE_X16Y30.G4      net (fanout=13)       0.985   prog_sel_cmp_eq0000
    SLICE_X16Y30.Y       Tilo                  0.759   controller/data_to_rd_int<31>
                                                       controller/Mmux_data_to_rd_int28_SW0
    SLICE_X16Y30.F1      net (fanout=2)        0.446   N16
    SLICE_X16Y30.X       Tilo                  0.759   controller/data_to_rd_int<31>
                                                       controller/Mmux_data_to_rd_int28
    SLICE_X2Y34.G1       net (fanout=5)        1.395   controller/data_to_rd_int<31>
    SLICE_X2Y34.X        Tif5x                 1.152   controller/regA_nxt<31>24
                                                       controller/regA_nxt<31>242
                                                       controller/regA_nxt<31>24_f5
    SLICE_X3Y35.F4       net (fanout=1)        0.023   controller/regA_nxt<31>24
    SLICE_X3Y35.X        Tilo                  0.704   controller/regA_nxt<31>112
                                                       controller/regA_nxt<31>112
    SLICE_X21Y33.BY      net (fanout=1)        1.436   controller/regA_nxt<31>112
    SLICE_X21Y33.CLK     Tsrck                 1.096   controller/regA<31>
                                                       controller/regA_31
    -------------------------------------------------  ---------------------------
    Total                                     19.921ns (11.834ns logic, 8.087ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/regA_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.916ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/regA_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB0     Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X13Y16.F1      net (fanout=28)       1.989   instruction<0>
    SLICE_X13Y16.COUT    Topcyf                1.162   controller/data_addr_addsub0000<0>
                                                       controller/Madd_data_addr_addsub0000_lut<0>
                                                       controller/Madd_data_addr_addsub0000_cy<0>
                                                       controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X13Y17.CIN     net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X13Y17.COUT    Tbyp                  0.118   controller/data_addr_addsub0000<2>
                                                       controller/Madd_data_addr_addsub0000_cy<2>
                                                       controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X13Y18.CIN     net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X13Y18.COUT    Tbyp                  0.118   controller/data_addr_addsub0000<4>
                                                       controller/Madd_data_addr_addsub0000_cy<4>
                                                       controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X13Y19.CIN     net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X13Y19.COUT    Tbyp                  0.118   controller/data_addr_addsub0000<6>
                                                       controller/Madd_data_addr_addsub0000_cy<6>
                                                       controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X13Y20.CIN     net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X13Y20.Y       Tciny                 0.869   controller/data_addr_addsub0000<8>
                                                       controller/Madd_data_addr_addsub0000_cy<8>
                                                       controller/Madd_data_addr_addsub0000_xor<9>
    SLICE_X17Y18.G4      net (fanout=25)       1.020   controller/data_addr_addsub0000<9>
    SLICE_X17Y18.Y       Tilo                  0.704   N53
                                                       controller/data_addr<9>1_1
    SLICE_X17Y18.F3      net (fanout=2)        0.030   controller/data_addr<9>1
    SLICE_X17Y18.X       Tilo                  0.704   N53
                                                       controller/regB_we111
    SLICE_X14Y23.G3      net (fanout=23)       0.763   N53
    SLICE_X14Y23.Y       Tilo                  0.759   N40
                                                       prog_sel_cmp_eq00001
    SLICE_X16Y30.G4      net (fanout=13)       0.985   prog_sel_cmp_eq0000
    SLICE_X16Y30.Y       Tilo                  0.759   controller/data_to_rd_int<31>
                                                       controller/Mmux_data_to_rd_int28_SW0
    SLICE_X16Y30.F1      net (fanout=2)        0.446   N16
    SLICE_X16Y30.X       Tilo                  0.759   controller/data_to_rd_int<31>
                                                       controller/Mmux_data_to_rd_int28
    SLICE_X2Y35.F1       net (fanout=5)        1.390   controller/data_to_rd_int<31>
    SLICE_X2Y35.X        Tif5x                 1.152   N363
                                                       controller/regA_nxt<31>112_SW01
                                                       controller/regA_nxt<31>112_SW0_f5
    SLICE_X3Y35.F3       net (fanout=1)        0.023   N363
    SLICE_X3Y35.X        Tilo                  0.704   controller/regA_nxt<31>112
                                                       controller/regA_nxt<31>112
    SLICE_X21Y33.BY      net (fanout=1)        1.436   controller/regA_nxt<31>112
    SLICE_X21Y33.CLK     Tsrck                 1.096   controller/regA<31>
                                                       controller/regA_31
    -------------------------------------------------  ---------------------------
    Total                                     19.916ns (11.834ns logic, 8.082ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkin = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point FPGA_leds/Mshreg_leds_5/SRL16E (SLICE_X10Y3.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.704ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ps2/data_out_5 (FF)
  Destination:          FPGA_leds/Mshreg_leds_5/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.704ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ps2/data_out_5 to FPGA_leds/Mshreg_leds_5/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y2.YQ       Tcko                  0.470   ps2/data_out<5>
                                                       ps2/data_out_5
    SLICE_X10Y3.BX       net (fanout=3)        0.383   ps2/data_out<5>
    SLICE_X10Y3.CLK      Tdh         (-Th)     0.149   FPGA_leds/leds<5>
                                                       FPGA_leds/Mshreg_leds_5/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.704ns (0.321ns logic, 0.383ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point FPGA_leds/Mshreg_leds_4/SRL16E (SLICE_X10Y3.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.790ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ps2/data_out_4 (FF)
  Destination:          FPGA_leds/Mshreg_leds_4/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.777ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.025 - 0.038)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ps2/data_out_4 to FPGA_leds/Mshreg_leds_4/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y2.XQ       Tcko                  0.474   ps2/data_out<4>
                                                       ps2/data_out_4
    SLICE_X10Y3.BY       net (fanout=2)        0.430   ps2/data_out<4>
    SLICE_X10Y3.CLK      Tdh         (-Th)     0.127   FPGA_leds/leds<5>
                                                       FPGA_leds/Mshreg_leds_4/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.777ns (0.347ns logic, 0.430ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point FPGA_leds/Mshreg_leds_3/SRL16E (SLICE_X24Y3.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.803ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ps2/data_out_3 (FF)
  Destination:          FPGA_leds/Mshreg_leds_3/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.790ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.044 - 0.057)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ps2/data_out_3 to FPGA_leds/Mshreg_leds_3/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y3.XQ       Tcko                  0.473   ps2/data_out<3>
                                                       ps2/data_out_3
    SLICE_X24Y3.BX       net (fanout=2)        0.466   ps2/data_out<3>
    SLICE_X24Y3.CLK      Tdh         (-Th)     0.149   FPGA_leds/leds<3>
                                                       FPGA_leds/Mshreg_leds_3/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.790ns (0.324ns logic, 0.466ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkin = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: prog/ram/Mram_mem/CLKA
  Logical resource: prog/ram/Mram_mem.A/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: prog/ram/Mram_mem/CLKA
  Logical resource: prog/ram/Mram_mem.A/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: prog/ram/Mram_mem/CLKA
  Logical resource: prog/ram/Mram_mem.A/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.988|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 798017 paths, 0 nets, and 3327 connections

Design statistics:
   Minimum period:  19.988ns{1}   (Maximum frequency:  50.030MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 10 15:30:55 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



