
STM32F4_NRF24L01P.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a4c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08002bd4  08002bd4  00012bd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002c60  08002c60  00012c60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002c64  08002c64  00012c64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000b0  20000000  08002c68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  000200b0  2**0
                  CONTENTS
  7 .bss          000000f4  200000b0  200000b0  000200b0  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  200001a4  200001a4  000200b0  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000b744  00000000  00000000  000200e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000254b  00000000  00000000  0002b824  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000d90  00000000  00000000  0002dd70  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000bd8  00000000  00000000  0002eb00  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005975  00000000  00000000  0002f6d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003e5f  00000000  00000000  0003504d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00038eac  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000035c8  00000000  00000000  00038f28  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0003c4f0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000b0 	.word	0x200000b0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002bbc 	.word	0x08002bbc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000b4 	.word	0x200000b4
 80001c4:	08002bbc 	.word	0x08002bbc

080001c8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001d0:	2300      	movs	r3, #0
 80001d2:	73fb      	strb	r3, [r7, #15]
 80001d4:	2300      	movs	r3, #0
 80001d6:	73bb      	strb	r3, [r7, #14]
 80001d8:	230f      	movs	r3, #15
 80001da:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	78db      	ldrb	r3, [r3, #3]
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d039      	beq.n	8000258 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001e4:	4b27      	ldr	r3, [pc, #156]	; (8000284 <NVIC_Init+0xbc>)
 80001e6:	68db      	ldr	r3, [r3, #12]
 80001e8:	43db      	mvns	r3, r3
 80001ea:	0a1b      	lsrs	r3, r3, #8
 80001ec:	b2db      	uxtb	r3, r3
 80001ee:	f003 0307 	and.w	r3, r3, #7
 80001f2:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80001f4:	7bfb      	ldrb	r3, [r7, #15]
 80001f6:	f1c3 0304 	rsb	r3, r3, #4
 80001fa:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80001fc:	7b7a      	ldrb	r2, [r7, #13]
 80001fe:	7bfb      	ldrb	r3, [r7, #15]
 8000200:	fa42 f303 	asr.w	r3, r2, r3
 8000204:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	785b      	ldrb	r3, [r3, #1]
 800020a:	461a      	mov	r2, r3
 800020c:	7bbb      	ldrb	r3, [r7, #14]
 800020e:	fa02 f303 	lsl.w	r3, r2, r3
 8000212:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	789a      	ldrb	r2, [r3, #2]
 8000218:	7b7b      	ldrb	r3, [r7, #13]
 800021a:	4013      	ands	r3, r2
 800021c:	b2da      	uxtb	r2, r3
 800021e:	7bfb      	ldrb	r3, [r7, #15]
 8000220:	4313      	orrs	r3, r2
 8000222:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000224:	7bfb      	ldrb	r3, [r7, #15]
 8000226:	011b      	lsls	r3, r3, #4
 8000228:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800022a:	4a17      	ldr	r2, [pc, #92]	; (8000288 <NVIC_Init+0xc0>)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	4413      	add	r3, r2
 8000232:	7bfa      	ldrb	r2, [r7, #15]
 8000234:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000238:	4a13      	ldr	r2, [pc, #76]	; (8000288 <NVIC_Init+0xc0>)
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	095b      	lsrs	r3, r3, #5
 8000240:	b2db      	uxtb	r3, r3
 8000242:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	781b      	ldrb	r3, [r3, #0]
 8000248:	f003 031f 	and.w	r3, r3, #31
 800024c:	2101      	movs	r1, #1
 800024e:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000252:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000256:	e00f      	b.n	8000278 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000258:	490b      	ldr	r1, [pc, #44]	; (8000288 <NVIC_Init+0xc0>)
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	095b      	lsrs	r3, r3, #5
 8000260:	b2db      	uxtb	r3, r3
 8000262:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	f003 031f 	and.w	r3, r3, #31
 800026c:	2201      	movs	r2, #1
 800026e:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000270:	f100 0320 	add.w	r3, r0, #32
 8000274:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000278:	bf00      	nop
 800027a:	3714      	adds	r7, #20
 800027c:	46bd      	mov	sp, r7
 800027e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000282:	4770      	bx	lr
 8000284:	e000ed00 	.word	0xe000ed00
 8000288:	e000e100 	.word	0xe000e100

0800028c <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 800028c:	b480      	push	{r7}
 800028e:	b085      	sub	sp, #20
 8000290:	af00      	add	r7, sp, #0
 8000292:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8000294:	2300      	movs	r3, #0
 8000296:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8000298:	4b34      	ldr	r3, [pc, #208]	; (800036c <EXTI_Init+0xe0>)
 800029a:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	799b      	ldrb	r3, [r3, #6]
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d04f      	beq.n	8000344 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80002a4:	4931      	ldr	r1, [pc, #196]	; (800036c <EXTI_Init+0xe0>)
 80002a6:	4b31      	ldr	r3, [pc, #196]	; (800036c <EXTI_Init+0xe0>)
 80002a8:	681a      	ldr	r2, [r3, #0]
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	681b      	ldr	r3, [r3, #0]
 80002ae:	43db      	mvns	r3, r3
 80002b0:	4013      	ands	r3, r2
 80002b2:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 80002b4:	492d      	ldr	r1, [pc, #180]	; (800036c <EXTI_Init+0xe0>)
 80002b6:	4b2d      	ldr	r3, [pc, #180]	; (800036c <EXTI_Init+0xe0>)
 80002b8:	685a      	ldr	r2, [r3, #4]
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	43db      	mvns	r3, r3
 80002c0:	4013      	ands	r3, r2
 80002c2:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	791b      	ldrb	r3, [r3, #4]
 80002c8:	461a      	mov	r2, r3
 80002ca:	68fb      	ldr	r3, [r7, #12]
 80002cc:	4413      	add	r3, r2
 80002ce:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80002d0:	68fb      	ldr	r3, [r7, #12]
 80002d2:	68fa      	ldr	r2, [r7, #12]
 80002d4:	6811      	ldr	r1, [r2, #0]
 80002d6:	687a      	ldr	r2, [r7, #4]
 80002d8:	6812      	ldr	r2, [r2, #0]
 80002da:	430a      	orrs	r2, r1
 80002dc:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 80002de:	4923      	ldr	r1, [pc, #140]	; (800036c <EXTI_Init+0xe0>)
 80002e0:	4b22      	ldr	r3, [pc, #136]	; (800036c <EXTI_Init+0xe0>)
 80002e2:	689a      	ldr	r2, [r3, #8]
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	43db      	mvns	r3, r3
 80002ea:	4013      	ands	r3, r2
 80002ec:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 80002ee:	491f      	ldr	r1, [pc, #124]	; (800036c <EXTI_Init+0xe0>)
 80002f0:	4b1e      	ldr	r3, [pc, #120]	; (800036c <EXTI_Init+0xe0>)
 80002f2:	68da      	ldr	r2, [r3, #12]
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	43db      	mvns	r3, r3
 80002fa:	4013      	ands	r3, r2
 80002fc:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	795b      	ldrb	r3, [r3, #5]
 8000302:	2b10      	cmp	r3, #16
 8000304:	d10e      	bne.n	8000324 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8000306:	4919      	ldr	r1, [pc, #100]	; (800036c <EXTI_Init+0xe0>)
 8000308:	4b18      	ldr	r3, [pc, #96]	; (800036c <EXTI_Init+0xe0>)
 800030a:	689a      	ldr	r2, [r3, #8]
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	4313      	orrs	r3, r2
 8000312:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8000314:	4915      	ldr	r1, [pc, #84]	; (800036c <EXTI_Init+0xe0>)
 8000316:	4b15      	ldr	r3, [pc, #84]	; (800036c <EXTI_Init+0xe0>)
 8000318:	68da      	ldr	r2, [r3, #12]
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	4313      	orrs	r3, r2
 8000320:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8000322:	e01d      	b.n	8000360 <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 8000324:	4b11      	ldr	r3, [pc, #68]	; (800036c <EXTI_Init+0xe0>)
 8000326:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	795b      	ldrb	r3, [r3, #5]
 800032c:	461a      	mov	r2, r3
 800032e:	68fb      	ldr	r3, [r7, #12]
 8000330:	4413      	add	r3, r2
 8000332:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000334:	68fb      	ldr	r3, [r7, #12]
 8000336:	68fa      	ldr	r2, [r7, #12]
 8000338:	6811      	ldr	r1, [r2, #0]
 800033a:	687a      	ldr	r2, [r7, #4]
 800033c:	6812      	ldr	r2, [r2, #0]
 800033e:	430a      	orrs	r2, r1
 8000340:	601a      	str	r2, [r3, #0]
}
 8000342:	e00d      	b.n	8000360 <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	791b      	ldrb	r3, [r3, #4]
 8000348:	461a      	mov	r2, r3
 800034a:	68fb      	ldr	r3, [r7, #12]
 800034c:	4413      	add	r3, r2
 800034e:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8000350:	68fb      	ldr	r3, [r7, #12]
 8000352:	68fa      	ldr	r2, [r7, #12]
 8000354:	6811      	ldr	r1, [r2, #0]
 8000356:	687a      	ldr	r2, [r7, #4]
 8000358:	6812      	ldr	r2, [r2, #0]
 800035a:	43d2      	mvns	r2, r2
 800035c:	400a      	ands	r2, r1
 800035e:	601a      	str	r2, [r3, #0]
}
 8000360:	bf00      	nop
 8000362:	3714      	adds	r7, #20
 8000364:	46bd      	mov	sp, r7
 8000366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036a:	4770      	bx	lr
 800036c:	40013c00 	.word	0x40013c00

08000370 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8000370:	b480      	push	{r7}
 8000372:	b085      	sub	sp, #20
 8000374:	af00      	add	r7, sp, #0
 8000376:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8000378:	2300      	movs	r3, #0
 800037a:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 800037c:	2300      	movs	r3, #0
 800037e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 8000380:	4b0c      	ldr	r3, [pc, #48]	; (80003b4 <EXTI_GetITStatus+0x44>)
 8000382:	681a      	ldr	r2, [r3, #0]
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	4013      	ands	r3, r2
 8000388:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 800038a:	4b0a      	ldr	r3, [pc, #40]	; (80003b4 <EXTI_GetITStatus+0x44>)
 800038c:	695a      	ldr	r2, [r3, #20]
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	4013      	ands	r3, r2
 8000392:	2b00      	cmp	r3, #0
 8000394:	d005      	beq.n	80003a2 <EXTI_GetITStatus+0x32>
 8000396:	68bb      	ldr	r3, [r7, #8]
 8000398:	2b00      	cmp	r3, #0
 800039a:	d002      	beq.n	80003a2 <EXTI_GetITStatus+0x32>
  {
    bitstatus = SET;
 800039c:	2301      	movs	r3, #1
 800039e:	73fb      	strb	r3, [r7, #15]
 80003a0:	e001      	b.n	80003a6 <EXTI_GetITStatus+0x36>
  }
  else
  {
    bitstatus = RESET;
 80003a2:	2300      	movs	r3, #0
 80003a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80003a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80003a8:	4618      	mov	r0, r3
 80003aa:	3714      	adds	r7, #20
 80003ac:	46bd      	mov	sp, r7
 80003ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b2:	4770      	bx	lr
 80003b4:	40013c00 	.word	0x40013c00

080003b8 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 80003b8:	b480      	push	{r7}
 80003ba:	b083      	sub	sp, #12
 80003bc:	af00      	add	r7, sp, #0
 80003be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80003c0:	4a04      	ldr	r2, [pc, #16]	; (80003d4 <EXTI_ClearITPendingBit+0x1c>)
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	6153      	str	r3, [r2, #20]
}
 80003c6:	bf00      	nop
 80003c8:	370c      	adds	r7, #12
 80003ca:	46bd      	mov	sp, r7
 80003cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d0:	4770      	bx	lr
 80003d2:	bf00      	nop
 80003d4:	40013c00 	.word	0x40013c00

080003d8 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80003d8:	b480      	push	{r7}
 80003da:	b087      	sub	sp, #28
 80003dc:	af00      	add	r7, sp, #0
 80003de:	6078      	str	r0, [r7, #4]
 80003e0:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80003e2:	2300      	movs	r3, #0
 80003e4:	617b      	str	r3, [r7, #20]
 80003e6:	2300      	movs	r3, #0
 80003e8:	613b      	str	r3, [r7, #16]
 80003ea:	2300      	movs	r3, #0
 80003ec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80003ee:	2300      	movs	r3, #0
 80003f0:	617b      	str	r3, [r7, #20]
 80003f2:	e076      	b.n	80004e2 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80003f4:	2201      	movs	r2, #1
 80003f6:	697b      	ldr	r3, [r7, #20]
 80003f8:	fa02 f303 	lsl.w	r3, r2, r3
 80003fc:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80003fe:	683b      	ldr	r3, [r7, #0]
 8000400:	681a      	ldr	r2, [r3, #0]
 8000402:	693b      	ldr	r3, [r7, #16]
 8000404:	4013      	ands	r3, r2
 8000406:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000408:	68fa      	ldr	r2, [r7, #12]
 800040a:	693b      	ldr	r3, [r7, #16]
 800040c:	429a      	cmp	r2, r3
 800040e:	d165      	bne.n	80004dc <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	681a      	ldr	r2, [r3, #0]
 8000414:	697b      	ldr	r3, [r7, #20]
 8000416:	005b      	lsls	r3, r3, #1
 8000418:	2103      	movs	r1, #3
 800041a:	fa01 f303 	lsl.w	r3, r1, r3
 800041e:	43db      	mvns	r3, r3
 8000420:	401a      	ands	r2, r3
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	681a      	ldr	r2, [r3, #0]
 800042a:	683b      	ldr	r3, [r7, #0]
 800042c:	791b      	ldrb	r3, [r3, #4]
 800042e:	4619      	mov	r1, r3
 8000430:	697b      	ldr	r3, [r7, #20]
 8000432:	005b      	lsls	r3, r3, #1
 8000434:	fa01 f303 	lsl.w	r3, r1, r3
 8000438:	431a      	orrs	r2, r3
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800043e:	683b      	ldr	r3, [r7, #0]
 8000440:	791b      	ldrb	r3, [r3, #4]
 8000442:	2b01      	cmp	r3, #1
 8000444:	d003      	beq.n	800044e <GPIO_Init+0x76>
 8000446:	683b      	ldr	r3, [r7, #0]
 8000448:	791b      	ldrb	r3, [r3, #4]
 800044a:	2b02      	cmp	r3, #2
 800044c:	d12e      	bne.n	80004ac <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	689a      	ldr	r2, [r3, #8]
 8000452:	697b      	ldr	r3, [r7, #20]
 8000454:	005b      	lsls	r3, r3, #1
 8000456:	2103      	movs	r1, #3
 8000458:	fa01 f303 	lsl.w	r3, r1, r3
 800045c:	43db      	mvns	r3, r3
 800045e:	401a      	ands	r2, r3
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	689a      	ldr	r2, [r3, #8]
 8000468:	683b      	ldr	r3, [r7, #0]
 800046a:	795b      	ldrb	r3, [r3, #5]
 800046c:	4619      	mov	r1, r3
 800046e:	697b      	ldr	r3, [r7, #20]
 8000470:	005b      	lsls	r3, r3, #1
 8000472:	fa01 f303 	lsl.w	r3, r1, r3
 8000476:	431a      	orrs	r2, r3
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	685a      	ldr	r2, [r3, #4]
 8000480:	697b      	ldr	r3, [r7, #20]
 8000482:	b29b      	uxth	r3, r3
 8000484:	4619      	mov	r1, r3
 8000486:	2301      	movs	r3, #1
 8000488:	408b      	lsls	r3, r1
 800048a:	43db      	mvns	r3, r3
 800048c:	401a      	ands	r2, r3
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	685b      	ldr	r3, [r3, #4]
 8000496:	683a      	ldr	r2, [r7, #0]
 8000498:	7992      	ldrb	r2, [r2, #6]
 800049a:	4611      	mov	r1, r2
 800049c:	697a      	ldr	r2, [r7, #20]
 800049e:	b292      	uxth	r2, r2
 80004a0:	fa01 f202 	lsl.w	r2, r1, r2
 80004a4:	b292      	uxth	r2, r2
 80004a6:	431a      	orrs	r2, r3
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	68da      	ldr	r2, [r3, #12]
 80004b0:	697b      	ldr	r3, [r7, #20]
 80004b2:	b29b      	uxth	r3, r3
 80004b4:	005b      	lsls	r3, r3, #1
 80004b6:	2103      	movs	r1, #3
 80004b8:	fa01 f303 	lsl.w	r3, r1, r3
 80004bc:	43db      	mvns	r3, r3
 80004be:	401a      	ands	r2, r3
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	68da      	ldr	r2, [r3, #12]
 80004c8:	683b      	ldr	r3, [r7, #0]
 80004ca:	79db      	ldrb	r3, [r3, #7]
 80004cc:	4619      	mov	r1, r3
 80004ce:	697b      	ldr	r3, [r7, #20]
 80004d0:	005b      	lsls	r3, r3, #1
 80004d2:	fa01 f303 	lsl.w	r3, r1, r3
 80004d6:	431a      	orrs	r2, r3
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80004dc:	697b      	ldr	r3, [r7, #20]
 80004de:	3301      	adds	r3, #1
 80004e0:	617b      	str	r3, [r7, #20]
 80004e2:	697b      	ldr	r3, [r7, #20]
 80004e4:	2b0f      	cmp	r3, #15
 80004e6:	d985      	bls.n	80003f4 <GPIO_Init+0x1c>
    }
  }
}
 80004e8:	bf00      	nop
 80004ea:	371c      	adds	r7, #28
 80004ec:	46bd      	mov	sp, r7
 80004ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f2:	4770      	bx	lr

080004f4 <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 80004f4:	b480      	push	{r7}
 80004f6:	b083      	sub	sp, #12
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
 80004fc:	460b      	mov	r3, r1
 80004fe:	807b      	strh	r3, [r7, #2]
 8000500:	4613      	mov	r3, r2
 8000502:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8000504:	787b      	ldrb	r3, [r7, #1]
 8000506:	2b00      	cmp	r3, #0
 8000508:	d003      	beq.n	8000512 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	887a      	ldrh	r2, [r7, #2]
 800050e:	831a      	strh	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
  }
}
 8000510:	e002      	b.n	8000518 <GPIO_WriteBit+0x24>
    GPIOx->BSRRH = GPIO_Pin ;
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	887a      	ldrh	r2, [r7, #2]
 8000516:	835a      	strh	r2, [r3, #26]
}
 8000518:	bf00      	nop
 800051a:	370c      	adds	r7, #12
 800051c:	46bd      	mov	sp, r7
 800051e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000522:	4770      	bx	lr

08000524 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000524:	b480      	push	{r7}
 8000526:	b085      	sub	sp, #20
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
 800052c:	460b      	mov	r3, r1
 800052e:	807b      	strh	r3, [r7, #2]
 8000530:	4613      	mov	r3, r2
 8000532:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000534:	2300      	movs	r3, #0
 8000536:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000538:	2300      	movs	r3, #0
 800053a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800053c:	787a      	ldrb	r2, [r7, #1]
 800053e:	887b      	ldrh	r3, [r7, #2]
 8000540:	f003 0307 	and.w	r3, r3, #7
 8000544:	009b      	lsls	r3, r3, #2
 8000546:	fa02 f303 	lsl.w	r3, r2, r3
 800054a:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800054c:	887b      	ldrh	r3, [r7, #2]
 800054e:	08db      	lsrs	r3, r3, #3
 8000550:	b29b      	uxth	r3, r3
 8000552:	4618      	mov	r0, r3
 8000554:	887b      	ldrh	r3, [r7, #2]
 8000556:	08db      	lsrs	r3, r3, #3
 8000558:	b29b      	uxth	r3, r3
 800055a:	461a      	mov	r2, r3
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	3208      	adds	r2, #8
 8000560:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000564:	887b      	ldrh	r3, [r7, #2]
 8000566:	f003 0307 	and.w	r3, r3, #7
 800056a:	009b      	lsls	r3, r3, #2
 800056c:	210f      	movs	r1, #15
 800056e:	fa01 f303 	lsl.w	r3, r1, r3
 8000572:	43db      	mvns	r3, r3
 8000574:	ea02 0103 	and.w	r1, r2, r3
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	f100 0208 	add.w	r2, r0, #8
 800057e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000582:	887b      	ldrh	r3, [r7, #2]
 8000584:	08db      	lsrs	r3, r3, #3
 8000586:	b29b      	uxth	r3, r3
 8000588:	461a      	mov	r2, r3
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	3208      	adds	r2, #8
 800058e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000592:	68fb      	ldr	r3, [r7, #12]
 8000594:	4313      	orrs	r3, r2
 8000596:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000598:	887b      	ldrh	r3, [r7, #2]
 800059a:	08db      	lsrs	r3, r3, #3
 800059c:	b29b      	uxth	r3, r3
 800059e:	461a      	mov	r2, r3
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	3208      	adds	r2, #8
 80005a4:	68b9      	ldr	r1, [r7, #8]
 80005a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80005aa:	bf00      	nop
 80005ac:	3714      	adds	r7, #20
 80005ae:	46bd      	mov	sp, r7
 80005b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b4:	4770      	bx	lr
	...

080005b8 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80005b8:	b480      	push	{r7}
 80005ba:	b089      	sub	sp, #36	; 0x24
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80005c0:	2300      	movs	r3, #0
 80005c2:	61bb      	str	r3, [r7, #24]
 80005c4:	2300      	movs	r3, #0
 80005c6:	617b      	str	r3, [r7, #20]
 80005c8:	2300      	movs	r3, #0
 80005ca:	61fb      	str	r3, [r7, #28]
 80005cc:	2302      	movs	r3, #2
 80005ce:	613b      	str	r3, [r7, #16]
 80005d0:	2300      	movs	r3, #0
 80005d2:	60fb      	str	r3, [r7, #12]
 80005d4:	2302      	movs	r3, #2
 80005d6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80005d8:	4b47      	ldr	r3, [pc, #284]	; (80006f8 <RCC_GetClocksFreq+0x140>)
 80005da:	689b      	ldr	r3, [r3, #8]
 80005dc:	f003 030c 	and.w	r3, r3, #12
 80005e0:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 80005e2:	69bb      	ldr	r3, [r7, #24]
 80005e4:	2b04      	cmp	r3, #4
 80005e6:	d007      	beq.n	80005f8 <RCC_GetClocksFreq+0x40>
 80005e8:	2b08      	cmp	r3, #8
 80005ea:	d009      	beq.n	8000600 <RCC_GetClocksFreq+0x48>
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d13d      	bne.n	800066c <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	4a42      	ldr	r2, [pc, #264]	; (80006fc <RCC_GetClocksFreq+0x144>)
 80005f4:	601a      	str	r2, [r3, #0]
      break;
 80005f6:	e03d      	b.n	8000674 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	4a41      	ldr	r2, [pc, #260]	; (8000700 <RCC_GetClocksFreq+0x148>)
 80005fc:	601a      	str	r2, [r3, #0]
      break;
 80005fe:	e039      	b.n	8000674 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000600:	4b3d      	ldr	r3, [pc, #244]	; (80006f8 <RCC_GetClocksFreq+0x140>)
 8000602:	685b      	ldr	r3, [r3, #4]
 8000604:	0d9b      	lsrs	r3, r3, #22
 8000606:	f003 0301 	and.w	r3, r3, #1
 800060a:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800060c:	4b3a      	ldr	r3, [pc, #232]	; (80006f8 <RCC_GetClocksFreq+0x140>)
 800060e:	685b      	ldr	r3, [r3, #4]
 8000610:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000614:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8000616:	68fb      	ldr	r3, [r7, #12]
 8000618:	2b00      	cmp	r3, #0
 800061a:	d00c      	beq.n	8000636 <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800061c:	4a38      	ldr	r2, [pc, #224]	; (8000700 <RCC_GetClocksFreq+0x148>)
 800061e:	68bb      	ldr	r3, [r7, #8]
 8000620:	fbb2 f3f3 	udiv	r3, r2, r3
 8000624:	4a34      	ldr	r2, [pc, #208]	; (80006f8 <RCC_GetClocksFreq+0x140>)
 8000626:	6852      	ldr	r2, [r2, #4]
 8000628:	0992      	lsrs	r2, r2, #6
 800062a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800062e:	fb02 f303 	mul.w	r3, r2, r3
 8000632:	61fb      	str	r3, [r7, #28]
 8000634:	e00b      	b.n	800064e <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000636:	4a31      	ldr	r2, [pc, #196]	; (80006fc <RCC_GetClocksFreq+0x144>)
 8000638:	68bb      	ldr	r3, [r7, #8]
 800063a:	fbb2 f3f3 	udiv	r3, r2, r3
 800063e:	4a2e      	ldr	r2, [pc, #184]	; (80006f8 <RCC_GetClocksFreq+0x140>)
 8000640:	6852      	ldr	r2, [r2, #4]
 8000642:	0992      	lsrs	r2, r2, #6
 8000644:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000648:	fb02 f303 	mul.w	r3, r2, r3
 800064c:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800064e:	4b2a      	ldr	r3, [pc, #168]	; (80006f8 <RCC_GetClocksFreq+0x140>)
 8000650:	685b      	ldr	r3, [r3, #4]
 8000652:	0c1b      	lsrs	r3, r3, #16
 8000654:	f003 0303 	and.w	r3, r3, #3
 8000658:	3301      	adds	r3, #1
 800065a:	005b      	lsls	r3, r3, #1
 800065c:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 800065e:	69fa      	ldr	r2, [r7, #28]
 8000660:	693b      	ldr	r3, [r7, #16]
 8000662:	fbb2 f2f3 	udiv	r2, r2, r3
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	601a      	str	r2, [r3, #0]
      break;
 800066a:	e003      	b.n	8000674 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	4a23      	ldr	r2, [pc, #140]	; (80006fc <RCC_GetClocksFreq+0x144>)
 8000670:	601a      	str	r2, [r3, #0]
      break;
 8000672:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000674:	4b20      	ldr	r3, [pc, #128]	; (80006f8 <RCC_GetClocksFreq+0x140>)
 8000676:	689b      	ldr	r3, [r3, #8]
 8000678:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800067c:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 800067e:	69bb      	ldr	r3, [r7, #24]
 8000680:	091b      	lsrs	r3, r3, #4
 8000682:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000684:	4a1f      	ldr	r2, [pc, #124]	; (8000704 <RCC_GetClocksFreq+0x14c>)
 8000686:	69bb      	ldr	r3, [r7, #24]
 8000688:	4413      	add	r3, r2
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	b2db      	uxtb	r3, r3
 800068e:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	681a      	ldr	r2, [r3, #0]
 8000694:	697b      	ldr	r3, [r7, #20]
 8000696:	40da      	lsrs	r2, r3
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 800069c:	4b16      	ldr	r3, [pc, #88]	; (80006f8 <RCC_GetClocksFreq+0x140>)
 800069e:	689b      	ldr	r3, [r3, #8]
 80006a0:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80006a4:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 80006a6:	69bb      	ldr	r3, [r7, #24]
 80006a8:	0a9b      	lsrs	r3, r3, #10
 80006aa:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80006ac:	4a15      	ldr	r2, [pc, #84]	; (8000704 <RCC_GetClocksFreq+0x14c>)
 80006ae:	69bb      	ldr	r3, [r7, #24]
 80006b0:	4413      	add	r3, r2
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	b2db      	uxtb	r3, r3
 80006b6:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	685a      	ldr	r2, [r3, #4]
 80006bc:	697b      	ldr	r3, [r7, #20]
 80006be:	40da      	lsrs	r2, r3
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80006c4:	4b0c      	ldr	r3, [pc, #48]	; (80006f8 <RCC_GetClocksFreq+0x140>)
 80006c6:	689b      	ldr	r3, [r3, #8]
 80006c8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80006cc:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 80006ce:	69bb      	ldr	r3, [r7, #24]
 80006d0:	0b5b      	lsrs	r3, r3, #13
 80006d2:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80006d4:	4a0b      	ldr	r2, [pc, #44]	; (8000704 <RCC_GetClocksFreq+0x14c>)
 80006d6:	69bb      	ldr	r3, [r7, #24]
 80006d8:	4413      	add	r3, r2
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	b2db      	uxtb	r3, r3
 80006de:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	685a      	ldr	r2, [r3, #4]
 80006e4:	697b      	ldr	r3, [r7, #20]
 80006e6:	40da      	lsrs	r2, r3
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	60da      	str	r2, [r3, #12]
}
 80006ec:	bf00      	nop
 80006ee:	3724      	adds	r7, #36	; 0x24
 80006f0:	46bd      	mov	sp, r7
 80006f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f6:	4770      	bx	lr
 80006f8:	40023800 	.word	0x40023800
 80006fc:	00f42400 	.word	0x00f42400
 8000700:	007a1200 	.word	0x007a1200
 8000704:	20000000 	.word	0x20000000

08000708 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000708:	b480      	push	{r7}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
 8000710:	460b      	mov	r3, r1
 8000712:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000714:	78fb      	ldrb	r3, [r7, #3]
 8000716:	2b00      	cmp	r3, #0
 8000718:	d006      	beq.n	8000728 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800071a:	490a      	ldr	r1, [pc, #40]	; (8000744 <RCC_AHB1PeriphClockCmd+0x3c>)
 800071c:	4b09      	ldr	r3, [pc, #36]	; (8000744 <RCC_AHB1PeriphClockCmd+0x3c>)
 800071e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	4313      	orrs	r3, r2
 8000724:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000726:	e006      	b.n	8000736 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000728:	4906      	ldr	r1, [pc, #24]	; (8000744 <RCC_AHB1PeriphClockCmd+0x3c>)
 800072a:	4b06      	ldr	r3, [pc, #24]	; (8000744 <RCC_AHB1PeriphClockCmd+0x3c>)
 800072c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	43db      	mvns	r3, r3
 8000732:	4013      	ands	r3, r2
 8000734:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000736:	bf00      	nop
 8000738:	370c      	adds	r7, #12
 800073a:	46bd      	mov	sp, r7
 800073c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000740:	4770      	bx	lr
 8000742:	bf00      	nop
 8000744:	40023800 	.word	0x40023800

08000748 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000748:	b480      	push	{r7}
 800074a:	b083      	sub	sp, #12
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
 8000750:	460b      	mov	r3, r1
 8000752:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000754:	78fb      	ldrb	r3, [r7, #3]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d006      	beq.n	8000768 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800075a:	490a      	ldr	r1, [pc, #40]	; (8000784 <RCC_APB1PeriphClockCmd+0x3c>)
 800075c:	4b09      	ldr	r3, [pc, #36]	; (8000784 <RCC_APB1PeriphClockCmd+0x3c>)
 800075e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	4313      	orrs	r3, r2
 8000764:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000766:	e006      	b.n	8000776 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000768:	4906      	ldr	r1, [pc, #24]	; (8000784 <RCC_APB1PeriphClockCmd+0x3c>)
 800076a:	4b06      	ldr	r3, [pc, #24]	; (8000784 <RCC_APB1PeriphClockCmd+0x3c>)
 800076c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	43db      	mvns	r3, r3
 8000772:	4013      	ands	r3, r2
 8000774:	640b      	str	r3, [r1, #64]	; 0x40
}
 8000776:	bf00      	nop
 8000778:	370c      	adds	r7, #12
 800077a:	46bd      	mov	sp, r7
 800077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000780:	4770      	bx	lr
 8000782:	bf00      	nop
 8000784:	40023800 	.word	0x40023800

08000788 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000788:	b480      	push	{r7}
 800078a:	b083      	sub	sp, #12
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
 8000790:	460b      	mov	r3, r1
 8000792:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000794:	78fb      	ldrb	r3, [r7, #3]
 8000796:	2b00      	cmp	r3, #0
 8000798:	d006      	beq.n	80007a8 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800079a:	490a      	ldr	r1, [pc, #40]	; (80007c4 <RCC_APB2PeriphClockCmd+0x3c>)
 800079c:	4b09      	ldr	r3, [pc, #36]	; (80007c4 <RCC_APB2PeriphClockCmd+0x3c>)
 800079e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	4313      	orrs	r3, r2
 80007a4:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80007a6:	e006      	b.n	80007b6 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80007a8:	4906      	ldr	r1, [pc, #24]	; (80007c4 <RCC_APB2PeriphClockCmd+0x3c>)
 80007aa:	4b06      	ldr	r3, [pc, #24]	; (80007c4 <RCC_APB2PeriphClockCmd+0x3c>)
 80007ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	43db      	mvns	r3, r3
 80007b2:	4013      	ands	r3, r2
 80007b4:	644b      	str	r3, [r1, #68]	; 0x44
}
 80007b6:	bf00      	nop
 80007b8:	370c      	adds	r7, #12
 80007ba:	46bd      	mov	sp, r7
 80007bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	40023800 	.word	0x40023800

080007c8 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 80007c8:	b480      	push	{r7}
 80007ca:	b085      	sub	sp, #20
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
 80007d0:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80007d2:	2300      	movs	r3, #0
 80007d4:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	881b      	ldrh	r3, [r3, #0]
 80007da:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 80007dc:	89fb      	ldrh	r3, [r7, #14]
 80007de:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 80007e2:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80007e4:	683b      	ldr	r3, [r7, #0]
 80007e6:	881a      	ldrh	r2, [r3, #0]
 80007e8:	683b      	ldr	r3, [r7, #0]
 80007ea:	885b      	ldrh	r3, [r3, #2]
 80007ec:	4313      	orrs	r3, r2
 80007ee:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 80007f0:	683b      	ldr	r3, [r7, #0]
 80007f2:	889b      	ldrh	r3, [r3, #4]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80007f4:	4313      	orrs	r3, r2
 80007f6:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 80007f8:	683b      	ldr	r3, [r7, #0]
 80007fa:	88db      	ldrh	r3, [r3, #6]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80007fc:	4313      	orrs	r3, r2
 80007fe:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8000800:	683b      	ldr	r3, [r7, #0]
 8000802:	891b      	ldrh	r3, [r3, #8]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000804:	4313      	orrs	r3, r2
 8000806:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8000808:	683b      	ldr	r3, [r7, #0]
 800080a:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800080c:	4313      	orrs	r3, r2
 800080e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000810:	683b      	ldr	r3, [r7, #0]
 8000812:	899b      	ldrh	r3, [r3, #12]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000814:	4313      	orrs	r3, r2
 8000816:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000818:	683b      	ldr	r3, [r7, #0]
 800081a:	89db      	ldrh	r3, [r3, #14]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800081c:	4313      	orrs	r3, r2
 800081e:	b29a      	uxth	r2, r3
 8000820:	89fb      	ldrh	r3, [r7, #14]
 8000822:	4313      	orrs	r3, r2
 8000824:	81fb      	strh	r3, [r7, #14]
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	89fa      	ldrh	r2, [r7, #14]
 800082a:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	8b9b      	ldrh	r3, [r3, #28]
 8000830:	b29b      	uxth	r3, r3
 8000832:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000836:	b29a      	uxth	r2, r3
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	8a1a      	ldrh	r2, [r3, #16]
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	821a      	strh	r2, [r3, #16]
}
 8000844:	bf00      	nop
 8000846:	3714      	adds	r7, #20
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr

08000850 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8000850:	b480      	push	{r7}
 8000852:	b083      	sub	sp, #12
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
 8000858:	460b      	mov	r3, r1
 800085a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800085c:	78fb      	ldrb	r3, [r7, #3]
 800085e:	2b00      	cmp	r3, #0
 8000860:	d008      	beq.n	8000874 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	881b      	ldrh	r3, [r3, #0]
 8000866:	b29b      	uxth	r3, r3
 8000868:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800086c:	b29a      	uxth	r2, r3
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 8000872:	e007      	b.n	8000884 <SPI_Cmd+0x34>
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	881b      	ldrh	r3, [r3, #0]
 8000878:	b29b      	uxth	r3, r3
 800087a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800087e:	b29a      	uxth	r2, r3
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	801a      	strh	r2, [r3, #0]
}
 8000884:	bf00      	nop
 8000886:	370c      	adds	r7, #12
 8000888:	46bd      	mov	sp, r7
 800088a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088e:	4770      	bx	lr

08000890 <SPI_NSSInternalSoftwareConfig>:
  *            @arg SPI_NSSInternalSoft_Set: Set NSS pin internally
  *            @arg SPI_NSSInternalSoft_Reset: Reset NSS pin internally
  * @retval None
  */
void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
{
 8000890:	b480      	push	{r7}
 8000892:	b083      	sub	sp, #12
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
 8000898:	460b      	mov	r3, r1
 800089a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 800089c:	887b      	ldrh	r3, [r7, #2]
 800089e:	f64f 62ff 	movw	r2, #65279	; 0xfeff
 80008a2:	4293      	cmp	r3, r2
 80008a4:	d008      	beq.n	80008b8 <SPI_NSSInternalSoftwareConfig+0x28>
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	881b      	ldrh	r3, [r3, #0]
 80008aa:	b29b      	uxth	r3, r3
 80008ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80008b0:	b29a      	uxth	r2, r3
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
  }
}
 80008b6:	e007      	b.n	80008c8 <SPI_NSSInternalSoftwareConfig+0x38>
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	881b      	ldrh	r3, [r3, #0]
 80008bc:	b29b      	uxth	r3, r3
 80008be:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80008c2:	b29a      	uxth	r2, r3
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	801a      	strh	r2, [r3, #0]
}
 80008c8:	bf00      	nop
 80008ca:	370c      	adds	r7, #12
 80008cc:	46bd      	mov	sp, r7
 80008ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d2:	4770      	bx	lr

080008d4 <SPI_I2S_ReceiveData>:
  * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2, 3, 4, 5 or 6 
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 80008d4:	b480      	push	{r7}
 80008d6:	b083      	sub	sp, #12
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	899b      	ldrh	r3, [r3, #12]
 80008e0:	b29b      	uxth	r3, r3
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	370c      	adds	r7, #12
 80008e6:	46bd      	mov	sp, r7
 80008e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ec:	4770      	bx	lr

080008ee <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 80008ee:	b480      	push	{r7}
 80008f0:	b083      	sub	sp, #12
 80008f2:	af00      	add	r7, sp, #0
 80008f4:	6078      	str	r0, [r7, #4]
 80008f6:	460b      	mov	r3, r1
 80008f8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	887a      	ldrh	r2, [r7, #2]
 80008fe:	819a      	strh	r2, [r3, #12]
}
 8000900:	bf00      	nop
 8000902:	370c      	adds	r7, #12
 8000904:	46bd      	mov	sp, r7
 8000906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090a:	4770      	bx	lr

0800090c <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 800090c:	b480      	push	{r7}
 800090e:	b085      	sub	sp, #20
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
 8000914:	460b      	mov	r3, r1
 8000916:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000918:	2300      	movs	r3, #0
 800091a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	891b      	ldrh	r3, [r3, #8]
 8000920:	b29a      	uxth	r2, r3
 8000922:	887b      	ldrh	r3, [r7, #2]
 8000924:	4013      	ands	r3, r2
 8000926:	b29b      	uxth	r3, r3
 8000928:	2b00      	cmp	r3, #0
 800092a:	d002      	beq.n	8000932 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800092c:	2301      	movs	r3, #1
 800092e:	73fb      	strb	r3, [r7, #15]
 8000930:	e001      	b.n	8000936 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000932:	2300      	movs	r3, #0
 8000934:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000936:	7bfb      	ldrb	r3, [r7, #15]
}
 8000938:	4618      	mov	r0, r3
 800093a:	3714      	adds	r7, #20
 800093c:	46bd      	mov	sp, r7
 800093e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000942:	4770      	bx	lr

08000944 <SYSCFG_EXTILineConfig>:
  *           and STM32F427x/STM32F437x devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8000944:	b490      	push	{r4, r7}
 8000946:	b084      	sub	sp, #16
 8000948:	af00      	add	r7, sp, #0
 800094a:	4603      	mov	r3, r0
 800094c:	460a      	mov	r2, r1
 800094e:	71fb      	strb	r3, [r7, #7]
 8000950:	4613      	mov	r3, r2
 8000952:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8000954:	2300      	movs	r3, #0
 8000956:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8000958:	79bb      	ldrb	r3, [r7, #6]
 800095a:	f003 0303 	and.w	r3, r3, #3
 800095e:	009b      	lsls	r3, r3, #2
 8000960:	220f      	movs	r2, #15
 8000962:	fa02 f303 	lsl.w	r3, r2, r3
 8000966:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8000968:	4916      	ldr	r1, [pc, #88]	; (80009c4 <SYSCFG_EXTILineConfig+0x80>)
 800096a:	79bb      	ldrb	r3, [r7, #6]
 800096c:	089b      	lsrs	r3, r3, #2
 800096e:	b2db      	uxtb	r3, r3
 8000970:	4618      	mov	r0, r3
 8000972:	4a14      	ldr	r2, [pc, #80]	; (80009c4 <SYSCFG_EXTILineConfig+0x80>)
 8000974:	79bb      	ldrb	r3, [r7, #6]
 8000976:	089b      	lsrs	r3, r3, #2
 8000978:	b2db      	uxtb	r3, r3
 800097a:	3302      	adds	r3, #2
 800097c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	43db      	mvns	r3, r3
 8000984:	401a      	ands	r2, r3
 8000986:	1c83      	adds	r3, r0, #2
 8000988:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 800098c:	480d      	ldr	r0, [pc, #52]	; (80009c4 <SYSCFG_EXTILineConfig+0x80>)
 800098e:	79bb      	ldrb	r3, [r7, #6]
 8000990:	089b      	lsrs	r3, r3, #2
 8000992:	b2db      	uxtb	r3, r3
 8000994:	461c      	mov	r4, r3
 8000996:	4a0b      	ldr	r2, [pc, #44]	; (80009c4 <SYSCFG_EXTILineConfig+0x80>)
 8000998:	79bb      	ldrb	r3, [r7, #6]
 800099a:	089b      	lsrs	r3, r3, #2
 800099c:	b2db      	uxtb	r3, r3
 800099e:	3302      	adds	r3, #2
 80009a0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80009a4:	79f9      	ldrb	r1, [r7, #7]
 80009a6:	79bb      	ldrb	r3, [r7, #6]
 80009a8:	f003 0303 	and.w	r3, r3, #3
 80009ac:	009b      	lsls	r3, r3, #2
 80009ae:	fa01 f303 	lsl.w	r3, r1, r3
 80009b2:	431a      	orrs	r2, r3
 80009b4:	1ca3      	adds	r3, r4, #2
 80009b6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80009ba:	bf00      	nop
 80009bc:	3710      	adds	r7, #16
 80009be:	46bd      	mov	sp, r7
 80009c0:	bc90      	pop	{r4, r7}
 80009c2:	4770      	bx	lr
 80009c4:	40013800 	.word	0x40013800

080009c8 <TIM_GetCapture1>:
  * @brief  Gets the TIMx Input Capture 1 value.
  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
  * @retval Capture Compare 1 Register value.
  */
uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
 80009c8:	b480      	push	{r7}
 80009ca:	b083      	sub	sp, #12
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 80009d4:	4618      	mov	r0, r3
 80009d6:	370c      	adds	r7, #12
 80009d8:	46bd      	mov	sp, r7
 80009da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009de:	4770      	bx	lr

080009e0 <TIM_GetCapture2>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
  *         peripheral.
  * @retval Capture Compare 2 Register value.
  */
uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
 80009e0:	b480      	push	{r7}
 80009e2:	b083      	sub	sp, #12
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 80009ec:	4618      	mov	r0, r3
 80009ee:	370c      	adds	r7, #12
 80009f0:	46bd      	mov	sp, r7
 80009f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f6:	4770      	bx	lr

080009f8 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b083      	sub	sp, #12
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
 8000a00:	460b      	mov	r3, r1
 8000a02:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8000a04:	887b      	ldrh	r3, [r7, #2]
 8000a06:	43db      	mvns	r3, r3
 8000a08:	b29a      	uxth	r2, r3
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	821a      	strh	r2, [r3, #16]
}
 8000a0e:	bf00      	nop
 8000a10:	370c      	adds	r7, #12
 8000a12:	46bd      	mov	sp, r7
 8000a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a18:	4770      	bx	lr
	...

08000a1c <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b08a      	sub	sp, #40	; 0x28
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
 8000a24:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000a26:	2300      	movs	r3, #0
 8000a28:	627b      	str	r3, [r7, #36]	; 0x24
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8000a32:	2300      	movs	r3, #0
 8000a34:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	8a1b      	ldrh	r3, [r3, #16]
 8000a3a:	b29b      	uxth	r3, r3
 8000a3c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a40:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000a44:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	88db      	ldrh	r3, [r3, #6]
 8000a4a:	461a      	mov	r2, r3
 8000a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a4e:	4313      	orrs	r3, r2
 8000a50:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a54:	b29a      	uxth	r2, r3
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	899b      	ldrh	r3, [r3, #12]
 8000a5e:	b29b      	uxth	r3, r3
 8000a60:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a64:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000a68:	f023 030c 	bic.w	r3, r3, #12
 8000a6c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	889a      	ldrh	r2, [r3, #4]
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	891b      	ldrh	r3, [r3, #8]
 8000a76:	4313      	orrs	r3, r2
 8000a78:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000a7e:	4313      	orrs	r3, r2
 8000a80:	b29b      	uxth	r3, r3
 8000a82:	461a      	mov	r2, r3
 8000a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a86:	4313      	orrs	r3, r2
 8000a88:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a8c:	b29a      	uxth	r2, r3
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	8a9b      	ldrh	r3, [r3, #20]
 8000a96:	b29b      	uxth	r3, r3
 8000a98:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8000a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000aa0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	899b      	ldrh	r3, [r3, #12]
 8000aa6:	461a      	mov	r2, r3
 8000aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aaa:	4313      	orrs	r3, r2
 8000aac:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ab0:	b29a      	uxth	r2, r3
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000ab6:	f107 0308 	add.w	r3, r7, #8
 8000aba:	4618      	mov	r0, r3
 8000abc:	f7ff fd7c 	bl	80005b8 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	4a30      	ldr	r2, [pc, #192]	; (8000b84 <USART_Init+0x168>)
 8000ac4:	4293      	cmp	r3, r2
 8000ac6:	d003      	beq.n	8000ad0 <USART_Init+0xb4>
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	4a2f      	ldr	r2, [pc, #188]	; (8000b88 <USART_Init+0x16c>)
 8000acc:	4293      	cmp	r3, r2
 8000ace:	d102      	bne.n	8000ad6 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000ad0:	697b      	ldr	r3, [r7, #20]
 8000ad2:	623b      	str	r3, [r7, #32]
 8000ad4:	e001      	b.n	8000ada <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000ad6:	693b      	ldr	r3, [r7, #16]
 8000ad8:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	899b      	ldrh	r3, [r3, #12]
 8000ade:	b29b      	uxth	r3, r3
 8000ae0:	b21b      	sxth	r3, r3
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	da0c      	bge.n	8000b00 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000ae6:	6a3a      	ldr	r2, [r7, #32]
 8000ae8:	4613      	mov	r3, r2
 8000aea:	009b      	lsls	r3, r3, #2
 8000aec:	4413      	add	r3, r2
 8000aee:	009a      	lsls	r2, r3, #2
 8000af0:	441a      	add	r2, r3
 8000af2:	683b      	ldr	r3, [r7, #0]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	005b      	lsls	r3, r3, #1
 8000af8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000afc:	61fb      	str	r3, [r7, #28]
 8000afe:	e00b      	b.n	8000b18 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000b00:	6a3a      	ldr	r2, [r7, #32]
 8000b02:	4613      	mov	r3, r2
 8000b04:	009b      	lsls	r3, r3, #2
 8000b06:	4413      	add	r3, r2
 8000b08:	009a      	lsls	r2, r3, #2
 8000b0a:	441a      	add	r2, r3
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	009b      	lsls	r3, r3, #2
 8000b12:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b16:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8000b18:	69fb      	ldr	r3, [r7, #28]
 8000b1a:	4a1c      	ldr	r2, [pc, #112]	; (8000b8c <USART_Init+0x170>)
 8000b1c:	fba2 2303 	umull	r2, r3, r2, r3
 8000b20:	095b      	lsrs	r3, r3, #5
 8000b22:	011b      	lsls	r3, r3, #4
 8000b24:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b28:	091b      	lsrs	r3, r3, #4
 8000b2a:	2264      	movs	r2, #100	; 0x64
 8000b2c:	fb02 f303 	mul.w	r3, r2, r3
 8000b30:	69fa      	ldr	r2, [r7, #28]
 8000b32:	1ad3      	subs	r3, r2, r3
 8000b34:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	899b      	ldrh	r3, [r3, #12]
 8000b3a:	b29b      	uxth	r3, r3
 8000b3c:	b21b      	sxth	r3, r3
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	da0c      	bge.n	8000b5c <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000b42:	69bb      	ldr	r3, [r7, #24]
 8000b44:	00db      	lsls	r3, r3, #3
 8000b46:	3332      	adds	r3, #50	; 0x32
 8000b48:	4a10      	ldr	r2, [pc, #64]	; (8000b8c <USART_Init+0x170>)
 8000b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8000b4e:	095b      	lsrs	r3, r3, #5
 8000b50:	f003 0307 	and.w	r3, r3, #7
 8000b54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b56:	4313      	orrs	r3, r2
 8000b58:	627b      	str	r3, [r7, #36]	; 0x24
 8000b5a:	e00b      	b.n	8000b74 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000b5c:	69bb      	ldr	r3, [r7, #24]
 8000b5e:	011b      	lsls	r3, r3, #4
 8000b60:	3332      	adds	r3, #50	; 0x32
 8000b62:	4a0a      	ldr	r2, [pc, #40]	; (8000b8c <USART_Init+0x170>)
 8000b64:	fba2 2303 	umull	r2, r3, r2, r3
 8000b68:	095b      	lsrs	r3, r3, #5
 8000b6a:	f003 030f 	and.w	r3, r3, #15
 8000b6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b70:	4313      	orrs	r3, r2
 8000b72:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8000b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b76:	b29a      	uxth	r2, r3
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	811a      	strh	r2, [r3, #8]
}
 8000b7c:	bf00      	nop
 8000b7e:	3728      	adds	r7, #40	; 0x28
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	40011000 	.word	0x40011000
 8000b88:	40011400 	.word	0x40011400
 8000b8c:	51eb851f 	.word	0x51eb851f

08000b90 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b083      	sub	sp, #12
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
 8000b98:	460b      	mov	r3, r1
 8000b9a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000b9c:	78fb      	ldrb	r3, [r7, #3]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d008      	beq.n	8000bb4 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	899b      	ldrh	r3, [r3, #12]
 8000ba6:	b29b      	uxth	r3, r3
 8000ba8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000bac:	b29a      	uxth	r2, r3
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8000bb2:	e007      	b.n	8000bc4 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	899b      	ldrh	r3, [r3, #12]
 8000bb8:	b29b      	uxth	r3, r3
 8000bba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000bbe:	b29a      	uxth	r2, r3
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	819a      	strh	r2, [r3, #12]
}
 8000bc4:	bf00      	nop
 8000bc6:	370c      	adds	r7, #12
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr

08000bd0 <USART_OverSampling8Cmd>:
  * @param  NewState: new state of the USART 8x oversampling mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b083      	sub	sp, #12
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
 8000bd8:	460b      	mov	r3, r1
 8000bda:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000bdc:	78fb      	ldrb	r3, [r7, #3]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d00a      	beq.n	8000bf8 <USART_OverSampling8Cmd+0x28>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	899b      	ldrh	r3, [r3, #12]
 8000be6:	b29b      	uxth	r3, r3
 8000be8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000bec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8000bf0:	b29a      	uxth	r2, r3
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_OVER8);
  }
}  
 8000bf6:	e007      	b.n	8000c08 <USART_OverSampling8Cmd+0x38>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_OVER8);
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	899b      	ldrh	r3, [r3, #12]
 8000bfc:	b29b      	uxth	r3, r3
 8000bfe:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000c02:	b29a      	uxth	r2, r3
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	819a      	strh	r2, [r3, #12]
}  
 8000c08:	bf00      	nop
 8000c0a:	370c      	adds	r7, #12
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr

08000c14 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
 8000c1c:	460b      	mov	r3, r1
 8000c1e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8000c20:	887b      	ldrh	r3, [r7, #2]
 8000c22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000c26:	b29a      	uxth	r2, r3
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	809a      	strh	r2, [r3, #4]
}
 8000c2c:	bf00      	nop
 8000c2e:	370c      	adds	r7, #12
 8000c30:	46bd      	mov	sp, r7
 8000c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c36:	4770      	bx	lr

08000c38 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b083      	sub	sp, #12
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	889b      	ldrh	r3, [r3, #4]
 8000c44:	b29b      	uxth	r3, r3
 8000c46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000c4a:	b29b      	uxth	r3, r3
}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	370c      	adds	r7, #12
 8000c50:	46bd      	mov	sp, r7
 8000c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c56:	4770      	bx	lr

08000c58 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b087      	sub	sp, #28
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	460b      	mov	r3, r1
 8000c62:	807b      	strh	r3, [r7, #2]
 8000c64:	4613      	mov	r3, r2
 8000c66:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	613b      	str	r3, [r7, #16]
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	60fb      	str	r3, [r7, #12]
 8000c70:	2300      	movs	r3, #0
 8000c72:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8000c74:	2300      	movs	r3, #0
 8000c76:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000c7c:	887b      	ldrh	r3, [r7, #2]
 8000c7e:	b2db      	uxtb	r3, r3
 8000c80:	095b      	lsrs	r3, r3, #5
 8000c82:	b2db      	uxtb	r3, r3
 8000c84:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8000c86:	887b      	ldrh	r3, [r7, #2]
 8000c88:	f003 031f 	and.w	r3, r3, #31
 8000c8c:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8000c8e:	2201      	movs	r2, #1
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	fa02 f303 	lsl.w	r3, r2, r3
 8000c96:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000c98:	693b      	ldr	r3, [r7, #16]
 8000c9a:	2b01      	cmp	r3, #1
 8000c9c:	d103      	bne.n	8000ca6 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8000c9e:	697b      	ldr	r3, [r7, #20]
 8000ca0:	330c      	adds	r3, #12
 8000ca2:	617b      	str	r3, [r7, #20]
 8000ca4:	e009      	b.n	8000cba <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8000ca6:	693b      	ldr	r3, [r7, #16]
 8000ca8:	2b02      	cmp	r3, #2
 8000caa:	d103      	bne.n	8000cb4 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8000cac:	697b      	ldr	r3, [r7, #20]
 8000cae:	3310      	adds	r3, #16
 8000cb0:	617b      	str	r3, [r7, #20]
 8000cb2:	e002      	b.n	8000cba <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	3314      	adds	r3, #20
 8000cb8:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8000cba:	787b      	ldrb	r3, [r7, #1]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d006      	beq.n	8000cce <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	697a      	ldr	r2, [r7, #20]
 8000cc4:	6811      	ldr	r1, [r2, #0]
 8000cc6:	68ba      	ldr	r2, [r7, #8]
 8000cc8:	430a      	orrs	r2, r1
 8000cca:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000ccc:	e006      	b.n	8000cdc <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000cce:	697b      	ldr	r3, [r7, #20]
 8000cd0:	697a      	ldr	r2, [r7, #20]
 8000cd2:	6811      	ldr	r1, [r2, #0]
 8000cd4:	68ba      	ldr	r2, [r7, #8]
 8000cd6:	43d2      	mvns	r2, r2
 8000cd8:	400a      	ands	r2, r1
 8000cda:	601a      	str	r2, [r3, #0]
}
 8000cdc:	bf00      	nop
 8000cde:	371c      	adds	r7, #28
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce6:	4770      	bx	lr

08000ce8 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b085      	sub	sp, #20
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
 8000cf0:	460b      	mov	r3, r1
 8000cf2:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	881b      	ldrh	r3, [r3, #0]
 8000cfc:	b29a      	uxth	r2, r3
 8000cfe:	887b      	ldrh	r3, [r7, #2]
 8000d00:	4013      	ands	r3, r2
 8000d02:	b29b      	uxth	r3, r3
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d002      	beq.n	8000d0e <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8000d08:	2301      	movs	r3, #1
 8000d0a:	73fb      	strb	r3, [r7, #15]
 8000d0c:	e001      	b.n	8000d12 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000d12:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d14:	4618      	mov	r0, r3
 8000d16:	3714      	adds	r7, #20
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1e:	4770      	bx	lr

08000d20 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b087      	sub	sp, #28
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
 8000d28:	460b      	mov	r3, r1
 8000d2a:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	60fb      	str	r3, [r7, #12]
 8000d30:	2300      	movs	r3, #0
 8000d32:	617b      	str	r3, [r7, #20]
 8000d34:	2300      	movs	r3, #0
 8000d36:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000d3c:	887b      	ldrh	r3, [r7, #2]
 8000d3e:	b2db      	uxtb	r3, r3
 8000d40:	095b      	lsrs	r3, r3, #5
 8000d42:	b2db      	uxtb	r3, r3
 8000d44:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8000d46:	887b      	ldrh	r3, [r7, #2]
 8000d48:	f003 031f 	and.w	r3, r3, #31
 8000d4c:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8000d4e:	2201      	movs	r2, #1
 8000d50:	697b      	ldr	r3, [r7, #20]
 8000d52:	fa02 f303 	lsl.w	r3, r2, r3
 8000d56:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8000d58:	68bb      	ldr	r3, [r7, #8]
 8000d5a:	2b01      	cmp	r3, #1
 8000d5c:	d107      	bne.n	8000d6e <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	899b      	ldrh	r3, [r3, #12]
 8000d62:	b29b      	uxth	r3, r3
 8000d64:	461a      	mov	r2, r3
 8000d66:	697b      	ldr	r3, [r7, #20]
 8000d68:	4013      	ands	r3, r2
 8000d6a:	617b      	str	r3, [r7, #20]
 8000d6c:	e011      	b.n	8000d92 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8000d6e:	68bb      	ldr	r3, [r7, #8]
 8000d70:	2b02      	cmp	r3, #2
 8000d72:	d107      	bne.n	8000d84 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	8a1b      	ldrh	r3, [r3, #16]
 8000d78:	b29b      	uxth	r3, r3
 8000d7a:	461a      	mov	r2, r3
 8000d7c:	697b      	ldr	r3, [r7, #20]
 8000d7e:	4013      	ands	r3, r2
 8000d80:	617b      	str	r3, [r7, #20]
 8000d82:	e006      	b.n	8000d92 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	8a9b      	ldrh	r3, [r3, #20]
 8000d88:	b29b      	uxth	r3, r3
 8000d8a:	461a      	mov	r2, r3
 8000d8c:	697b      	ldr	r3, [r7, #20]
 8000d8e:	4013      	ands	r3, r2
 8000d90:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8000d92:	887b      	ldrh	r3, [r7, #2]
 8000d94:	0a1b      	lsrs	r3, r3, #8
 8000d96:	b29b      	uxth	r3, r3
 8000d98:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000da2:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	881b      	ldrh	r3, [r3, #0]
 8000da8:	b29b      	uxth	r3, r3
 8000daa:	461a      	mov	r2, r3
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	4013      	ands	r3, r2
 8000db0:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8000db2:	697b      	ldr	r3, [r7, #20]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d005      	beq.n	8000dc4 <USART_GetITStatus+0xa4>
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d002      	beq.n	8000dc4 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	74fb      	strb	r3, [r7, #19]
 8000dc2:	e001      	b.n	8000dc8 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8000dc8:	7cfb      	ldrb	r3, [r7, #19]
}
 8000dca:	4618      	mov	r0, r3
 8000dcc:	371c      	adds	r7, #28
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr

08000dd6 <hal_nrf_get_clear_irq_flags>:
    hal_nrf_write_reg(CONFIG, hal_nrf_read_reg(CONFIG) | SET_BIT_DEFINE(int_source));
  }
}

uint8_t hal_nrf_get_clear_irq_flags(void)
{
 8000dd6:	b580      	push	{r7, lr}
 8000dd8:	af00      	add	r7, sp, #0
	return hal_nrf_write_reg(STATUS, (BIT_6|BIT_5|BIT_4)) & (BIT_6|BIT_5|BIT_4);
 8000dda:	2170      	movs	r1, #112	; 0x70
 8000ddc:	2007      	movs	r0, #7
 8000dde:	f000 fac5 	bl	800136c <hal_nrf_write_reg>
 8000de2:	4603      	mov	r3, r0
 8000de4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8000de8:	b2db      	uxtb	r3, r3
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	bd80      	pop	{r7, pc}

08000dee <hal_nrf_set_crc_mode>:
{
  return hal_nrf_nop() & (BIT_6|BIT_5|BIT_4);
}

void hal_nrf_set_crc_mode(hal_nrf_crc_mode_t crc_mode)
{
 8000dee:	b580      	push	{r7, lr}
 8000df0:	b082      	sub	sp, #8
 8000df2:	af00      	add	r7, sp, #0
 8000df4:	4603      	mov	r3, r0
 8000df6:	71fb      	strb	r3, [r7, #7]
  hal_nrf_write_reg(CONFIG, (hal_nrf_read_reg(CONFIG) & ~(BIT_3|BIT_2)) | (UINT8(crc_mode)<<2));
 8000df8:	2000      	movs	r0, #0
 8000dfa:	f000 fa97 	bl	800132c <hal_nrf_read_reg>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	b25b      	sxtb	r3, r3
 8000e02:	f023 030c 	bic.w	r3, r3, #12
 8000e06:	b25a      	sxtb	r2, r3
 8000e08:	79fb      	ldrb	r3, [r7, #7]
 8000e0a:	009b      	lsls	r3, r3, #2
 8000e0c:	b25b      	sxtb	r3, r3
 8000e0e:	4313      	orrs	r3, r2
 8000e10:	b25b      	sxtb	r3, r3
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	4619      	mov	r1, r3
 8000e16:	2000      	movs	r0, #0
 8000e18:	f000 faa8 	bl	800136c <hal_nrf_write_reg>
}
 8000e1c:	bf00      	nop
 8000e1e:	3708      	adds	r7, #8
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}

08000e24 <hal_nrf_open_pipe>:

void hal_nrf_open_pipe(hal_nrf_address_t pipe_num, bool auto_ack)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b082      	sub	sp, #8
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	460a      	mov	r2, r1
 8000e2e:	71fb      	strb	r3, [r7, #7]
 8000e30:	4613      	mov	r3, r2
 8000e32:	71bb      	strb	r3, [r7, #6]
  switch(pipe_num)
 8000e34:	79fb      	ldrb	r3, [r7, #7]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	db4d      	blt.n	8000ed6 <hal_nrf_open_pipe+0xb2>
 8000e3a:	2b05      	cmp	r3, #5
 8000e3c:	dd02      	ble.n	8000e44 <hal_nrf_open_pipe+0x20>
 8000e3e:	2bff      	cmp	r3, #255	; 0xff
 8000e40:	d038      	beq.n	8000eb4 <hal_nrf_open_pipe+0x90>
      else
        hal_nrf_write_reg(EN_AA, 0);
      break;

    default:
      break;
 8000e42:	e048      	b.n	8000ed6 <hal_nrf_open_pipe+0xb2>
      hal_nrf_write_reg(EN_RXADDR, hal_nrf_read_reg(EN_RXADDR) | SET_BIT_DEFINE(pipe_num));
 8000e44:	2002      	movs	r0, #2
 8000e46:	f000 fa71 	bl	800132c <hal_nrf_read_reg>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	79fb      	ldrb	r3, [r7, #7]
 8000e50:	2201      	movs	r2, #1
 8000e52:	fa02 f303 	lsl.w	r3, r2, r3
 8000e56:	b2db      	uxtb	r3, r3
 8000e58:	430b      	orrs	r3, r1
 8000e5a:	b2db      	uxtb	r3, r3
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	2002      	movs	r0, #2
 8000e60:	f000 fa84 	bl	800136c <hal_nrf_write_reg>
      if(auto_ack)
 8000e64:	79bb      	ldrb	r3, [r7, #6]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d010      	beq.n	8000e8c <hal_nrf_open_pipe+0x68>
        hal_nrf_write_reg(EN_AA, hal_nrf_read_reg(EN_AA) | SET_BIT_DEFINE(pipe_num));
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	f000 fa5e 	bl	800132c <hal_nrf_read_reg>
 8000e70:	4603      	mov	r3, r0
 8000e72:	4619      	mov	r1, r3
 8000e74:	79fb      	ldrb	r3, [r7, #7]
 8000e76:	2201      	movs	r2, #1
 8000e78:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7c:	b2db      	uxtb	r3, r3
 8000e7e:	430b      	orrs	r3, r1
 8000e80:	b2db      	uxtb	r3, r3
 8000e82:	4619      	mov	r1, r3
 8000e84:	2001      	movs	r0, #1
 8000e86:	f000 fa71 	bl	800136c <hal_nrf_write_reg>
      break;
 8000e8a:	e025      	b.n	8000ed8 <hal_nrf_open_pipe+0xb4>
        hal_nrf_write_reg(EN_AA, hal_nrf_read_reg(EN_AA) & ~SET_BIT_DEFINE(pipe_num));
 8000e8c:	2001      	movs	r0, #1
 8000e8e:	f000 fa4d 	bl	800132c <hal_nrf_read_reg>
 8000e92:	4603      	mov	r3, r0
 8000e94:	b25a      	sxtb	r2, r3
 8000e96:	79fb      	ldrb	r3, [r7, #7]
 8000e98:	2101      	movs	r1, #1
 8000e9a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e9e:	b25b      	sxtb	r3, r3
 8000ea0:	43db      	mvns	r3, r3
 8000ea2:	b25b      	sxtb	r3, r3
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	b25b      	sxtb	r3, r3
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	4619      	mov	r1, r3
 8000eac:	2001      	movs	r0, #1
 8000eae:	f000 fa5d 	bl	800136c <hal_nrf_write_reg>
      break;
 8000eb2:	e011      	b.n	8000ed8 <hal_nrf_open_pipe+0xb4>
        hal_nrf_write_reg(EN_RXADDR,  0x3F);//~(BIT_7|BIT_6));
 8000eb4:	213f      	movs	r1, #63	; 0x3f
 8000eb6:	2002      	movs	r0, #2
 8000eb8:	f000 fa58 	bl	800136c <hal_nrf_write_reg>
     if(auto_ack)
 8000ebc:	79bb      	ldrb	r3, [r7, #6]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d004      	beq.n	8000ecc <hal_nrf_open_pipe+0xa8>
        hal_nrf_write_reg(EN_AA, 0x3F);//~(BIT_7|BIT_6));
 8000ec2:	213f      	movs	r1, #63	; 0x3f
 8000ec4:	2001      	movs	r0, #1
 8000ec6:	f000 fa51 	bl	800136c <hal_nrf_write_reg>
      break;
 8000eca:	e005      	b.n	8000ed8 <hal_nrf_open_pipe+0xb4>
        hal_nrf_write_reg(EN_AA, 0);
 8000ecc:	2100      	movs	r1, #0
 8000ece:	2001      	movs	r0, #1
 8000ed0:	f000 fa4c 	bl	800136c <hal_nrf_write_reg>
      break;
 8000ed4:	e000      	b.n	8000ed8 <hal_nrf_open_pipe+0xb4>
      break;
 8000ed6:	bf00      	nop
  }
}
 8000ed8:	bf00      	nop
 8000eda:	3708      	adds	r7, #8
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}

08000ee0 <hal_nrf_close_pipe>:

void hal_nrf_close_pipe(hal_nrf_address_t pipe_num)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	71fb      	strb	r3, [r7, #7]
  switch(pipe_num)
 8000eea:	79fb      	ldrb	r3, [r7, #7]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	db34      	blt.n	8000f5a <hal_nrf_close_pipe+0x7a>
 8000ef0:	2b05      	cmp	r3, #5
 8000ef2:	dd02      	ble.n	8000efa <hal_nrf_close_pipe+0x1a>
 8000ef4:	2bff      	cmp	r3, #255	; 0xff
 8000ef6:	d027      	beq.n	8000f48 <hal_nrf_close_pipe+0x68>
      hal_nrf_write_reg(EN_RXADDR, 0);
      hal_nrf_write_reg(EN_AA, 0);
      break;

    default:
      break;
 8000ef8:	e02f      	b.n	8000f5a <hal_nrf_close_pipe+0x7a>
      hal_nrf_write_reg(EN_RXADDR, hal_nrf_read_reg(EN_RXADDR) & ~SET_BIT_DEFINE(pipe_num));
 8000efa:	2002      	movs	r0, #2
 8000efc:	f000 fa16 	bl	800132c <hal_nrf_read_reg>
 8000f00:	4603      	mov	r3, r0
 8000f02:	b25a      	sxtb	r2, r3
 8000f04:	79fb      	ldrb	r3, [r7, #7]
 8000f06:	2101      	movs	r1, #1
 8000f08:	fa01 f303 	lsl.w	r3, r1, r3
 8000f0c:	b25b      	sxtb	r3, r3
 8000f0e:	43db      	mvns	r3, r3
 8000f10:	b25b      	sxtb	r3, r3
 8000f12:	4013      	ands	r3, r2
 8000f14:	b25b      	sxtb	r3, r3
 8000f16:	b2db      	uxtb	r3, r3
 8000f18:	4619      	mov	r1, r3
 8000f1a:	2002      	movs	r0, #2
 8000f1c:	f000 fa26 	bl	800136c <hal_nrf_write_reg>
      hal_nrf_write_reg(EN_AA, hal_nrf_read_reg(EN_AA) & ~SET_BIT_DEFINE(pipe_num));
 8000f20:	2001      	movs	r0, #1
 8000f22:	f000 fa03 	bl	800132c <hal_nrf_read_reg>
 8000f26:	4603      	mov	r3, r0
 8000f28:	b25a      	sxtb	r2, r3
 8000f2a:	79fb      	ldrb	r3, [r7, #7]
 8000f2c:	2101      	movs	r1, #1
 8000f2e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f32:	b25b      	sxtb	r3, r3
 8000f34:	43db      	mvns	r3, r3
 8000f36:	b25b      	sxtb	r3, r3
 8000f38:	4013      	ands	r3, r2
 8000f3a:	b25b      	sxtb	r3, r3
 8000f3c:	b2db      	uxtb	r3, r3
 8000f3e:	4619      	mov	r1, r3
 8000f40:	2001      	movs	r0, #1
 8000f42:	f000 fa13 	bl	800136c <hal_nrf_write_reg>
      break;
 8000f46:	e009      	b.n	8000f5c <hal_nrf_close_pipe+0x7c>
      hal_nrf_write_reg(EN_RXADDR, 0);
 8000f48:	2100      	movs	r1, #0
 8000f4a:	2002      	movs	r0, #2
 8000f4c:	f000 fa0e 	bl	800136c <hal_nrf_write_reg>
      hal_nrf_write_reg(EN_AA, 0);
 8000f50:	2100      	movs	r1, #0
 8000f52:	2001      	movs	r0, #1
 8000f54:	f000 fa0a 	bl	800136c <hal_nrf_write_reg>
      break;
 8000f58:	e000      	b.n	8000f5c <hal_nrf_close_pipe+0x7c>
      break;
 8000f5a:	bf00      	nop
  }
}
 8000f5c:	bf00      	nop
 8000f5e:	3708      	adds	r7, #8
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}

08000f64 <hal_nrf_set_address>:

void hal_nrf_set_address(hal_nrf_address_t address, uint8_t *addr)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	6039      	str	r1, [r7, #0]
 8000f6e:	71fb      	strb	r3, [r7, #7]
  switch(address)
 8000f70:	79fb      	ldrb	r3, [r7, #7]
 8000f72:	2b06      	cmp	r3, #6
 8000f74:	d821      	bhi.n	8000fba <hal_nrf_set_address+0x56>
 8000f76:	a201      	add	r2, pc, #4	; (adr r2, 8000f7c <hal_nrf_set_address+0x18>)
 8000f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f7c:	08000f99 	.word	0x08000f99
 8000f80:	08000f99 	.word	0x08000f99
 8000f84:	08000fa7 	.word	0x08000fa7
 8000f88:	08000fa7 	.word	0x08000fa7
 8000f8c:	08000fa7 	.word	0x08000fa7
 8000f90:	08000fa7 	.word	0x08000fa7
 8000f94:	08000f99 	.word	0x08000f99
  {
    case HAL_NRF_TX:
    case HAL_NRF_PIPE0:
    case HAL_NRF_PIPE1:
      hal_nrf_write_multibyte_reg((uint8_t) address, addr, 0);
 8000f98:	79fb      	ldrb	r3, [r7, #7]
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	6839      	ldr	r1, [r7, #0]
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f000 fa9e 	bl	80014e0 <hal_nrf_write_multibyte_reg>
      break;
 8000fa4:	e00a      	b.n	8000fbc <hal_nrf_set_address+0x58>

    case HAL_NRF_PIPE2:
    case HAL_NRF_PIPE3:
    case HAL_NRF_PIPE4:
    case HAL_NRF_PIPE5:
      hal_nrf_write_reg(RX_ADDR_P0 + (uint8_t) address, *addr);
 8000fa6:	79fb      	ldrb	r3, [r7, #7]
 8000fa8:	330a      	adds	r3, #10
 8000faa:	b2da      	uxtb	r2, r3
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	4610      	mov	r0, r2
 8000fb4:	f000 f9da 	bl	800136c <hal_nrf_write_reg>
      break;
 8000fb8:	e000      	b.n	8000fbc <hal_nrf_set_address+0x58>

    default:
      break;
 8000fba:	bf00      	nop
  }
}
 8000fbc:	bf00      	nop
 8000fbe:	3708      	adds	r7, #8
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}

08000fc4 <hal_nrf_set_auto_retr>:

void hal_nrf_set_auto_retr(uint8_t retr, uint16_t delay)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	4603      	mov	r3, r0
 8000fcc:	460a      	mov	r2, r1
 8000fce:	71fb      	strb	r3, [r7, #7]
 8000fd0:	4613      	mov	r3, r2
 8000fd2:	80bb      	strh	r3, [r7, #4]
  hal_nrf_write_reg(SETUP_RETR, (((delay/250)-1)<<4) | retr);
 8000fd4:	88bb      	ldrh	r3, [r7, #4]
 8000fd6:	4a0a      	ldr	r2, [pc, #40]	; (8001000 <hal_nrf_set_auto_retr+0x3c>)
 8000fd8:	fba2 2303 	umull	r2, r3, r2, r3
 8000fdc:	091b      	lsrs	r3, r3, #4
 8000fde:	b29b      	uxth	r3, r3
 8000fe0:	3b01      	subs	r3, #1
 8000fe2:	011b      	lsls	r3, r3, #4
 8000fe4:	b25a      	sxtb	r2, r3
 8000fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fea:	4313      	orrs	r3, r2
 8000fec:	b25b      	sxtb	r3, r3
 8000fee:	b2db      	uxtb	r3, r3
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	2004      	movs	r0, #4
 8000ff4:	f000 f9ba 	bl	800136c <hal_nrf_write_reg>
}
 8000ff8:	bf00      	nop
 8000ffa:	3708      	adds	r7, #8
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	10624dd3 	.word	0x10624dd3

08001004 <hal_nrf_set_address_width>:

void hal_nrf_set_address_width(hal_nrf_address_width_t address_width)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	71fb      	strb	r3, [r7, #7]
  hal_nrf_write_reg(SETUP_AW, (UINT8(address_width) - 2));
 800100e:	79fb      	ldrb	r3, [r7, #7]
 8001010:	3b02      	subs	r3, #2
 8001012:	b2db      	uxtb	r3, r3
 8001014:	4619      	mov	r1, r3
 8001016:	2003      	movs	r0, #3
 8001018:	f000 f9a8 	bl	800136c <hal_nrf_write_reg>
}
 800101c:	bf00      	nop
 800101e:	3708      	adds	r7, #8
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}

08001024 <hal_nrf_set_rx_pload_width>:

void hal_nrf_set_rx_pload_width(uint8_t pipe_num, uint8_t pload_width)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	4603      	mov	r3, r0
 800102c:	460a      	mov	r2, r1
 800102e:	71fb      	strb	r3, [r7, #7]
 8001030:	4613      	mov	r3, r2
 8001032:	71bb      	strb	r3, [r7, #6]
  hal_nrf_write_reg(RX_PW_P0 + pipe_num, pload_width);
 8001034:	79fb      	ldrb	r3, [r7, #7]
 8001036:	3311      	adds	r3, #17
 8001038:	b2db      	uxtb	r3, r3
 800103a:	79ba      	ldrb	r2, [r7, #6]
 800103c:	4611      	mov	r1, r2
 800103e:	4618      	mov	r0, r3
 8001040:	f000 f994 	bl	800136c <hal_nrf_write_reg>
}
 8001044:	bf00      	nop
 8001046:	3708      	adds	r7, #8
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}

0800104c <hal_nrf_get_address_width>:
{
  return (hal_nrf_read_reg(OBSERVE_TX) & (BIT_7|BIT_6|BIT_5|BIT_4)) >> 4;
}

uint8_t hal_nrf_get_address_width(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
  return (hal_nrf_read_reg(SETUP_AW) + 2);
 8001050:	2003      	movs	r0, #3
 8001052:	f000 f96b 	bl	800132c <hal_nrf_read_reg>
 8001056:	4603      	mov	r3, r0
 8001058:	3302      	adds	r3, #2
 800105a:	b2db      	uxtb	r3, r3
}
 800105c:	4618      	mov	r0, r3
 800105e:	bd80      	pop	{r7, pc}

08001060 <hal_nrf_set_operation_mode>:
{
  return hal_nrf_read_reg(RX_PW_P0 + pipe_num);
}

void hal_nrf_set_operation_mode(hal_nrf_operation_mode_t op_mode)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	4603      	mov	r3, r0
 8001068:	71fb      	strb	r3, [r7, #7]
  if(op_mode == HAL_NRF_PRX)
 800106a:	79fb      	ldrb	r3, [r7, #7]
 800106c:	2b01      	cmp	r3, #1
 800106e:	d10b      	bne.n	8001088 <hal_nrf_set_operation_mode+0x28>
  {
    hal_nrf_write_reg(CONFIG, (hal_nrf_read_reg(CONFIG) | (1<<PRIM_RX)));
 8001070:	2000      	movs	r0, #0
 8001072:	f000 f95b 	bl	800132c <hal_nrf_read_reg>
 8001076:	4603      	mov	r3, r0
 8001078:	f043 0301 	orr.w	r3, r3, #1
 800107c:	b2db      	uxtb	r3, r3
 800107e:	4619      	mov	r1, r3
 8001080:	2000      	movs	r0, #0
 8001082:	f000 f973 	bl	800136c <hal_nrf_write_reg>
  }
  else
  {
    hal_nrf_write_reg(CONFIG, (hal_nrf_read_reg(CONFIG) & ~(1<<PRIM_RX)));
  }
}
 8001086:	e00a      	b.n	800109e <hal_nrf_set_operation_mode+0x3e>
    hal_nrf_write_reg(CONFIG, (hal_nrf_read_reg(CONFIG) & ~(1<<PRIM_RX)));
 8001088:	2000      	movs	r0, #0
 800108a:	f000 f94f 	bl	800132c <hal_nrf_read_reg>
 800108e:	4603      	mov	r3, r0
 8001090:	f023 0301 	bic.w	r3, r3, #1
 8001094:	b2db      	uxtb	r3, r3
 8001096:	4619      	mov	r1, r3
 8001098:	2000      	movs	r0, #0
 800109a:	f000 f967 	bl	800136c <hal_nrf_write_reg>
}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <hal_nrf_set_power_mode>:

void hal_nrf_set_power_mode(hal_nrf_pwr_mode_t pwr_mode)
{
 80010a6:	b580      	push	{r7, lr}
 80010a8:	b082      	sub	sp, #8
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	4603      	mov	r3, r0
 80010ae:	71fb      	strb	r3, [r7, #7]
  if(pwr_mode == HAL_NRF_PWR_UP)
 80010b0:	79fb      	ldrb	r3, [r7, #7]
 80010b2:	2b01      	cmp	r3, #1
 80010b4:	d10b      	bne.n	80010ce <hal_nrf_set_power_mode+0x28>
  {
    hal_nrf_write_reg(CONFIG, (hal_nrf_read_reg(CONFIG) | (1<<PWR_UP)));
 80010b6:	2000      	movs	r0, #0
 80010b8:	f000 f938 	bl	800132c <hal_nrf_read_reg>
 80010bc:	4603      	mov	r3, r0
 80010be:	f043 0302 	orr.w	r3, r3, #2
 80010c2:	b2db      	uxtb	r3, r3
 80010c4:	4619      	mov	r1, r3
 80010c6:	2000      	movs	r0, #0
 80010c8:	f000 f950 	bl	800136c <hal_nrf_write_reg>
  }
  else
  {
    hal_nrf_write_reg(CONFIG, (hal_nrf_read_reg(CONFIG) & ~(1<<PWR_UP)));
  }
}
 80010cc:	e00a      	b.n	80010e4 <hal_nrf_set_power_mode+0x3e>
    hal_nrf_write_reg(CONFIG, (hal_nrf_read_reg(CONFIG) & ~(1<<PWR_UP)));
 80010ce:	2000      	movs	r0, #0
 80010d0:	f000 f92c 	bl	800132c <hal_nrf_read_reg>
 80010d4:	4603      	mov	r3, r0
 80010d6:	f023 0302 	bic.w	r3, r3, #2
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	4619      	mov	r1, r3
 80010de:	2000      	movs	r0, #0
 80010e0:	f000 f944 	bl	800136c <hal_nrf_write_reg>
}
 80010e4:	bf00      	nop
 80010e6:	3708      	adds	r7, #8
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}

080010ec <hal_nrf_set_rf_channel>:

void hal_nrf_set_rf_channel(uint8_t channel)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	4603      	mov	r3, r0
 80010f4:	71fb      	strb	r3, [r7, #7]
  hal_nrf_write_reg(RF_CH, channel);
 80010f6:	79fb      	ldrb	r3, [r7, #7]
 80010f8:	4619      	mov	r1, r3
 80010fa:	2005      	movs	r0, #5
 80010fc:	f000 f936 	bl	800136c <hal_nrf_write_reg>
}
 8001100:	bf00      	nop
 8001102:	3708      	adds	r7, #8
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}

08001108 <hal_nrf_set_output_power>:

void hal_nrf_set_output_power(hal_nrf_output_power_t power)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	4603      	mov	r3, r0
 8001110:	71fb      	strb	r3, [r7, #7]
  hal_nrf_write_reg(RF_SETUP, (hal_nrf_read_reg(RF_SETUP) & ~((1<<RF_PWR1)|(1<<RF_PWR0))) | (UINT8(power)<<1));
 8001112:	2006      	movs	r0, #6
 8001114:	f000 f90a 	bl	800132c <hal_nrf_read_reg>
 8001118:	4603      	mov	r3, r0
 800111a:	b25b      	sxtb	r3, r3
 800111c:	f023 0306 	bic.w	r3, r3, #6
 8001120:	b25a      	sxtb	r2, r3
 8001122:	79fb      	ldrb	r3, [r7, #7]
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	b25b      	sxtb	r3, r3
 8001128:	4313      	orrs	r3, r2
 800112a:	b25b      	sxtb	r3, r3
 800112c:	b2db      	uxtb	r3, r3
 800112e:	4619      	mov	r1, r3
 8001130:	2006      	movs	r0, #6
 8001132:	f000 f91b 	bl	800136c <hal_nrf_write_reg>
}
 8001136:	bf00      	nop
 8001138:	3708      	adds	r7, #8
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}

0800113e <hal_nrf_set_datarate>:

void hal_nrf_set_datarate(hal_nrf_datarate_t datarate)
{
 800113e:	b580      	push	{r7, lr}
 8001140:	b084      	sub	sp, #16
 8001142:	af00      	add	r7, sp, #0
 8001144:	4603      	mov	r3, r0
 8001146:	71fb      	strb	r3, [r7, #7]
  if(datarate == HAL_NRF_1MBPS)
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	2b01      	cmp	r3, #1
 800114c:	d10b      	bne.n	8001166 <hal_nrf_set_datarate+0x28>
  {
    hal_nrf_write_reg(RF_SETUP, (hal_nrf_read_reg(RF_SETUP) & ~(1<<RF_DR)));
 800114e:	2006      	movs	r0, #6
 8001150:	f000 f8ec 	bl	800132c <hal_nrf_read_reg>
 8001154:	4603      	mov	r3, r0
 8001156:	f023 0308 	bic.w	r3, r3, #8
 800115a:	b2db      	uxtb	r3, r3
 800115c:	4619      	mov	r1, r3
 800115e:	2006      	movs	r0, #6
 8001160:	f000 f904 	bl	800136c <hal_nrf_write_reg>
    }
  else
  {
    hal_nrf_write_reg(RF_SETUP, (hal_nrf_read_reg(RF_SETUP) | (1<<RF_DR)));
  }
}
 8001164:	e020      	b.n	80011a8 <hal_nrf_set_datarate+0x6a>
  else if(datarate == HAL_NRF_250KBPS)
 8001166:	79fb      	ldrb	r3, [r7, #7]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d112      	bne.n	8001192 <hal_nrf_set_datarate+0x54>
  	  uint8_t temp = hal_nrf_read_reg(RF_SETUP);
 800116c:	2006      	movs	r0, #6
 800116e:	f000 f8dd 	bl	800132c <hal_nrf_read_reg>
 8001172:	4603      	mov	r3, r0
 8001174:	73fb      	strb	r3, [r7, #15]
  	  temp &= ~0x28;
 8001176:	7bfb      	ldrb	r3, [r7, #15]
 8001178:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 800117c:	73fb      	strb	r3, [r7, #15]
  	  temp |= 1<<5;
 800117e:	7bfb      	ldrb	r3, [r7, #15]
 8001180:	f043 0320 	orr.w	r3, r3, #32
 8001184:	73fb      	strb	r3, [r7, #15]
       hal_nrf_write_reg(RF_SETUP, temp);
 8001186:	7bfb      	ldrb	r3, [r7, #15]
 8001188:	4619      	mov	r1, r3
 800118a:	2006      	movs	r0, #6
 800118c:	f000 f8ee 	bl	800136c <hal_nrf_write_reg>
}
 8001190:	e00a      	b.n	80011a8 <hal_nrf_set_datarate+0x6a>
    hal_nrf_write_reg(RF_SETUP, (hal_nrf_read_reg(RF_SETUP) | (1<<RF_DR)));
 8001192:	2006      	movs	r0, #6
 8001194:	f000 f8ca 	bl	800132c <hal_nrf_read_reg>
 8001198:	4603      	mov	r3, r0
 800119a:	f043 0308 	orr.w	r3, r3, #8
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	4619      	mov	r1, r3
 80011a2:	2006      	movs	r0, #6
 80011a4:	f000 f8e2 	bl	800136c <hal_nrf_write_reg>
}
 80011a8:	bf00      	nop
 80011aa:	3710      	adds	r7, #16
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}

080011b0 <hal_nrf_rx_fifo_empty>:
{
  return (hal_nrf_read_reg(RF_SETUP) & (1<<RF_DR)) >> RF_DR;
}

bool hal_nrf_rx_fifo_empty(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
 if(hal_nrf_get_rx_data_source()==7)
 80011b4:	f000 f890 	bl	80012d8 <hal_nrf_get_rx_data_source>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b07      	cmp	r3, #7
 80011bc:	d101      	bne.n	80011c2 <hal_nrf_rx_fifo_empty+0x12>
  {
    return true;
 80011be:	2301      	movs	r3, #1
 80011c0:	e000      	b.n	80011c4 <hal_nrf_rx_fifo_empty+0x14>
  }
  else
  {
    return false;
 80011c2:	2300      	movs	r3, #0
  }
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	bd80      	pop	{r7, pc}

080011c8 <hal_nrf_write_tx_pload>:
{
  return hal_nrf_read_reg(CD) & 1;
}

void hal_nrf_write_tx_pload(uint8_t *tx_pload, uint8_t length)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
 80011d0:	460b      	mov	r3, r1
 80011d2:	70fb      	strb	r3, [r7, #3]
  hal_nrf_write_multibyte_reg(UINT8(HAL_NRF_TX_PLOAD), tx_pload, length);
 80011d4:	78fb      	ldrb	r3, [r7, #3]
 80011d6:	461a      	mov	r2, r3
 80011d8:	6879      	ldr	r1, [r7, #4]
 80011da:	2007      	movs	r0, #7
 80011dc:	f000 f980 	bl	80014e0 <hal_nrf_write_multibyte_reg>
}
 80011e0:	bf00      	nop
 80011e2:	3708      	adds	r7, #8
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}

080011e8 <hal_nrf_setup_dyn_pl>:

void hal_nrf_setup_dyn_pl(uint8_t setup)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4603      	mov	r3, r0
 80011f0:	71fb      	strb	r3, [r7, #7]
  hal_nrf_write_reg(DYNPD, setup & ~0xC0);
 80011f2:	79fb      	ldrb	r3, [r7, #7]
 80011f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80011f8:	b2db      	uxtb	r3, r3
 80011fa:	4619      	mov	r1, r3
 80011fc:	201c      	movs	r0, #28
 80011fe:	f000 f8b5 	bl	800136c <hal_nrf_write_reg>
}
 8001202:	bf00      	nop
 8001204:	3708      	adds	r7, #8
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}

0800120a <hal_nrf_enable_dynamic_pl>:

void hal_nrf_enable_dynamic_pl(void)
{
 800120a:	b580      	push	{r7, lr}
 800120c:	af00      	add	r7, sp, #0
  hal_nrf_write_reg(FEATURE, (hal_nrf_read_reg(FEATURE) | 0x04));
 800120e:	201d      	movs	r0, #29
 8001210:	f000 f88c 	bl	800132c <hal_nrf_read_reg>
 8001214:	4603      	mov	r3, r0
 8001216:	f043 0304 	orr.w	r3, r3, #4
 800121a:	b2db      	uxtb	r3, r3
 800121c:	4619      	mov	r1, r3
 800121e:	201d      	movs	r0, #29
 8001220:	f000 f8a4 	bl	800136c <hal_nrf_write_reg>
}
 8001224:	bf00      	nop
 8001226:	bd80      	pop	{r7, pc}

08001228 <hal_nrf_enable_ack_pl>:
{
  hal_nrf_write_reg(FEATURE, (hal_nrf_read_reg(FEATURE) & ~0x04));
}

void hal_nrf_enable_ack_pl(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0
  hal_nrf_write_reg(FEATURE, (hal_nrf_read_reg(FEATURE) | 0x02));
 800122c:	201d      	movs	r0, #29
 800122e:	f000 f87d 	bl	800132c <hal_nrf_read_reg>
 8001232:	4603      	mov	r3, r0
 8001234:	f043 0302 	orr.w	r3, r3, #2
 8001238:	b2db      	uxtb	r3, r3
 800123a:	4619      	mov	r1, r3
 800123c:	201d      	movs	r0, #29
 800123e:	f000 f895 	bl	800136c <hal_nrf_write_reg>
}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
	...

08001248 <hal_nrf_write_ack_pload>:
{
  hal_nrf_write_reg(FEATURE, (hal_nrf_read_reg(FEATURE) & ~0x01));
}

void hal_nrf_write_ack_pload(uint8_t pipe, uint8_t *tx_pload, uint8_t length)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	4603      	mov	r3, r0
 8001250:	6039      	str	r1, [r7, #0]
 8001252:	71fb      	strb	r3, [r7, #7]
 8001254:	4613      	mov	r3, r2
 8001256:	71bb      	strb	r3, [r7, #6]
	NRF24_CSN_LOW();
 8001258:	2200      	movs	r2, #0
 800125a:	2104      	movs	r1, #4
 800125c:	480f      	ldr	r0, [pc, #60]	; (800129c <hal_nrf_write_ack_pload+0x54>)
 800125e:	f7ff f949 	bl	80004f4 <GPIO_WriteBit>
	hal_nrf_rw(WR_ACK_PLOAD | pipe);
 8001262:	79fb      	ldrb	r3, [r7, #7]
 8001264:	f063 0357 	orn	r3, r3, #87	; 0x57
 8001268:	b2db      	uxtb	r3, r3
 800126a:	4618      	mov	r0, r3
 800126c:	f000 fec0 	bl	8001ff0 <hal_nrf_rw>
	while(length--)
 8001270:	e006      	b.n	8001280 <hal_nrf_write_ack_pload+0x38>
	{
		hal_nrf_rw(*tx_pload++);
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	1c5a      	adds	r2, r3, #1
 8001276:	603a      	str	r2, [r7, #0]
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	4618      	mov	r0, r3
 800127c:	f000 feb8 	bl	8001ff0 <hal_nrf_rw>
	while(length--)
 8001280:	79bb      	ldrb	r3, [r7, #6]
 8001282:	1e5a      	subs	r2, r3, #1
 8001284:	71ba      	strb	r2, [r7, #6]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d1f3      	bne.n	8001272 <hal_nrf_write_ack_pload+0x2a>
	}
	NRF24_CSN_HIGH();
 800128a:	2201      	movs	r2, #1
 800128c:	2104      	movs	r1, #4
 800128e:	4803      	ldr	r0, [pc, #12]	; (800129c <hal_nrf_write_ack_pload+0x54>)
 8001290:	f7ff f930 	bl	80004f4 <GPIO_WriteBit>
}
 8001294:	bf00      	nop
 8001296:	3708      	adds	r7, #8
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	40021000 	.word	0x40021000

080012a0 <hal_nrf_read_rx_pl_w>:

uint8_t hal_nrf_read_rx_pl_w()
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
  uint8_t temp;
  NRF24_CSN_LOW();
 80012a6:	2200      	movs	r2, #0
 80012a8:	2104      	movs	r1, #4
 80012aa:	480a      	ldr	r0, [pc, #40]	; (80012d4 <hal_nrf_read_rx_pl_w+0x34>)
 80012ac:	f7ff f922 	bl	80004f4 <GPIO_WriteBit>
  hal_nrf_rw(RD_RX_PLOAD_W);
 80012b0:	2060      	movs	r0, #96	; 0x60
 80012b2:	f000 fe9d 	bl	8001ff0 <hal_nrf_rw>
  temp = hal_nrf_rw(0);
 80012b6:	2000      	movs	r0, #0
 80012b8:	f000 fe9a 	bl	8001ff0 <hal_nrf_rw>
 80012bc:	4603      	mov	r3, r0
 80012be:	71fb      	strb	r3, [r7, #7]
  NRF24_CSN_HIGH();
 80012c0:	2201      	movs	r2, #1
 80012c2:	2104      	movs	r1, #4
 80012c4:	4803      	ldr	r0, [pc, #12]	; (80012d4 <hal_nrf_read_rx_pl_w+0x34>)
 80012c6:	f7ff f915 	bl	80004f4 <GPIO_WriteBit>
  return temp;
 80012ca:	79fb      	ldrb	r3, [r7, #7]
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	3708      	adds	r7, #8
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	40021000 	.word	0x40021000

080012d8 <hal_nrf_get_rx_data_source>:


}

uint8_t hal_nrf_get_rx_data_source(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
	return ((hal_nrf_nop() & (BIT_3|BIT_2|BIT_1)) >> 1);
 80012dc:	f000 f81d 	bl	800131a <hal_nrf_nop>
 80012e0:	4603      	mov	r3, r0
 80012e2:	105b      	asrs	r3, r3, #1
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	f003 0307 	and.w	r3, r3, #7
 80012ea:	b2db      	uxtb	r3, r3
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <hal_nrf_read_rx_pload>:

// Fixed: returns length==0 and pipe==7 means FIFO empty

uint16_t hal_nrf_read_rx_pload(uint8_t *rx_pload)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  return hal_nrf_read_multibyte_reg(UINT8(HAL_NRF_RX_PLOAD), rx_pload);
 80012f8:	6879      	ldr	r1, [r7, #4]
 80012fa:	2008      	movs	r0, #8
 80012fc:	f000 f87e 	bl	80013fc <hal_nrf_read_multibyte_reg>
 8001300:	4603      	mov	r3, r0
}
 8001302:	4618      	mov	r0, r3
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}

0800130a <hal_nrf_flush_tx>:
{
  hal_nrf_write_reg(FLUSH_RX, 0);
}

void hal_nrf_flush_tx(void)
{
 800130a:	b580      	push	{r7, lr}
 800130c:	af00      	add	r7, sp, #0
  hal_nrf_write_reg(FLUSH_TX, 0);
 800130e:	2100      	movs	r1, #0
 8001310:	20e1      	movs	r0, #225	; 0xe1
 8001312:	f000 f82b 	bl	800136c <hal_nrf_write_reg>
}
 8001316:	bf00      	nop
 8001318:	bd80      	pop	{r7, pc}

0800131a <hal_nrf_nop>:

uint8_t hal_nrf_nop(void)
{
 800131a:	b580      	push	{r7, lr}
 800131c:	af00      	add	r7, sp, #0
  return hal_nrf_write_reg(NOP,0);
 800131e:	2100      	movs	r1, #0
 8001320:	20ff      	movs	r0, #255	; 0xff
 8001322:	f000 f823 	bl	800136c <hal_nrf_write_reg>
 8001326:	4603      	mov	r3, r0
}
 8001328:	4618      	mov	r0, r3
 800132a:	bd80      	pop	{r7, pc}

0800132c <hal_nrf_read_reg>:
{
  return (hal_nrf_lna_mode_t) ( (hal_nrf_read_reg(RF_SETUP) & (1<<LNA_HCURR)) >> LNA_HCURR );
}

uint8_t hal_nrf_read_reg(uint8_t reg)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
 8001332:	4603      	mov	r3, r0
 8001334:	71fb      	strb	r3, [r7, #7]
	uint8_t temp;
	NRF24_CSN_LOW();
 8001336:	2200      	movs	r2, #0
 8001338:	2104      	movs	r1, #4
 800133a:	480b      	ldr	r0, [pc, #44]	; (8001368 <hal_nrf_read_reg+0x3c>)
 800133c:	f7ff f8da 	bl	80004f4 <GPIO_WriteBit>
	hal_nrf_rw(reg);
 8001340:	79fb      	ldrb	r3, [r7, #7]
 8001342:	4618      	mov	r0, r3
 8001344:	f000 fe54 	bl	8001ff0 <hal_nrf_rw>
	temp = hal_nrf_rw(0);
 8001348:	2000      	movs	r0, #0
 800134a:	f000 fe51 	bl	8001ff0 <hal_nrf_rw>
 800134e:	4603      	mov	r3, r0
 8001350:	73fb      	strb	r3, [r7, #15]
	NRF24_CSN_HIGH();
 8001352:	2201      	movs	r2, #1
 8001354:	2104      	movs	r1, #4
 8001356:	4804      	ldr	r0, [pc, #16]	; (8001368 <hal_nrf_read_reg+0x3c>)
 8001358:	f7ff f8cc 	bl	80004f4 <GPIO_WriteBit>
	return temp;
 800135c:	7bfb      	ldrb	r3, [r7, #15]
}
 800135e:	4618      	mov	r0, r3
 8001360:	3710      	adds	r7, #16
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	40021000 	.word	0x40021000

0800136c <hal_nrf_write_reg>:

uint8_t hal_nrf_write_reg(uint8_t reg, uint8_t value)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af00      	add	r7, sp, #0
 8001372:	4603      	mov	r3, r0
 8001374:	460a      	mov	r2, r1
 8001376:	71fb      	strb	r3, [r7, #7]
 8001378:	4613      	mov	r3, r2
 800137a:	71bb      	strb	r3, [r7, #6]
	uint8_t retval;
	NRF24_CSN_LOW();
 800137c:	2200      	movs	r2, #0
 800137e:	2104      	movs	r1, #4
 8001380:	481d      	ldr	r0, [pc, #116]	; (80013f8 <hal_nrf_write_reg+0x8c>)
 8001382:	f7ff f8b7 	bl	80004f4 <GPIO_WriteBit>
	if (reg < WRITE_REGISTER)   // i.e. this is a register access
 8001386:	79fb      	ldrb	r3, [r7, #7]
 8001388:	2b1f      	cmp	r3, #31
 800138a:	d80d      	bhi.n	80013a8 <hal_nrf_write_reg+0x3c>
	{
		retval = hal_nrf_rw(WRITE_REGISTER | reg);
 800138c:	79fb      	ldrb	r3, [r7, #7]
 800138e:	f043 0320 	orr.w	r3, r3, #32
 8001392:	b2db      	uxtb	r3, r3
 8001394:	4618      	mov	r0, r3
 8001396:	f000 fe2b 	bl	8001ff0 <hal_nrf_rw>
 800139a:	4603      	mov	r3, r0
 800139c:	73fb      	strb	r3, [r7, #15]
		hal_nrf_rw(value);
 800139e:	79bb      	ldrb	r3, [r7, #6]
 80013a0:	4618      	mov	r0, r3
 80013a2:	f000 fe25 	bl	8001ff0 <hal_nrf_rw>
 80013a6:	e01c      	b.n	80013e2 <hal_nrf_write_reg+0x76>
	}
	else            // single byte cmd OR future command/register access
	{
		if (!(reg == FLUSH_TX) && !(reg == FLUSH_RX) && !(reg == REUSE_TX_PL)
 80013a8:	79fb      	ldrb	r3, [r7, #7]
 80013aa:	2be1      	cmp	r3, #225	; 0xe1
 80013ac:	d013      	beq.n	80013d6 <hal_nrf_write_reg+0x6a>
 80013ae:	79fb      	ldrb	r3, [r7, #7]
 80013b0:	2be2      	cmp	r3, #226	; 0xe2
 80013b2:	d010      	beq.n	80013d6 <hal_nrf_write_reg+0x6a>
 80013b4:	79fb      	ldrb	r3, [r7, #7]
 80013b6:	2be3      	cmp	r3, #227	; 0xe3
 80013b8:	d00d      	beq.n	80013d6 <hal_nrf_write_reg+0x6a>
				&& !(reg == NOP)) {
 80013ba:	79fb      	ldrb	r3, [r7, #7]
 80013bc:	2bff      	cmp	r3, #255	; 0xff
 80013be:	d00a      	beq.n	80013d6 <hal_nrf_write_reg+0x6a>
			retval = hal_nrf_rw(reg);
 80013c0:	79fb      	ldrb	r3, [r7, #7]
 80013c2:	4618      	mov	r0, r3
 80013c4:	f000 fe14 	bl	8001ff0 <hal_nrf_rw>
 80013c8:	4603      	mov	r3, r0
 80013ca:	73fb      	strb	r3, [r7, #15]
			hal_nrf_rw(value);
 80013cc:	79bb      	ldrb	r3, [r7, #6]
 80013ce:	4618      	mov	r0, r3
 80013d0:	f000 fe0e 	bl	8001ff0 <hal_nrf_rw>
 80013d4:	e005      	b.n	80013e2 <hal_nrf_write_reg+0x76>
		}
		else          // single byte L01 command
		{
			retval = hal_nrf_rw(reg);
 80013d6:	79fb      	ldrb	r3, [r7, #7]
 80013d8:	4618      	mov	r0, r3
 80013da:	f000 fe09 	bl	8001ff0 <hal_nrf_rw>
 80013de:	4603      	mov	r3, r0
 80013e0:	73fb      	strb	r3, [r7, #15]
		}
	}
	NRF24_CSN_HIGH();
 80013e2:	2201      	movs	r2, #1
 80013e4:	2104      	movs	r1, #4
 80013e6:	4804      	ldr	r0, [pc, #16]	; (80013f8 <hal_nrf_write_reg+0x8c>)
 80013e8:	f7ff f884 	bl	80004f4 <GPIO_WriteBit>

	return retval;
 80013ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	3710      	adds	r7, #16
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	40021000 	.word	0x40021000

080013fc <hal_nrf_read_multibyte_reg>:

uint16_t hal_nrf_read_multibyte_reg(uint8_t reg, uint8_t *pbuf)
{
 80013fc:	b590      	push	{r4, r7, lr}
 80013fe:	b085      	sub	sp, #20
 8001400:	af00      	add	r7, sp, #0
 8001402:	4603      	mov	r3, r0
 8001404:	6039      	str	r1, [r7, #0]
 8001406:	71fb      	strb	r3, [r7, #7]
	uint8_t ctr, length;
	switch (reg)
 8001408:	79fb      	ldrb	r3, [r7, #7]
 800140a:	2b08      	cmp	r3, #8
 800140c:	d841      	bhi.n	8001492 <hal_nrf_read_multibyte_reg+0x96>
 800140e:	a201      	add	r2, pc, #4	; (adr r2, 8001414 <hal_nrf_read_multibyte_reg+0x18>)
 8001410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001414:	08001439 	.word	0x08001439
 8001418:	08001439 	.word	0x08001439
 800141c:	08001493 	.word	0x08001493
 8001420:	08001493 	.word	0x08001493
 8001424:	08001493 	.word	0x08001493
 8001428:	08001493 	.word	0x08001493
 800142c:	08001439 	.word	0x08001439
 8001430:	08001493 	.word	0x08001493
 8001434:	0800145d 	.word	0x0800145d
	{
	case HAL_NRF_PIPE0:
	case HAL_NRF_PIPE1:
	case HAL_NRF_TX:
		length = ctr = hal_nrf_get_address_width();
 8001438:	f7ff fe08 	bl	800104c <hal_nrf_get_address_width>
 800143c:	4603      	mov	r3, r0
 800143e:	73fb      	strb	r3, [r7, #15]
 8001440:	7bfb      	ldrb	r3, [r7, #15]
 8001442:	73bb      	strb	r3, [r7, #14]
		NRF24_CSN_LOW();
 8001444:	2200      	movs	r2, #0
 8001446:	2104      	movs	r1, #4
 8001448:	4824      	ldr	r0, [pc, #144]	; (80014dc <hal_nrf_read_multibyte_reg+0xe0>)
 800144a:	f7ff f853 	bl	80004f4 <GPIO_WriteBit>
		hal_nrf_rw(RX_ADDR_P0 + reg);
 800144e:	79fb      	ldrb	r3, [r7, #7]
 8001450:	330a      	adds	r3, #10
 8001452:	b2db      	uxtb	r3, r3
 8001454:	4618      	mov	r0, r3
 8001456:	f000 fdcb 	bl	8001ff0 <hal_nrf_rw>
		break;
 800145a:	e01f      	b.n	800149c <hal_nrf_read_multibyte_reg+0xa0>

	case HAL_NRF_RX_PLOAD:
		if ((reg = hal_nrf_get_rx_data_source()) < 7)
 800145c:	f7ff ff3c 	bl	80012d8 <hal_nrf_get_rx_data_source>
 8001460:	4603      	mov	r3, r0
 8001462:	71fb      	strb	r3, [r7, #7]
 8001464:	79fb      	ldrb	r3, [r7, #7]
 8001466:	2b06      	cmp	r3, #6
 8001468:	d80e      	bhi.n	8001488 <hal_nrf_read_multibyte_reg+0x8c>
		{
			length = ctr = hal_nrf_read_rx_pl_w();
 800146a:	f7ff ff19 	bl	80012a0 <hal_nrf_read_rx_pl_w>
 800146e:	4603      	mov	r3, r0
 8001470:	73fb      	strb	r3, [r7, #15]
 8001472:	7bfb      	ldrb	r3, [r7, #15]
 8001474:	73bb      	strb	r3, [r7, #14]
			NRF24_CSN_LOW();
 8001476:	2200      	movs	r2, #0
 8001478:	2104      	movs	r1, #4
 800147a:	4818      	ldr	r0, [pc, #96]	; (80014dc <hal_nrf_read_multibyte_reg+0xe0>)
 800147c:	f7ff f83a 	bl	80004f4 <GPIO_WriteBit>
			hal_nrf_rw(RD_RX_PLOAD);
 8001480:	2061      	movs	r0, #97	; 0x61
 8001482:	f000 fdb5 	bl	8001ff0 <hal_nrf_rw>
		}
		else
		{
			ctr = length = 0;
		}
		break;
 8001486:	e009      	b.n	800149c <hal_nrf_read_multibyte_reg+0xa0>
			ctr = length = 0;
 8001488:	2300      	movs	r3, #0
 800148a:	73bb      	strb	r3, [r7, #14]
 800148c:	7bbb      	ldrb	r3, [r7, #14]
 800148e:	73fb      	strb	r3, [r7, #15]
		break;
 8001490:	e004      	b.n	800149c <hal_nrf_read_multibyte_reg+0xa0>

	default:
		ctr = length = 0;
 8001492:	2300      	movs	r3, #0
 8001494:	73bb      	strb	r3, [r7, #14]
 8001496:	7bbb      	ldrb	r3, [r7, #14]
 8001498:	73fb      	strb	r3, [r7, #15]
		break;
 800149a:	bf00      	nop
	}

	while (ctr--)
 800149c:	e007      	b.n	80014ae <hal_nrf_read_multibyte_reg+0xb2>
	{
		*pbuf++ = hal_nrf_rw(0);
 800149e:	683c      	ldr	r4, [r7, #0]
 80014a0:	1c63      	adds	r3, r4, #1
 80014a2:	603b      	str	r3, [r7, #0]
 80014a4:	2000      	movs	r0, #0
 80014a6:	f000 fda3 	bl	8001ff0 <hal_nrf_rw>
 80014aa:	4603      	mov	r3, r0
 80014ac:	7023      	strb	r3, [r4, #0]
	while (ctr--)
 80014ae:	7bfb      	ldrb	r3, [r7, #15]
 80014b0:	1e5a      	subs	r2, r3, #1
 80014b2:	73fa      	strb	r2, [r7, #15]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d1f2      	bne.n	800149e <hal_nrf_read_multibyte_reg+0xa2>
	}

	NRF24_CSN_HIGH();
 80014b8:	2201      	movs	r2, #1
 80014ba:	2104      	movs	r1, #4
 80014bc:	4807      	ldr	r0, [pc, #28]	; (80014dc <hal_nrf_read_multibyte_reg+0xe0>)
 80014be:	f7ff f819 	bl	80004f4 <GPIO_WriteBit>

	return (((uint16_t) reg << 8) | length);
 80014c2:	79fb      	ldrb	r3, [r7, #7]
 80014c4:	021b      	lsls	r3, r3, #8
 80014c6:	b21a      	sxth	r2, r3
 80014c8:	7bbb      	ldrb	r3, [r7, #14]
 80014ca:	b21b      	sxth	r3, r3
 80014cc:	4313      	orrs	r3, r2
 80014ce:	b21b      	sxth	r3, r3
 80014d0:	b29b      	uxth	r3, r3
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	3714      	adds	r7, #20
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd90      	pop	{r4, r7, pc}
 80014da:	bf00      	nop
 80014dc:	40021000 	.word	0x40021000

080014e0 <hal_nrf_write_multibyte_reg>:

void hal_nrf_write_multibyte_reg(uint8_t reg, uint8_t *pbuf, uint8_t length)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	4603      	mov	r3, r0
 80014e8:	6039      	str	r1, [r7, #0]
 80014ea:	71fb      	strb	r3, [r7, #7]
 80014ec:	4613      	mov	r3, r2
 80014ee:	71bb      	strb	r3, [r7, #6]
	switch (reg)
 80014f0:	79fb      	ldrb	r3, [r7, #7]
 80014f2:	2b07      	cmp	r3, #7
 80014f4:	d82b      	bhi.n	800154e <hal_nrf_write_multibyte_reg+0x6e>
 80014f6:	a201      	add	r2, pc, #4	; (adr r2, 80014fc <hal_nrf_write_multibyte_reg+0x1c>)
 80014f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014fc:	0800151d 	.word	0x0800151d
 8001500:	0800151d 	.word	0x0800151d
 8001504:	0800154f 	.word	0x0800154f
 8001508:	0800154f 	.word	0x0800154f
 800150c:	0800154f 	.word	0x0800154f
 8001510:	0800154f 	.word	0x0800154f
 8001514:	0800151d 	.word	0x0800151d
 8001518:	0800153d 	.word	0x0800153d
	{
	case HAL_NRF_PIPE0:
	case HAL_NRF_PIPE1:
	case HAL_NRF_TX:
		length = hal_nrf_get_address_width();
 800151c:	f7ff fd96 	bl	800104c <hal_nrf_get_address_width>
 8001520:	4603      	mov	r3, r0
 8001522:	71bb      	strb	r3, [r7, #6]
		NRF24_CSN_LOW();
 8001524:	2200      	movs	r2, #0
 8001526:	2104      	movs	r1, #4
 8001528:	4814      	ldr	r0, [pc, #80]	; (800157c <hal_nrf_write_multibyte_reg+0x9c>)
 800152a:	f7fe ffe3 	bl	80004f4 <GPIO_WriteBit>
		hal_nrf_rw((WRITE_REGISTER | RX_ADDR_P0) + reg);
 800152e:	79fb      	ldrb	r3, [r7, #7]
 8001530:	332a      	adds	r3, #42	; 0x2a
 8001532:	b2db      	uxtb	r3, r3
 8001534:	4618      	mov	r0, r3
 8001536:	f000 fd5b 	bl	8001ff0 <hal_nrf_rw>
		break;
 800153a:	e009      	b.n	8001550 <hal_nrf_write_multibyte_reg+0x70>

	case HAL_NRF_TX_PLOAD:
		NRF24_CSN_LOW();
 800153c:	2200      	movs	r2, #0
 800153e:	2104      	movs	r1, #4
 8001540:	480e      	ldr	r0, [pc, #56]	; (800157c <hal_nrf_write_multibyte_reg+0x9c>)
 8001542:	f7fe ffd7 	bl	80004f4 <GPIO_WriteBit>
		hal_nrf_rw(WR_TX_PLOAD);
 8001546:	20a0      	movs	r0, #160	; 0xa0
 8001548:	f000 fd52 	bl	8001ff0 <hal_nrf_rw>
		break;
 800154c:	e000      	b.n	8001550 <hal_nrf_write_multibyte_reg+0x70>

	default:
		break;
 800154e:	bf00      	nop
	}

	while (length--)
 8001550:	e006      	b.n	8001560 <hal_nrf_write_multibyte_reg+0x80>
	{
		hal_nrf_rw(*pbuf++);
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	1c5a      	adds	r2, r3, #1
 8001556:	603a      	str	r2, [r7, #0]
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	4618      	mov	r0, r3
 800155c:	f000 fd48 	bl	8001ff0 <hal_nrf_rw>
	while (length--)
 8001560:	79bb      	ldrb	r3, [r7, #6]
 8001562:	1e5a      	subs	r2, r3, #1
 8001564:	71ba      	strb	r2, [r7, #6]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d1f3      	bne.n	8001552 <hal_nrf_write_multibyte_reg+0x72>
	}

	NRF24_CSN_HIGH();
 800156a:	2201      	movs	r2, #1
 800156c:	2104      	movs	r1, #4
 800156e:	4803      	ldr	r0, [pc, #12]	; (800157c <hal_nrf_write_multibyte_reg+0x9c>)
 8001570:	f7fe ffc0 	bl	80004f4 <GPIO_WriteBit>
}
 8001574:	bf00      	nop
 8001576:	3708      	adds	r7, #8
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	40021000 	.word	0x40021000

08001580 <device_ptx_mode_esb>:

/** The data to send in ShockBurst mode */
static uint8_t pload_esb[RF_PAYLOAD_LENGTH];

void device_ptx_mode_esb(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0
	while (true)
	{
		// Wait til the packet is sent
		do
		{
			radio_irq();
 8001584:	f000 fa58 	bl	8001a38 <radio_irq>
		}
		while ((radio_get_status()) == RF_BUSY);
 8001588:	f000 fa2a 	bl	80019e0 <radio_get_status>
 800158c:	4603      	mov	r3, r0
 800158e:	2b05      	cmp	r3, #5
 8001590:	d0f8      	beq.n	8001584 <device_ptx_mode_esb+0x4>

		// Blink LED2 if ACK is recieved, LED3 if not
		if (((radio_get_status()) == RF_TX_DS))
 8001592:	f000 fa25 	bl	80019e0 <radio_get_status>
 8001596:	4603      	mov	r3, r0
 8001598:	2b02      	cmp	r3, #2
 800159a:	d105      	bne.n	80015a8 <device_ptx_mode_esb+0x28>
		{
			uart_send_string(COM1, "LED2_BLINK();", CRLF);
 800159c:	2202      	movs	r2, #2
 800159e:	490f      	ldr	r1, [pc, #60]	; (80015dc <device_ptx_mode_esb+0x5c>)
 80015a0:	2000      	movs	r0, #0
 80015a2:	f000 ffd1 	bl	8002548 <uart_send_string>
 80015a6:	e004      	b.n	80015b2 <device_ptx_mode_esb+0x32>

		}
		else
		{
			uart_send_string(COM1, "LED3_BLINK();", CRLF);
 80015a8:	2202      	movs	r2, #2
 80015aa:	490d      	ldr	r1, [pc, #52]	; (80015e0 <device_ptx_mode_esb+0x60>)
 80015ac:	2000      	movs	r0, #0
 80015ae:	f000 ffcb 	bl	8002548 <uart_send_string>
		}

		delay_ms(100);
 80015b2:	2064      	movs	r0, #100	; 0x64
 80015b4:	f000 fba2 	bl	8001cfc <delay_ms>

		// Set up the payload according to the input button 1
		pload_esb[0] = 0;
 80015b8:	4b0a      	ldr	r3, [pc, #40]	; (80015e4 <device_ptx_mode_esb+0x64>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	701a      	strb	r2, [r3, #0]

		if (rand() % 2) //simulate button
 80015be:	f001 fa3d 	bl	8002a3c <rand>
 80015c2:	4603      	mov	r3, r0
 80015c4:	f003 0301 	and.w	r3, r3, #1
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d002      	beq.n	80015d2 <device_ptx_mode_esb+0x52>
		{
			pload_esb[0] = 1;
 80015cc:	4b05      	ldr	r3, [pc, #20]	; (80015e4 <device_ptx_mode_esb+0x64>)
 80015ce:	2201      	movs	r2, #1
 80015d0:	701a      	strb	r2, [r3, #0]
		}

		//Send the packet
		radio_send_packet(pload_esb, RF_PAYLOAD_LENGTH);
 80015d2:	2120      	movs	r1, #32
 80015d4:	4803      	ldr	r0, [pc, #12]	; (80015e4 <device_ptx_mode_esb+0x64>)
 80015d6:	f000 f9d3 	bl	8001980 <radio_send_packet>
	while (true)
 80015da:	e7d3      	b.n	8001584 <device_ptx_mode_esb+0x4>
 80015dc:	08002bd4 	.word	0x08002bd4
 80015e0:	08002be4 	.word	0x08002be4
 80015e4:	200000cc 	.word	0x200000cc

080015e8 <device_prx_mode_esb>:
	}
}

void device_prx_mode_esb(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
	NRF24_CE_HIGH();// Set Chip Enable (CE) pin high to enable reciever
 80015ec:	2201      	movs	r2, #1
 80015ee:	2108      	movs	r1, #8
 80015f0:	4820      	ldr	r0, [pc, #128]	; (8001674 <device_prx_mode_esb+0x8c>)
 80015f2:	f7fe ff7f 	bl	80004f4 <GPIO_WriteBit>

	while (true)
	{
		mdelay_timer(130);
 80015f6:	2082      	movs	r0, #130	; 0x82
 80015f8:	f000 fdd4 	bl	80021a4 <mdelay_timer>
		// Run until either 110ms has lapsed
		// OR there is data on the radio
		do
		{
			radio_irq();
 80015fc:	f000 fa1c 	bl	8001a38 <radio_irq>
		}
		while ((radio_get_status() == RF_IDLE) && get_TimingDelay());
 8001600:	f000 f9ee 	bl	80019e0 <radio_get_status>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d104      	bne.n	8001614 <device_prx_mode_esb+0x2c>
 800160a:	f000 fddb 	bl	80021c4 <get_TimingDelay>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d1f3      	bne.n	80015fc <device_prx_mode_esb+0x14>

		if ((radio_get_status()) == RF_RX_DR)
 8001614:	f000 f9e4 	bl	80019e0 <radio_get_status>
 8001618:	4603      	mov	r3, r0
 800161a:	2b03      	cmp	r3, #3
 800161c:	d11b      	bne.n	8001656 <device_prx_mode_esb+0x6e>
		{
			// Get the payload from the PTX and set LED1
			if (radio_get_pload_byte(0) == 1)
 800161e:	2000      	movs	r0, #0
 8001620:	f000 f9ea 	bl	80019f8 <radio_get_pload_byte>
 8001624:	4603      	mov	r3, r0
 8001626:	2b01      	cmp	r3, #1
 8001628:	d10a      	bne.n	8001640 <device_prx_mode_esb+0x58>
			{
				LED_ON();
 800162a:	2201      	movs	r2, #1
 800162c:	2110      	movs	r1, #16
 800162e:	4811      	ldr	r0, [pc, #68]	; (8001674 <device_prx_mode_esb+0x8c>)
 8001630:	f7fe ff60 	bl	80004f4 <GPIO_WriteBit>
				uart_send_string(COM1, "LED1_ON();", CRLF);
 8001634:	2202      	movs	r2, #2
 8001636:	4910      	ldr	r1, [pc, #64]	; (8001678 <device_prx_mode_esb+0x90>)
 8001638:	2000      	movs	r0, #0
 800163a:	f000 ff85 	bl	8002548 <uart_send_string>
 800163e:	e014      	b.n	800166a <device_prx_mode_esb+0x82>
			}
			else
			{
				LED_OFF();
 8001640:	2200      	movs	r2, #0
 8001642:	2110      	movs	r1, #16
 8001644:	480b      	ldr	r0, [pc, #44]	; (8001674 <device_prx_mode_esb+0x8c>)
 8001646:	f7fe ff55 	bl	80004f4 <GPIO_WriteBit>
				uart_send_string(COM1, "LED1_OFF();", CRLF);
 800164a:	2202      	movs	r2, #2
 800164c:	490b      	ldr	r1, [pc, #44]	; (800167c <device_prx_mode_esb+0x94>)
 800164e:	2000      	movs	r0, #0
 8001650:	f000 ff7a 	bl	8002548 <uart_send_string>
 8001654:	e009      	b.n	800166a <device_prx_mode_esb+0x82>
			}
		}
		else
		{
			LED_OFF();
 8001656:	2200      	movs	r2, #0
 8001658:	2110      	movs	r1, #16
 800165a:	4806      	ldr	r0, [pc, #24]	; (8001674 <device_prx_mode_esb+0x8c>)
 800165c:	f7fe ff4a 	bl	80004f4 <GPIO_WriteBit>
			uart_send_string(COM1, "LED1_OFF();", CRLF);
 8001660:	2202      	movs	r2, #2
 8001662:	4906      	ldr	r1, [pc, #24]	; (800167c <device_prx_mode_esb+0x94>)
 8001664:	2000      	movs	r0, #0
 8001666:	f000 ff6f 	bl	8002548 <uart_send_string>
		}

		// Set radio status to idle
		radio_set_status(RF_IDLE);
 800166a:	2000      	movs	r0, #0
 800166c:	f000 f9d4 	bl	8001a18 <radio_set_status>
		mdelay_timer(130);
 8001670:	e7c1      	b.n	80015f6 <device_prx_mode_esb+0xe>
 8001672:	bf00      	nop
 8001674:	40021000 	.word	0x40021000
 8001678:	08002bf4 	.word	0x08002bf4
 800167c:	08002c00 	.word	0x08002c00

08001680 <radio_esb_init>:
#include "radio_esb.h"
#include "radio.h"
#include "delay.h"

void radio_esb_init (const uint8_t *address, hal_nrf_operation_mode_t operational_mode)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
 8001688:	460b      	mov	r3, r1
 800168a:	70fb      	strb	r3, [r7, #3]
  hal_nrf_close_pipe(HAL_NRF_ALL);               // First close all radio pipes
 800168c:	20ff      	movs	r0, #255	; 0xff
 800168e:	f7ff fc27 	bl	8000ee0 <hal_nrf_close_pipe>
                                                 // Pipe 0 and 1 open by default
  hal_nrf_open_pipe(HAL_NRF_PIPE0, true);        // Then open pipe0, w/autoack
 8001692:	2101      	movs	r1, #1
 8001694:	2000      	movs	r0, #0
 8001696:	f7ff fbc5 	bl	8000e24 <hal_nrf_open_pipe>
                                                 // Changed from sb/radio_sb.c

  hal_nrf_set_crc_mode(HAL_NRF_CRC_16BIT);       // Operates in 16bits CRC mode
 800169a:	2003      	movs	r0, #3
 800169c:	f7ff fba7 	bl	8000dee <hal_nrf_set_crc_mode>
  hal_nrf_set_auto_retr(RF_RETRANSMITS, RF_RETRANS_DELAY);                 
 80016a0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80016a4:	200f      	movs	r0, #15
 80016a6:	f7ff fc8d 	bl	8000fc4 <hal_nrf_set_auto_retr>
                                                 // Enables auto retransmit.
                                                 // 3 retrans with 250ms delay
                                                 // Changed from sb/radio_sb.c

  hal_nrf_set_address_width(HAL_NRF_AW_5BYTES);  // 5 bytes address width
 80016aa:	2005      	movs	r0, #5
 80016ac:	f7ff fcaa 	bl	8001004 <hal_nrf_set_address_width>
  hal_nrf_set_address(HAL_NRF_TX, address);      // Set device's addresses
 80016b0:	6879      	ldr	r1, [r7, #4]
 80016b2:	2006      	movs	r0, #6
 80016b4:	f7ff fc56 	bl	8000f64 <hal_nrf_set_address>
  hal_nrf_set_address(HAL_NRF_PIPE0, address);   // Sets recieving address on 
 80016b8:	6879      	ldr	r1, [r7, #4]
 80016ba:	2000      	movs	r0, #0
 80016bc:	f7ff fc52 	bl	8000f64 <hal_nrf_set_address>
                                                 // pipe0
  
  if(operational_mode == HAL_NRF_PTX)            // Mode depentant settings
 80016c0:	78fb      	ldrb	r3, [r7, #3]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d103      	bne.n	80016ce <radio_esb_init+0x4e>
  {
    hal_nrf_set_operation_mode(HAL_NRF_PTX);     // Enter TX mode
 80016c6:	2000      	movs	r0, #0
 80016c8:	f7ff fcca 	bl	8001060 <hal_nrf_set_operation_mode>
 80016cc:	e006      	b.n	80016dc <radio_esb_init+0x5c>
  }
  else
  {
    hal_nrf_set_operation_mode(HAL_NRF_PRX);     // Enter RX mode
 80016ce:	2001      	movs	r0, #1
 80016d0:	f7ff fcc6 	bl	8001060 <hal_nrf_set_operation_mode>
    hal_nrf_set_rx_pload_width((uint8_t)HAL_NRF_PIPE0, RF_PAYLOAD_LENGTH);
 80016d4:	2120      	movs	r1, #32
 80016d6:	2000      	movs	r0, #0
 80016d8:	f7ff fca4 	bl	8001024 <hal_nrf_set_rx_pload_width>
                                                 // Pipe0 expect 
                                                 // PAYLOAD_LENGTH byte payload
                                                 // PAYLOAD_LENGTH in radio.h
  }

  hal_nrf_set_rf_channel(RF_CHANNEL);            // Operating on static channel 
 80016dc:	2046      	movs	r0, #70	; 0x46
 80016de:	f7ff fd05 	bl	80010ec <hal_nrf_set_rf_channel>
                                                 // Defined in radio.h.
                                                 // Frequenzy = 
                                                 //        2400 + RF_CHANNEL
  hal_nrf_set_power_mode(HAL_NRF_PWR_UP);        // Power up device
 80016e2:	2001      	movs	r0, #1
 80016e4:	f7ff fcdf 	bl	80010a6 <hal_nrf_set_power_mode>

  delay_us(135);							     // Wait for the radio to power up
 80016e8:	2087      	movs	r0, #135	; 0x87
 80016ea:	f000 faed 	bl	8001cc8 <delay_us>

  radio_set_status (RF_IDLE);                     // Radio now ready
 80016ee:	2000      	movs	r0, #0
 80016f0:	f000 f992 	bl	8001a18 <radio_set_status>
}  
 80016f4:	bf00      	nop
 80016f6:	3708      	adds	r7, #8
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <nrf24_conrtol_pin_init>:

#include "hal_nrf_hw.h"
#include "gpio.h"

void nrf24_conrtol_pin_init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
	//   CE, CSN
	gpio_PortClockStart(NRF24_CSN_Port);
 8001700:	480c      	ldr	r0, [pc, #48]	; (8001734 <nrf24_conrtol_pin_init+0x38>)
 8001702:	f000 fb27 	bl	8001d54 <gpio_PortClockStart>
	gpio_PortClockStart(NRF24_CE_Port);
 8001706:	480b      	ldr	r0, [pc, #44]	; (8001734 <nrf24_conrtol_pin_init+0x38>)
 8001708:	f000 fb24 	bl	8001d54 <gpio_PortClockStart>
	gpio_SetGPIOmode_Out(NRF24_CSN_Port, NRF24_CSN_Pin);
 800170c:	2104      	movs	r1, #4
 800170e:	4809      	ldr	r0, [pc, #36]	; (8001734 <nrf24_conrtol_pin_init+0x38>)
 8001710:	f000 fb06 	bl	8001d20 <gpio_SetGPIOmode_Out>
	gpio_SetGPIOmode_Out(NRF24_CE_Port, NRF24_CE_Pin);
 8001714:	2108      	movs	r1, #8
 8001716:	4807      	ldr	r0, [pc, #28]	; (8001734 <nrf24_conrtol_pin_init+0x38>)
 8001718:	f000 fb02 	bl	8001d20 <gpio_SetGPIOmode_Out>

	NRF24_CSN_HIGH();
 800171c:	2201      	movs	r2, #1
 800171e:	2104      	movs	r1, #4
 8001720:	4804      	ldr	r0, [pc, #16]	; (8001734 <nrf24_conrtol_pin_init+0x38>)
 8001722:	f7fe fee7 	bl	80004f4 <GPIO_WriteBit>
	NRF24_CE_LOW();
 8001726:	2200      	movs	r2, #0
 8001728:	2108      	movs	r1, #8
 800172a:	4802      	ldr	r0, [pc, #8]	; (8001734 <nrf24_conrtol_pin_init+0x38>)
 800172c:	f7fe fee2 	bl	80004f4 <GPIO_WriteBit>

}
 8001730:	bf00      	nop
 8001732:	bd80      	pop	{r7, pc}
 8001734:	40021000 	.word	0x40021000

08001738 <device_ptx_mode_pl>:

/** The data to send in ShockBurst with Bidirectional data mode */
static uint8_t pload_pl[RF_PAYLOAD_LENGTH];

void device_ptx_mode_pl(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
	while (true)
	{
		// Wait til the packet is sent
		do
		{
			radio_irq();
 800173c:	f000 f97c 	bl	8001a38 <radio_irq>
		}
		while ((radio_get_status()) == RF_BUSY);
 8001740:	f000 f94e 	bl	80019e0 <radio_get_status>
 8001744:	4603      	mov	r3, r0
 8001746:	2b05      	cmp	r3, #5
 8001748:	d0f8      	beq.n	800173c <device_ptx_mode_pl+0x4>

		// Blink LED2 if ACK is recieved, LED3 if not
		if (((radio_get_status()) == RF_TX_DS)
 800174a:	f000 f949 	bl	80019e0 <radio_get_status>
 800174e:	4603      	mov	r3, r0
 8001750:	2b02      	cmp	r3, #2
 8001752:	d004      	beq.n	800175e <device_ptx_mode_pl+0x26>
				|| ((radio_get_status()) == RF_TX_AP))
 8001754:	f000 f944 	bl	80019e0 <radio_get_status>
 8001758:	4603      	mov	r3, r0
 800175a:	2b04      	cmp	r3, #4
 800175c:	d105      	bne.n	800176a <device_ptx_mode_pl+0x32>
		{
			uart_send_string(COM1, "LED2_BLINK();", CRLF);
 800175e:	2202      	movs	r2, #2
 8001760:	491f      	ldr	r1, [pc, #124]	; (80017e0 <device_ptx_mode_pl+0xa8>)
 8001762:	2000      	movs	r0, #0
 8001764:	f000 fef0 	bl	8002548 <uart_send_string>
 8001768:	e004      	b.n	8001774 <device_ptx_mode_pl+0x3c>
		}
		else
		{
			uart_send_string(COM1, "LED3_BLINK();", CRLF);
 800176a:	2202      	movs	r2, #2
 800176c:	491d      	ldr	r1, [pc, #116]	; (80017e4 <device_ptx_mode_pl+0xac>)
 800176e:	2000      	movs	r0, #0
 8001770:	f000 feea 	bl	8002548 <uart_send_string>
		}

		// If ACK payload was recieved, get the payload
		if (radio_get_status() == RF_TX_AP)
 8001774:	f000 f934 	bl	80019e0 <radio_get_status>
 8001778:	4603      	mov	r3, r0
 800177a:	2b04      	cmp	r3, #4
 800177c:	d11a      	bne.n	80017b4 <device_ptx_mode_pl+0x7c>
		{
			// Get the payload from the PRX and set LED1 accordingly
			if (radio_get_pload_byte(0) == 1)
 800177e:	2000      	movs	r0, #0
 8001780:	f000 f93a 	bl	80019f8 <radio_get_pload_byte>
 8001784:	4603      	mov	r3, r0
 8001786:	2b01      	cmp	r3, #1
 8001788:	d10a      	bne.n	80017a0 <device_ptx_mode_pl+0x68>
			{
				LED_ON();
 800178a:	2201      	movs	r2, #1
 800178c:	2110      	movs	r1, #16
 800178e:	4816      	ldr	r0, [pc, #88]	; (80017e8 <device_ptx_mode_pl+0xb0>)
 8001790:	f7fe feb0 	bl	80004f4 <GPIO_WriteBit>
				uart_send_string(COM1, "LED1_ON();", CRLF);
 8001794:	2202      	movs	r2, #2
 8001796:	4915      	ldr	r1, [pc, #84]	; (80017ec <device_ptx_mode_pl+0xb4>)
 8001798:	2000      	movs	r0, #0
 800179a:	f000 fed5 	bl	8002548 <uart_send_string>
 800179e:	e009      	b.n	80017b4 <device_ptx_mode_pl+0x7c>
			}
			else
			{
				LED_OFF();
 80017a0:	2200      	movs	r2, #0
 80017a2:	2110      	movs	r1, #16
 80017a4:	4810      	ldr	r0, [pc, #64]	; (80017e8 <device_ptx_mode_pl+0xb0>)
 80017a6:	f7fe fea5 	bl	80004f4 <GPIO_WriteBit>
				uart_send_string(COM1, "LED1_OFF();", CRLF);
 80017aa:	2202      	movs	r2, #2
 80017ac:	4910      	ldr	r1, [pc, #64]	; (80017f0 <device_ptx_mode_pl+0xb8>)
 80017ae:	2000      	movs	r0, #0
 80017b0:	f000 feca 	bl	8002548 <uart_send_string>
			}
		}

		// Sleep 100ms
		delay_ms(100);
 80017b4:	2064      	movs	r0, #100	; 0x64
 80017b6:	f000 faa1 	bl	8001cfc <delay_ms>

		// Set up the payload according to the input button 1
		pload_pl[0] = 0;
 80017ba:	4b0e      	ldr	r3, [pc, #56]	; (80017f4 <device_ptx_mode_pl+0xbc>)
 80017bc:	2200      	movs	r2, #0
 80017be:	701a      	strb	r2, [r3, #0]

		if (rand() % 2)//simulate button
 80017c0:	f001 f93c 	bl	8002a3c <rand>
 80017c4:	4603      	mov	r3, r0
 80017c6:	f003 0301 	and.w	r3, r3, #1
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d002      	beq.n	80017d4 <device_ptx_mode_pl+0x9c>
		{
			pload_pl[0] = 1;
 80017ce:	4b09      	ldr	r3, [pc, #36]	; (80017f4 <device_ptx_mode_pl+0xbc>)
 80017d0:	2201      	movs	r2, #1
 80017d2:	701a      	strb	r2, [r3, #0]
		}

		//Send the packet
		radio_send_packet(pload_pl, RF_PAYLOAD_LENGTH);
 80017d4:	2120      	movs	r1, #32
 80017d6:	4807      	ldr	r0, [pc, #28]	; (80017f4 <device_ptx_mode_pl+0xbc>)
 80017d8:	f000 f8d2 	bl	8001980 <radio_send_packet>
	while (true)
 80017dc:	e7ae      	b.n	800173c <device_ptx_mode_pl+0x4>
 80017de:	bf00      	nop
 80017e0:	08002c0c 	.word	0x08002c0c
 80017e4:	08002c1c 	.word	0x08002c1c
 80017e8:	40021000 	.word	0x40021000
 80017ec:	08002c2c 	.word	0x08002c2c
 80017f0:	08002c38 	.word	0x08002c38
 80017f4:	200000ec 	.word	0x200000ec

080017f8 <device_prx_mode_pl>:
	}
}

void device_prx_mode_pl(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
	NRF24_CE_HIGH();       // Set Chip Enable (CE) pin high to enable reciever
 80017fc:	2201      	movs	r2, #1
 80017fe:	2108      	movs	r1, #8
 8001800:	4836      	ldr	r0, [pc, #216]	; (80018dc <device_prx_mode_pl+0xe4>)
 8001802:	f7fe fe77 	bl	80004f4 <GPIO_WriteBit>

	while (true)
	{
		// Setup and put the ACK payload on the FIFO
		pload_pl[0] = 0;
 8001806:	4b36      	ldr	r3, [pc, #216]	; (80018e0 <device_prx_mode_pl+0xe8>)
 8001808:	2200      	movs	r2, #0
 800180a:	701a      	strb	r2, [r3, #0]

		if (rand() % 2)       //Key_Scan(GPIOA,GPIO_Pin_0)==KEY_ON)
 800180c:	f001 f916 	bl	8002a3c <rand>
 8001810:	4603      	mov	r3, r0
 8001812:	f003 0301 	and.w	r3, r3, #1
 8001816:	2b00      	cmp	r3, #0
 8001818:	d002      	beq.n	8001820 <device_prx_mode_pl+0x28>
		{
			pload_pl[0] = 1;
 800181a:	4b31      	ldr	r3, [pc, #196]	; (80018e0 <device_prx_mode_pl+0xe8>)
 800181c:	2201      	movs	r2, #1
 800181e:	701a      	strb	r2, [r3, #0]
		}

		hal_nrf_write_ack_pload(0, pload_pl, RF_PAYLOAD_LENGTH);
 8001820:	2220      	movs	r2, #32
 8001822:	492f      	ldr	r1, [pc, #188]	; (80018e0 <device_prx_mode_pl+0xe8>)
 8001824:	2000      	movs	r0, #0
 8001826:	f7ff fd0f 	bl	8001248 <hal_nrf_write_ack_pload>

		mdelay_timer(130);
 800182a:	2082      	movs	r0, #130	; 0x82
 800182c:	f000 fcba 	bl	80021a4 <mdelay_timer>

		// Run until either 130ms has lapsed
		// OR there is data on the radio
		do
		{
			radio_irq();
 8001830:	f000 f902 	bl	8001a38 <radio_irq>
		}
		while ((radio_get_status() == RF_IDLE) && get_TimingDelay());
 8001834:	f000 f8d4 	bl	80019e0 <radio_get_status>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d104      	bne.n	8001848 <device_prx_mode_pl+0x50>
 800183e:	f000 fcc1 	bl	80021c4 <get_TimingDelay>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d1f3      	bne.n	8001830 <device_prx_mode_pl+0x38>

		// Blink LED2 if ACK payload was sent, LED3 if not
		if ((radio_get_status()) == RF_TX_DS
 8001848:	f000 f8ca 	bl	80019e0 <radio_get_status>
 800184c:	4603      	mov	r3, r0
 800184e:	2b02      	cmp	r3, #2
 8001850:	d004      	beq.n	800185c <device_prx_mode_pl+0x64>
				|| (radio_get_status()) == RF_TX_AP)
 8001852:	f000 f8c5 	bl	80019e0 <radio_get_status>
 8001856:	4603      	mov	r3, r0
 8001858:	2b04      	cmp	r3, #4
 800185a:	d105      	bne.n	8001868 <device_prx_mode_pl+0x70>
		{
			uart_send_string(COM1, "LED2_BLINK();", CRLF);
 800185c:	2202      	movs	r2, #2
 800185e:	4921      	ldr	r1, [pc, #132]	; (80018e4 <device_prx_mode_pl+0xec>)
 8001860:	2000      	movs	r0, #0
 8001862:	f000 fe71 	bl	8002548 <uart_send_string>
 8001866:	e004      	b.n	8001872 <device_prx_mode_pl+0x7a>
		}
		else
		{
			uart_send_string(COM1, "LED3_BLINK();", CRLF);
 8001868:	2202      	movs	r2, #2
 800186a:	491f      	ldr	r1, [pc, #124]	; (80018e8 <device_prx_mode_pl+0xf0>)
 800186c:	2000      	movs	r0, #0
 800186e:	f000 fe6b 	bl	8002548 <uart_send_string>
		}

		if ((radio_get_status()) == RF_RX_DR
 8001872:	f000 f8b5 	bl	80019e0 <radio_get_status>
 8001876:	4603      	mov	r3, r0
 8001878:	2b03      	cmp	r3, #3
 800187a:	d004      	beq.n	8001886 <device_prx_mode_pl+0x8e>
				|| (radio_get_status()) == RF_TX_AP)
 800187c:	f000 f8b0 	bl	80019e0 <radio_get_status>
 8001880:	4603      	mov	r3, r0
 8001882:	2b04      	cmp	r3, #4
 8001884:	d11b      	bne.n	80018be <device_prx_mode_pl+0xc6>
		{
			// Get the payload from the PTX and set LED1 accordingly
			if (radio_get_pload_byte(0) == 1)
 8001886:	2000      	movs	r0, #0
 8001888:	f000 f8b6 	bl	80019f8 <radio_get_pload_byte>
 800188c:	4603      	mov	r3, r0
 800188e:	2b01      	cmp	r3, #1
 8001890:	d10a      	bne.n	80018a8 <device_prx_mode_pl+0xb0>
			{
				uart_send_string(COM1, "LED1_ON();", CRLF);
 8001892:	2202      	movs	r2, #2
 8001894:	4915      	ldr	r1, [pc, #84]	; (80018ec <device_prx_mode_pl+0xf4>)
 8001896:	2000      	movs	r0, #0
 8001898:	f000 fe56 	bl	8002548 <uart_send_string>
				LED_ON();
 800189c:	2201      	movs	r2, #1
 800189e:	2110      	movs	r1, #16
 80018a0:	480e      	ldr	r0, [pc, #56]	; (80018dc <device_prx_mode_pl+0xe4>)
 80018a2:	f7fe fe27 	bl	80004f4 <GPIO_WriteBit>
			if (radio_get_pload_byte(0) == 1)
 80018a6:	e014      	b.n	80018d2 <device_prx_mode_pl+0xda>
			}
			else
			{
				uart_send_string(COM1, "LED1_OFF();", CRLF);
 80018a8:	2202      	movs	r2, #2
 80018aa:	4911      	ldr	r1, [pc, #68]	; (80018f0 <device_prx_mode_pl+0xf8>)
 80018ac:	2000      	movs	r0, #0
 80018ae:	f000 fe4b 	bl	8002548 <uart_send_string>
				LED_OFF();
 80018b2:	2200      	movs	r2, #0
 80018b4:	2110      	movs	r1, #16
 80018b6:	4809      	ldr	r0, [pc, #36]	; (80018dc <device_prx_mode_pl+0xe4>)
 80018b8:	f7fe fe1c 	bl	80004f4 <GPIO_WriteBit>
			if (radio_get_pload_byte(0) == 1)
 80018bc:	e009      	b.n	80018d2 <device_prx_mode_pl+0xda>
			}
		}
		else
		{
			uart_send_string(COM1, "LED1_OFF();", CRLF);
 80018be:	2202      	movs	r2, #2
 80018c0:	490b      	ldr	r1, [pc, #44]	; (80018f0 <device_prx_mode_pl+0xf8>)
 80018c2:	2000      	movs	r0, #0
 80018c4:	f000 fe40 	bl	8002548 <uart_send_string>
			LED_OFF();
 80018c8:	2200      	movs	r2, #0
 80018ca:	2110      	movs	r1, #16
 80018cc:	4803      	ldr	r0, [pc, #12]	; (80018dc <device_prx_mode_pl+0xe4>)
 80018ce:	f7fe fe11 	bl	80004f4 <GPIO_WriteBit>
		}

		// Set radio status to idle
		radio_set_status(RF_IDLE);
 80018d2:	2000      	movs	r0, #0
 80018d4:	f000 f8a0 	bl	8001a18 <radio_set_status>
		pload_pl[0] = 0;
 80018d8:	e795      	b.n	8001806 <device_prx_mode_pl+0xe>
 80018da:	bf00      	nop
 80018dc:	40021000 	.word	0x40021000
 80018e0:	200000ec 	.word	0x200000ec
 80018e4:	08002c0c 	.word	0x08002c0c
 80018e8:	08002c1c 	.word	0x08002c1c
 80018ec:	08002c2c 	.word	0x08002c2c
 80018f0:	08002c38 	.word	0x08002c38

080018f4 <radio_pl_init>:
//#include "system.h"
#include "radio.h"
#include "delay.h"

void radio_pl_init (const uint8_t *address, hal_nrf_operation_mode_t operational_mode)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	460b      	mov	r3, r1
 80018fe:	70fb      	strb	r3, [r7, #3]
  hal_nrf_close_pipe(HAL_NRF_ALL);               // First close all radio pipes
 8001900:	20ff      	movs	r0, #255	; 0xff
 8001902:	f7ff faed 	bl	8000ee0 <hal_nrf_close_pipe>
                                                 // Pipe 0 and 1 open by default

  hal_nrf_open_pipe(HAL_NRF_PIPE0, true);        // Then open pipe0, w/autoack 
 8001906:	2101      	movs	r1, #1
 8001908:	2000      	movs	r0, #0
 800190a:	f7ff fa8b 	bl	8000e24 <hal_nrf_open_pipe>


  hal_nrf_set_crc_mode(HAL_NRF_CRC_16BIT);       // Operates in 16bits CRC mode
 800190e:	2003      	movs	r0, #3
 8001910:	f7ff fa6d 	bl	8000dee <hal_nrf_set_crc_mode>

  hal_nrf_set_auto_retr(RF_RETRANSMITS, RF_RETRANS_DELAY);
 8001914:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001918:	200f      	movs	r0, #15
 800191a:	f7ff fb53 	bl	8000fc4 <hal_nrf_set_auto_retr>
                                                 // Enables auto retransmit.
                                                 // 3 retrans with 250ms delay

  hal_nrf_set_address_width(HAL_NRF_AW_5BYTES);  // 5 bytes address width
 800191e:	2005      	movs	r0, #5
 8001920:	f7ff fb70 	bl	8001004 <hal_nrf_set_address_width>

  hal_nrf_set_address(HAL_NRF_TX, address);      // Set device's addresses
 8001924:	6879      	ldr	r1, [r7, #4]
 8001926:	2006      	movs	r0, #6
 8001928:	f7ff fb1c 	bl	8000f64 <hal_nrf_set_address>

  hal_nrf_set_address(HAL_NRF_PIPE0, address);   // Sets recieving address on 
 800192c:	6879      	ldr	r1, [r7, #4]
 800192e:	2000      	movs	r0, #0
 8001930:	f7ff fb18 	bl	8000f64 <hal_nrf_set_address>
 *  - ACK payload                                                            *
 *  - Dynamic payload width                                                  *
 *  - Dynamic ACK                                                            *
 *****************************************************************************/

  hal_nrf_enable_ack_pl();                     // Enables payload in ack
 8001934:	f7ff fc78 	bl	8001228 <hal_nrf_enable_ack_pl>

  hal_nrf_enable_dynamic_pl();                   // Enables dynamic payload
 8001938:	f7ff fc67 	bl	800120a <hal_nrf_enable_dynamic_pl>

  hal_nrf_setup_dyn_pl(ALL_PIPES);               // Sets up dynamic payload on
 800193c:	203f      	movs	r0, #63	; 0x3f
 800193e:	f7ff fc53 	bl	80011e8 <hal_nrf_setup_dyn_pl>
                                                 // all data pipes.
/*****************************************************************************
 * End changes from esb/radio_esb.c                                          *
 *****************************************************************************/
   
  if(operational_mode == HAL_NRF_PTX)            // Mode depentant settings
 8001942:	78fb      	ldrb	r3, [r7, #3]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d103      	bne.n	8001950 <radio_pl_init+0x5c>
  {
    hal_nrf_set_operation_mode(HAL_NRF_PTX);     // Enter TX mode
 8001948:	2000      	movs	r0, #0
 800194a:	f7ff fb89 	bl	8001060 <hal_nrf_set_operation_mode>
 800194e:	e006      	b.n	800195e <radio_pl_init+0x6a>
  }
  else
  {
    hal_nrf_set_operation_mode(HAL_NRF_PRX);     // Enter RX mode
 8001950:	2001      	movs	r0, #1
 8001952:	f7ff fb85 	bl	8001060 <hal_nrf_set_operation_mode>

    hal_nrf_set_rx_pload_width((uint8_t)HAL_NRF_PIPE0, RF_PAYLOAD_LENGTH);
 8001956:	2120      	movs	r1, #32
 8001958:	2000      	movs	r0, #0
 800195a:	f7ff fb63 	bl	8001024 <hal_nrf_set_rx_pload_width>
                                                 // Pipe0 expect 
                                                 // PAYLOAD_LENGTH byte payload
                                                 // PAYLOAD_LENGTH in radio.h
  }

  hal_nrf_set_rf_channel(RF_CHANNEL);            // Operating on static channel
 800195e:	2046      	movs	r0, #70	; 0x46
 8001960:	f7ff fbc4 	bl	80010ec <hal_nrf_set_rf_channel>
                                                 // Defined in radio.h. 
                                                 // Frequenzy = 
                                                 //        2400 + RF_CHANNEL

  hal_nrf_set_power_mode(HAL_NRF_PWR_UP);        // Power up device
 8001964:	2001      	movs	r0, #1
 8001966:	f7ff fb9e 	bl	80010a6 <hal_nrf_set_power_mode>

  // Wait for the radio to power up
  delay_us(135);
 800196a:	2087      	movs	r0, #135	; 0x87
 800196c:	f000 f9ac 	bl	8001cc8 <delay_us>

  radio_set_status (RF_IDLE);                    // Radio now ready
 8001970:	2000      	movs	r0, #0
 8001972:	f000 f851 	bl	8001a18 <radio_set_status>
}    
 8001976:	bf00      	nop
 8001978:	3708      	adds	r7, #8
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
	...

08001980 <radio_send_packet>:
 * and read with radio_get_status().
 */
static radio_status_t status;

void radio_send_packet(uint8_t *packet, uint8_t length)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	460b      	mov	r3, r1
 800198a:	70fb      	strb	r3, [r7, #3]
  hal_nrf_write_tx_pload(packet, length);      // load message into radio
 800198c:	78fb      	ldrb	r3, [r7, #3]
 800198e:	4619      	mov	r1, r3
 8001990:	6878      	ldr	r0, [r7, #4]
 8001992:	f7ff fc19 	bl	80011c8 <hal_nrf_write_tx_pload>

  //      CE
  CE_PULSE();                                 // send packet
 8001996:	2300      	movs	r3, #0
 8001998:	73fb      	strb	r3, [r7, #15]
 800199a:	230a      	movs	r3, #10
 800199c:	73bb      	strb	r3, [r7, #14]
 800199e:	2201      	movs	r2, #1
 80019a0:	2108      	movs	r1, #8
 80019a2:	480e      	ldr	r0, [pc, #56]	; (80019dc <radio_send_packet+0x5c>)
 80019a4:	f7fe fda6 	bl	80004f4 <GPIO_WriteBit>
 80019a8:	e007      	b.n	80019ba <radio_send_packet+0x3a>
 80019aa:	7bfb      	ldrb	r3, [r7, #15]
 80019ac:	3301      	adds	r3, #1
 80019ae:	73fb      	strb	r3, [r7, #15]
 80019b0:	7bfb      	ldrb	r3, [r7, #15]
 80019b2:	2b05      	cmp	r3, #5
 80019b4:	d9f9      	bls.n	80019aa <radio_send_packet+0x2a>
 80019b6:	2300      	movs	r3, #0
 80019b8:	73fb      	strb	r3, [r7, #15]
 80019ba:	7bbb      	ldrb	r3, [r7, #14]
 80019bc:	1e5a      	subs	r2, r3, #1
 80019be:	73ba      	strb	r2, [r7, #14]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d1f5      	bne.n	80019b0 <radio_send_packet+0x30>
 80019c4:	2200      	movs	r2, #0
 80019c6:	2108      	movs	r1, #8
 80019c8:	4804      	ldr	r0, [pc, #16]	; (80019dc <radio_send_packet+0x5c>)
 80019ca:	f7fe fd93 	bl	80004f4 <GPIO_WriteBit>

  radio_set_status (RF_BUSY);                 // trans. in progress; RF_BUSY
 80019ce:	2005      	movs	r0, #5
 80019d0:	f000 f822 	bl	8001a18 <radio_set_status>
}
 80019d4:	bf00      	nop
 80019d6:	3710      	adds	r7, #16
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	40021000 	.word	0x40021000

080019e0 <radio_get_status>:

radio_status_t radio_get_status (void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  return status;
 80019e4:	4b03      	ldr	r3, [pc, #12]	; (80019f4 <radio_get_status+0x14>)
 80019e6:	781b      	ldrb	r3, [r3, #0]
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	2000012c 	.word	0x2000012c

080019f8 <radio_get_pload_byte>:

uint8_t radio_get_pload_byte (uint8_t byte_index)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b083      	sub	sp, #12
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	4603      	mov	r3, r0
 8001a00:	71fb      	strb	r3, [r7, #7]
  return pload[byte_index];
 8001a02:	79fb      	ldrb	r3, [r7, #7]
 8001a04:	4a03      	ldr	r2, [pc, #12]	; (8001a14 <radio_get_pload_byte+0x1c>)
 8001a06:	5cd3      	ldrb	r3, [r2, r3]
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	370c      	adds	r7, #12
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr
 8001a14:	2000010c 	.word	0x2000010c

08001a18 <radio_set_status>:

void radio_set_status (radio_status_t new_status)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	4603      	mov	r3, r0
 8001a20:	71fb      	strb	r3, [r7, #7]
  status = new_status;
 8001a22:	4a04      	ldr	r2, [pc, #16]	; (8001a34 <radio_set_status+0x1c>)
 8001a24:	79fb      	ldrb	r3, [r7, #7]
 8001a26:	7013      	strb	r3, [r2, #0]
}
 8001a28:	bf00      	nop
 8001a2a:	370c      	adds	r7, #12
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr
 8001a34:	2000012c 	.word	0x2000012c

08001a38 <radio_irq>:

void radio_irq(void) 
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  if (state_of_interrupt())                         // Check if an interupt is
 8001a3c:	f000 fa1e 	bl	8001e7c <state_of_interrupt>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d038      	beq.n	8001ab8 <radio_irq+0x80>
  {                                             // triggered
    switch(hal_nrf_get_clear_irq_flags ())
 8001a46:	f7ff f9c6 	bl	8000dd6 <hal_nrf_get_clear_irq_flags>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b20      	cmp	r3, #32
 8001a4e:	d00f      	beq.n	8001a70 <radio_irq+0x38>
 8001a50:	2b20      	cmp	r3, #32
 8001a52:	dc02      	bgt.n	8001a5a <radio_irq+0x22>
 8001a54:	2b10      	cmp	r3, #16
 8001a56:	d005      	beq.n	8001a64 <radio_irq+0x2c>
        }
        radio_set_status (RF_TX_AP);
        break;
  
      default:
        break;    
 8001a58:	e02c      	b.n	8001ab4 <radio_irq+0x7c>
    switch(hal_nrf_get_clear_irq_flags ())
 8001a5a:	2b40      	cmp	r3, #64	; 0x40
 8001a5c:	d00f      	beq.n	8001a7e <radio_irq+0x46>
 8001a5e:	2b60      	cmp	r3, #96	; 0x60
 8001a60:	d01c      	beq.n	8001a9c <radio_irq+0x64>
        break;    
 8001a62:	e027      	b.n	8001ab4 <radio_irq+0x7c>
        hal_nrf_flush_tx();                     // flush tx fifo, avoid fifo jam
 8001a64:	f7ff fc51 	bl	800130a <hal_nrf_flush_tx>
        radio_set_status (RF_MAX_RT);
 8001a68:	2001      	movs	r0, #1
 8001a6a:	f7ff ffd5 	bl	8001a18 <radio_set_status>
        break;
 8001a6e:	e021      	b.n	8001ab4 <radio_irq+0x7c>
        radio_set_status (RF_TX_DS);
 8001a70:	2002      	movs	r0, #2
 8001a72:	f7ff ffd1 	bl	8001a18 <radio_set_status>
        break;
 8001a76:	e01d      	b.n	8001ab4 <radio_irq+0x7c>
          hal_nrf_read_rx_pload(pload);
 8001a78:	4810      	ldr	r0, [pc, #64]	; (8001abc <radio_irq+0x84>)
 8001a7a:	f7ff fc39 	bl	80012f0 <hal_nrf_read_rx_pload>
        while (!hal_nrf_rx_fifo_empty ())
 8001a7e:	f7ff fb97 	bl	80011b0 <hal_nrf_rx_fifo_empty>
 8001a82:	4603      	mov	r3, r0
 8001a84:	f083 0301 	eor.w	r3, r3, #1
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d1f4      	bne.n	8001a78 <radio_irq+0x40>
        radio_set_status (RF_RX_DR);
 8001a8e:	2003      	movs	r0, #3
 8001a90:	f7ff ffc2 	bl	8001a18 <radio_set_status>
        break;
 8001a94:	e00e      	b.n	8001ab4 <radio_irq+0x7c>
          hal_nrf_read_rx_pload(pload);
 8001a96:	4809      	ldr	r0, [pc, #36]	; (8001abc <radio_irq+0x84>)
 8001a98:	f7ff fc2a 	bl	80012f0 <hal_nrf_read_rx_pload>
        while (!hal_nrf_rx_fifo_empty ())
 8001a9c:	f7ff fb88 	bl	80011b0 <hal_nrf_rx_fifo_empty>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	f083 0301 	eor.w	r3, r3, #1
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d1f4      	bne.n	8001a96 <radio_irq+0x5e>
        radio_set_status (RF_TX_AP);
 8001aac:	2004      	movs	r0, #4
 8001aae:	f7ff ffb3 	bl	8001a18 <radio_set_status>
        break;
 8001ab2:	bf00      	nop
    }

    reset_state_of_interrupt();
 8001ab4:	f000 f9ee 	bl	8001e94 <reset_state_of_interrupt>
  }
}
 8001ab8:	bf00      	nop
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	2000010c 	.word	0x2000010c

08001ac0 <device_ptx_mode_sb>:

/** The data to send in ShockBurst mode */
static uint8_t pload_sb[RF_PAYLOAD_LENGTH];

void device_ptx_mode_sb(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
	while (true)
	{
		// Wait til the packet is sent
		do
		{
			radio_irq();
 8001ac4:	f7ff ffb8 	bl	8001a38 <radio_irq>
		}
		while ((radio_get_status()) == RF_BUSY);
 8001ac8:	f7ff ff8a 	bl	80019e0 <radio_get_status>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b05      	cmp	r3, #5
 8001ad0:	d0f8      	beq.n	8001ac4 <device_ptx_mode_sb+0x4>

		delay_ms(100);
 8001ad2:	2064      	movs	r0, #100	; 0x64
 8001ad4:	f000 f912 	bl	8001cfc <delay_ms>

		// Set up the payload according to the input button 1
		pload_sb[0] = 0;
 8001ad8:	4b08      	ldr	r3, [pc, #32]	; (8001afc <device_ptx_mode_sb+0x3c>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	701a      	strb	r2, [r3, #0]

		if(rand() % 2)//simulate button
 8001ade:	f000 ffad 	bl	8002a3c <rand>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	f003 0301 	and.w	r3, r3, #1
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d002      	beq.n	8001af2 <device_ptx_mode_sb+0x32>
		{
			pload_sb[0] = 1;
 8001aec:	4b03      	ldr	r3, [pc, #12]	; (8001afc <device_ptx_mode_sb+0x3c>)
 8001aee:	2201      	movs	r2, #1
 8001af0:	701a      	strb	r2, [r3, #0]
		}

		//Send the packet
		radio_send_packet(pload_sb, RF_PAYLOAD_LENGTH);
 8001af2:	2120      	movs	r1, #32
 8001af4:	4801      	ldr	r0, [pc, #4]	; (8001afc <device_ptx_mode_sb+0x3c>)
 8001af6:	f7ff ff43 	bl	8001980 <radio_send_packet>
	while (true)
 8001afa:	e7e3      	b.n	8001ac4 <device_ptx_mode_sb+0x4>
 8001afc:	20000130 	.word	0x20000130

08001b00 <device_prx_mode_sb>:
	}
}

void device_prx_mode_sb(void) {
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0

	NRF24_CE_HIGH();
 8001b04:	2201      	movs	r2, #1
 8001b06:	2108      	movs	r1, #8
 8001b08:	4818      	ldr	r0, [pc, #96]	; (8001b6c <device_prx_mode_sb+0x6c>)
 8001b0a:	f7fe fcf3 	bl	80004f4 <GPIO_WriteBit>

	while (true)
	{
		mdelay_timer(130);
 8001b0e:	2082      	movs	r0, #130	; 0x82
 8001b10:	f000 fb48 	bl	80021a4 <mdelay_timer>

		// Run until either 130ms has lapsed
		// OR there is data on the radio
		do
		{
			radio_irq();
 8001b14:	f7ff ff90 	bl	8001a38 <radio_irq>
		}
		while ((radio_get_status() == RF_IDLE) && get_TimingDelay());
 8001b18:	f7ff ff62 	bl	80019e0 <radio_get_status>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d104      	bne.n	8001b2c <device_prx_mode_sb+0x2c>
 8001b22:	f000 fb4f 	bl	80021c4 <get_TimingDelay>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d1f3      	bne.n	8001b14 <device_prx_mode_sb+0x14>

		if ((radio_get_status()) == RF_RX_DR)
 8001b2c:	f7ff ff58 	bl	80019e0 <radio_get_status>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b03      	cmp	r3, #3
 8001b34:	d111      	bne.n	8001b5a <device_prx_mode_sb+0x5a>
		{
			// Get the payload from the PTX and set LED1 accordingly
			if (radio_get_pload_byte(0) == 1)
 8001b36:	2000      	movs	r0, #0
 8001b38:	f7ff ff5e 	bl	80019f8 <radio_get_pload_byte>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b01      	cmp	r3, #1
 8001b40:	d105      	bne.n	8001b4e <device_prx_mode_sb+0x4e>
			{
				LED_ON();
 8001b42:	2201      	movs	r2, #1
 8001b44:	2110      	movs	r1, #16
 8001b46:	4809      	ldr	r0, [pc, #36]	; (8001b6c <device_prx_mode_sb+0x6c>)
 8001b48:	f7fe fcd4 	bl	80004f4 <GPIO_WriteBit>
 8001b4c:	e00a      	b.n	8001b64 <device_prx_mode_sb+0x64>
			}
			else
			{
				LED_OFF();
 8001b4e:	2200      	movs	r2, #0
 8001b50:	2110      	movs	r1, #16
 8001b52:	4806      	ldr	r0, [pc, #24]	; (8001b6c <device_prx_mode_sb+0x6c>)
 8001b54:	f7fe fcce 	bl	80004f4 <GPIO_WriteBit>
 8001b58:	e004      	b.n	8001b64 <device_prx_mode_sb+0x64>
			}
		}
		else
		{
			LED_OFF();
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	2110      	movs	r1, #16
 8001b5e:	4803      	ldr	r0, [pc, #12]	; (8001b6c <device_prx_mode_sb+0x6c>)
 8001b60:	f7fe fcc8 	bl	80004f4 <GPIO_WriteBit>
		}

		// Set radio status to idle
		radio_set_status(RF_IDLE);
 8001b64:	2000      	movs	r0, #0
 8001b66:	f7ff ff57 	bl	8001a18 <radio_set_status>
		mdelay_timer(130);
 8001b6a:	e7d0      	b.n	8001b0e <device_prx_mode_sb+0xe>
 8001b6c:	40021000 	.word	0x40021000

08001b70 <radio_sb_init>:
#include "radio_sb.h"
#include "radio.h"
#include "delay.h"

void radio_sb_init (const uint8_t *address, hal_nrf_operation_mode_t operational_mode)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	460b      	mov	r3, r1
 8001b7a:	70fb      	strb	r3, [r7, #3]
  hal_nrf_close_pipe(HAL_NRF_ALL);               // First close all radio pipes
 8001b7c:	20ff      	movs	r0, #255	; 0xff
 8001b7e:	f7ff f9af 	bl	8000ee0 <hal_nrf_close_pipe>
                                                 // Pipe 0 and 1 open by default
  hal_nrf_open_pipe(HAL_NRF_PIPE0, false);       // Open pipe0, without/autoack
 8001b82:	2100      	movs	r1, #0
 8001b84:	2000      	movs	r0, #0
 8001b86:	f7ff f94d 	bl	8000e24 <hal_nrf_open_pipe>

  hal_nrf_set_crc_mode(HAL_NRF_CRC_16BIT);       // Operates in 16bits CRC mode
 8001b8a:	2003      	movs	r0, #3
 8001b8c:	f7ff f92f 	bl	8000dee <hal_nrf_set_crc_mode>
  hal_nrf_set_auto_retr(0, RF_RETRANS_DELAY);    // Disables auto retransmit
 8001b90:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001b94:	2000      	movs	r0, #0
 8001b96:	f7ff fa15 	bl	8000fc4 <hal_nrf_set_auto_retr>



  hal_nrf_set_address_width(HAL_NRF_AW_5BYTES);  // 5 bytes address width
 8001b9a:	2005      	movs	r0, #5
 8001b9c:	f7ff fa32 	bl	8001004 <hal_nrf_set_address_width>
  hal_nrf_set_address(HAL_NRF_TX, address);      // Set device's addresses
 8001ba0:	6879      	ldr	r1, [r7, #4]
 8001ba2:	2006      	movs	r0, #6
 8001ba4:	f7ff f9de 	bl	8000f64 <hal_nrf_set_address>
  hal_nrf_set_address(HAL_NRF_PIPE0, address);   // Sets recieving address on 
 8001ba8:	6879      	ldr	r1, [r7, #4]
 8001baa:	2000      	movs	r0, #0
 8001bac:	f7ff f9da 	bl	8000f64 <hal_nrf_set_address>
                                                 // pipe0  
  
  if(operational_mode == HAL_NRF_PTX)            // Mode depentant settings
 8001bb0:	78fb      	ldrb	r3, [r7, #3]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d103      	bne.n	8001bbe <radio_sb_init+0x4e>
  {
    hal_nrf_set_operation_mode(HAL_NRF_PTX);     // Enter TX mode
 8001bb6:	2000      	movs	r0, #0
 8001bb8:	f7ff fa52 	bl	8001060 <hal_nrf_set_operation_mode>
 8001bbc:	e006      	b.n	8001bcc <radio_sb_init+0x5c>
  }
  else
  {
    hal_nrf_set_operation_mode(HAL_NRF_PRX);     // Enter RX mode
 8001bbe:	2001      	movs	r0, #1
 8001bc0:	f7ff fa4e 	bl	8001060 <hal_nrf_set_operation_mode>
    hal_nrf_set_rx_pload_width((uint8_t)HAL_NRF_PIPE0, RF_PAYLOAD_LENGTH);
 8001bc4:	2120      	movs	r1, #32
 8001bc6:	2000      	movs	r0, #0
 8001bc8:	f7ff fa2c 	bl	8001024 <hal_nrf_set_rx_pload_width>
                                                 // Pipe0 expect 
                                                 // PAYLOAD_LENGTH byte payload
                                                 // PAYLOAD_LENGTH in radio.h
  }

  hal_nrf_set_rf_channel(RF_CHANNEL);            // Operating on static channel 
 8001bcc:	2046      	movs	r0, #70	; 0x46
 8001bce:	f7ff fa8d 	bl	80010ec <hal_nrf_set_rf_channel>
                                                 // Defined in radio.h. 
                                                 // Frequenzy = 
                                                 //        2400 + RF_CHANNEL

  hal_nrf_set_power_mode(HAL_NRF_PWR_UP);        // Power up device
 8001bd2:	2001      	movs	r0, #1
 8001bd4:	f7ff fa67 	bl	80010a6 <hal_nrf_set_power_mode>

  hal_nrf_set_output_power(HAL_NRF_0DBM);
 8001bd8:	2003      	movs	r0, #3
 8001bda:	f7ff fa95 	bl	8001108 <hal_nrf_set_output_power>
  hal_nrf_set_datarate(HAL_NRF_250KBPS);           // Uncomment this line for
 8001bde:	2000      	movs	r0, #0
 8001be0:	f7ff faad 	bl	800113e <hal_nrf_set_datarate>
                                                 // compatibility with nRF2401 
                                                 // and nRF24E1

  delay_us(135); 								// Wait for the radio to power up
 8001be4:	2087      	movs	r0, #135	; 0x87
 8001be6:	f000 f86f 	bl	8001cc8 <delay_us>

  radio_set_status (RF_IDLE);                    // Radio now ready
 8001bea:	2000      	movs	r0, #0
 8001bec:	f7ff ff14 	bl	8001a18 <radio_set_status>
}                                                
 8001bf0:	bf00      	nop
 8001bf2:	3708      	adds	r7, #8
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}

08001bf8 <main>:
 * primary transmitter mode (PTX) and primary reciever mode (PRX), and between
 * the functionality levels ShockBurst (sb), Enchanced ShockBurst, 
 * and Enhanced ShockBurst with Bidirectional data (pl).
 */  
int main(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
  state_t current_state = DEVICE_PRX_PL;
 8001bfe:	2305      	movs	r3, #5
 8001c00:	71fb      	strb	r3, [r7, #7]

  SystemInit();                 //Hardware dependant system initialisation
 8001c02:	f000 fe45 	bl	8002890 <SystemInit>
  uart_init();
 8001c06:	f000 fb17 	bl	8002238 <uart_init>

  // Configure SPI
  nrf24_conrtol_pin_init();
 8001c0a:	f7ff fd77 	bl	80016fc <nrf24_conrtol_pin_init>
  spim_init(SPI3, 8);
 8001c0e:	2108      	movs	r1, #8
 8001c10:	482a      	ldr	r0, [pc, #168]	; (8001cbc <main+0xc4>)
 8001c12:	f000 f971 	bl	8001ef8 <spim_init>
  Setup_Interrupt_NRF_IRQ_PIN();
 8001c16:	f000 f8f1 	bl	8001dfc <Setup_Interrupt_NRF_IRQ_PIN>

  Led_Ini();
 8001c1a:	f000 f95b 	bl	8001ed4 <Led_Ini>
  SysTick_Ini();
 8001c1e:	f000 faf5 	bl	800220c <SysTick_Ini>

  uart_send_string(COM1, "STM32 & NRF24L01+", CRLF);
 8001c22:	2202      	movs	r2, #2
 8001c24:	4926      	ldr	r1, [pc, #152]	; (8001cc0 <main+0xc8>)
 8001c26:	2000      	movs	r0, #0
 8001c28:	f000 fc8e 	bl	8002548 <uart_send_string>

  //Implemenation of a simple state machine. 
  while (1)
  {
    switch (current_state)
 8001c2c:	79fb      	ldrb	r3, [r7, #7]
 8001c2e:	2b08      	cmp	r3, #8
 8001c30:	d83e      	bhi.n	8001cb0 <main+0xb8>
 8001c32:	a201      	add	r2, pc, #4	; (adr r2, 8001c38 <main+0x40>)
 8001c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c38:	08001cb7 	.word	0x08001cb7
 8001c3c:	08001cb7 	.word	0x08001cb7
 8001c40:	08001cb7 	.word	0x08001cb7
 8001c44:	08001c5d 	.word	0x08001c5d
 8001c48:	08001c6b 	.word	0x08001c6b
 8001c4c:	08001c79 	.word	0x08001c79
 8001c50:	08001c87 	.word	0x08001c87
 8001c54:	08001c95 	.word	0x08001c95
 8001c58:	08001ca3 	.word	0x08001ca3

      case DEVICE_PTX_IDLE:                   // In PTX mode, but still lack 
        break;                                // functionality

      case DEVICE_PRX_SB:                     // Start as PRX in ShockBurst 
        radio_sb_init (address, HAL_NRF_PRX);
 8001c5c:	2101      	movs	r1, #1
 8001c5e:	4819      	ldr	r0, [pc, #100]	; (8001cc4 <main+0xcc>)
 8001c60:	f7ff ff86 	bl	8001b70 <radio_sb_init>
        device_prx_mode_sb ();
 8001c64:	f7ff ff4c 	bl	8001b00 <device_prx_mode_sb>
        break;
 8001c68:	e026      	b.n	8001cb8 <main+0xc0>

      case DEVICE_PRX_ESB:                    // Start as PRX in Enhanced 
        radio_esb_init (address, HAL_NRF_PRX);// ShockBurst
 8001c6a:	2101      	movs	r1, #1
 8001c6c:	4815      	ldr	r0, [pc, #84]	; (8001cc4 <main+0xcc>)
 8001c6e:	f7ff fd07 	bl	8001680 <radio_esb_init>
        device_prx_mode_esb ();
 8001c72:	f7ff fcb9 	bl	80015e8 <device_prx_mode_esb>
        break;
 8001c76:	e01f      	b.n	8001cb8 <main+0xc0>

      case DEVICE_PRX_PL:                     //Start as PRX in Enhanced 
        radio_pl_init (address, HAL_NRF_PRX); //ShockBurst with ACK payload
 8001c78:	2101      	movs	r1, #1
 8001c7a:	4812      	ldr	r0, [pc, #72]	; (8001cc4 <main+0xcc>)
 8001c7c:	f7ff fe3a 	bl	80018f4 <radio_pl_init>
        device_prx_mode_pl ();
 8001c80:	f7ff fdba 	bl	80017f8 <device_prx_mode_pl>
        break;
 8001c84:	e018      	b.n	8001cb8 <main+0xc0>

      case DEVICE_PTX_SB:                     //Start as PTX in ShockBurst
        radio_sb_init (address, HAL_NRF_PTX);
 8001c86:	2100      	movs	r1, #0
 8001c88:	480e      	ldr	r0, [pc, #56]	; (8001cc4 <main+0xcc>)
 8001c8a:	f7ff ff71 	bl	8001b70 <radio_sb_init>
        device_ptx_mode_sb ();
 8001c8e:	f7ff ff17 	bl	8001ac0 <device_ptx_mode_sb>
        break;
 8001c92:	e011      	b.n	8001cb8 <main+0xc0>

      case DEVICE_PTX_ESB:                    //Start as PTX in Enhanced 
        radio_esb_init (address, HAL_NRF_PTX);//ShockBurst
 8001c94:	2100      	movs	r1, #0
 8001c96:	480b      	ldr	r0, [pc, #44]	; (8001cc4 <main+0xcc>)
 8001c98:	f7ff fcf2 	bl	8001680 <radio_esb_init>
        device_ptx_mode_esb ();
 8001c9c:	f7ff fc70 	bl	8001580 <device_ptx_mode_esb>
        break;
 8001ca0:	e00a      	b.n	8001cb8 <main+0xc0>

      case DEVICE_PTX_PL:                     // Start as PTX in Enhanced 
        radio_pl_init (address, HAL_NRF_PTX); // ShockBurst with ACK payload
 8001ca2:	2100      	movs	r1, #0
 8001ca4:	4807      	ldr	r0, [pc, #28]	; (8001cc4 <main+0xcc>)
 8001ca6:	f7ff fe25 	bl	80018f4 <radio_pl_init>
        device_ptx_mode_pl ();
 8001caa:	f7ff fd45 	bl	8001738 <device_ptx_mode_pl>
        break;
 8001cae:	e003      	b.n	8001cb8 <main+0xc0>

      default:                                // If in an illegal state, set to
        current_state = DEVICE_IDLE;       // default state (DEVICE_IDLE)
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	71fb      	strb	r3, [r7, #7]
        break;
 8001cb4:	e000      	b.n	8001cb8 <main+0xc0>
        break;
 8001cb6:	bf00      	nop
    switch (current_state)
 8001cb8:	e7b8      	b.n	8001c2c <main+0x34>
 8001cba:	bf00      	nop
 8001cbc:	40003c00 	.word	0x40003c00
 8001cc0:	08002c44 	.word	0x08002c44
 8001cc4:	08002c58 	.word	0x08002c58

08001cc8 <delay_us>:

//==============================================================================
//    ~1 
//==============================================================================
void delay_us(unsigned int us)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b085      	sub	sp, #20
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  unsigned int tick = 0;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	60fb      	str	r3, [r7, #12]
  
  while (us--)
 8001cd4:	e007      	b.n	8001ce6 <delay_us+0x1e>
  {
    while (tick < 6)
    {
      tick++;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	3301      	adds	r3, #1
 8001cda:	60fb      	str	r3, [r7, #12]
    while (tick < 6)
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	2b05      	cmp	r3, #5
 8001ce0:	d9f9      	bls.n	8001cd6 <delay_us+0xe>
    }
    tick = 0;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	60fb      	str	r3, [r7, #12]
  while (us--)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	1e5a      	subs	r2, r3, #1
 8001cea:	607a      	str	r2, [r7, #4]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d1f5      	bne.n	8001cdc <delay_us+0x14>
  }
}
 8001cf0:	bf00      	nop
 8001cf2:	3714      	adds	r7, #20
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr

08001cfc <delay_ms>:

//==============================================================================
//    ~1 
//==============================================================================
void delay_ms(unsigned int ms)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  while (ms--)
 8001d04:	e003      	b.n	8001d0e <delay_ms+0x12>
  {
    delay_us(1000);
 8001d06:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001d0a:	f7ff ffdd 	bl	8001cc8 <delay_us>
  while (ms--)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	1e5a      	subs	r2, r3, #1
 8001d12:	607a      	str	r2, [r7, #4]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d1f6      	bne.n	8001d06 <delay_ms+0xa>
  }
}
 8001d18:	bf00      	nop
 8001d1a:	3708      	adds	r7, #8
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <gpio_SetGPIOmode_Out>:

//==============================================================================
//     ( )   
//==============================================================================
void gpio_SetGPIOmode_Out(GPIO_TypeDef* GPIOx, uint16_t Mask)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
 8001d28:	460b      	mov	r3, r1
 8001d2a:	807b      	strh	r3, [r7, #2]
  GPIO_InitTypeDef InitStruct;
  InitStruct.GPIO_Pin = Mask;
 8001d2c:	887b      	ldrh	r3, [r7, #2]
 8001d2e:	60bb      	str	r3, [r7, #8]
  InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 8001d30:	2301      	movs	r3, #1
 8001d32:	733b      	strb	r3, [r7, #12]
  InitStruct.GPIO_OType = GPIO_OType_PP;
 8001d34:	2300      	movs	r3, #0
 8001d36:	73bb      	strb	r3, [r7, #14]
  InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	73fb      	strb	r3, [r7, #15]
  InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8001d3c:	2302      	movs	r3, #2
 8001d3e:	737b      	strb	r3, [r7, #13]

  GPIO_Init(GPIOx, &InitStruct);
 8001d40:	f107 0308 	add.w	r3, r7, #8
 8001d44:	4619      	mov	r1, r3
 8001d46:	6878      	ldr	r0, [r7, #4]
 8001d48:	f7fe fb46 	bl	80003d8 <GPIO_Init>
}
 8001d4c:	bf00      	nop
 8001d4e:	3710      	adds	r7, #16
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <gpio_PortClockStart>:

//==============================================================================
//    GPIO
//==============================================================================
void gpio_PortClockStart(GPIO_TypeDef *GPIOx)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  if (GPIOx == GPIOA)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	4a20      	ldr	r2, [pc, #128]	; (8001de0 <gpio_PortClockStart+0x8c>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d104      	bne.n	8001d6e <gpio_PortClockStart+0x1a>
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8001d64:	2101      	movs	r1, #1
 8001d66:	2001      	movs	r0, #1
 8001d68:	f7fe fcce 	bl	8000708 <RCC_AHB1PeriphClockCmd>
	  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
  else if (GPIOx == GPIOF)
	  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);
  else if (GPIOx == GPIOG)
	  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOG, ENABLE);
}
 8001d6c:	e034      	b.n	8001dd8 <gpio_PortClockStart+0x84>
  else if (GPIOx == GPIOB)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	4a1c      	ldr	r2, [pc, #112]	; (8001de4 <gpio_PortClockStart+0x90>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d104      	bne.n	8001d80 <gpio_PortClockStart+0x2c>
	  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8001d76:	2101      	movs	r1, #1
 8001d78:	2002      	movs	r0, #2
 8001d7a:	f7fe fcc5 	bl	8000708 <RCC_AHB1PeriphClockCmd>
}
 8001d7e:	e02b      	b.n	8001dd8 <gpio_PortClockStart+0x84>
  else if (GPIOx == GPIOC)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	4a19      	ldr	r2, [pc, #100]	; (8001de8 <gpio_PortClockStart+0x94>)
 8001d84:	4293      	cmp	r3, r2
 8001d86:	d104      	bne.n	8001d92 <gpio_PortClockStart+0x3e>
	  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8001d88:	2101      	movs	r1, #1
 8001d8a:	2004      	movs	r0, #4
 8001d8c:	f7fe fcbc 	bl	8000708 <RCC_AHB1PeriphClockCmd>
}
 8001d90:	e022      	b.n	8001dd8 <gpio_PortClockStart+0x84>
  else if (GPIOx == GPIOD)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	4a15      	ldr	r2, [pc, #84]	; (8001dec <gpio_PortClockStart+0x98>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d104      	bne.n	8001da4 <gpio_PortClockStart+0x50>
	  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8001d9a:	2101      	movs	r1, #1
 8001d9c:	2008      	movs	r0, #8
 8001d9e:	f7fe fcb3 	bl	8000708 <RCC_AHB1PeriphClockCmd>
}
 8001da2:	e019      	b.n	8001dd8 <gpio_PortClockStart+0x84>
  else if (GPIOx == GPIOE)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	4a12      	ldr	r2, [pc, #72]	; (8001df0 <gpio_PortClockStart+0x9c>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d104      	bne.n	8001db6 <gpio_PortClockStart+0x62>
	  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8001dac:	2101      	movs	r1, #1
 8001dae:	2010      	movs	r0, #16
 8001db0:	f7fe fcaa 	bl	8000708 <RCC_AHB1PeriphClockCmd>
}
 8001db4:	e010      	b.n	8001dd8 <gpio_PortClockStart+0x84>
  else if (GPIOx == GPIOF)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	4a0e      	ldr	r2, [pc, #56]	; (8001df4 <gpio_PortClockStart+0xa0>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d104      	bne.n	8001dc8 <gpio_PortClockStart+0x74>
	  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 8001dbe:	2101      	movs	r1, #1
 8001dc0:	2020      	movs	r0, #32
 8001dc2:	f7fe fca1 	bl	8000708 <RCC_AHB1PeriphClockCmd>
}
 8001dc6:	e007      	b.n	8001dd8 <gpio_PortClockStart+0x84>
  else if (GPIOx == GPIOG)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	4a0b      	ldr	r2, [pc, #44]	; (8001df8 <gpio_PortClockStart+0xa4>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d103      	bne.n	8001dd8 <gpio_PortClockStart+0x84>
	  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 8001dd0:	2101      	movs	r1, #1
 8001dd2:	2040      	movs	r0, #64	; 0x40
 8001dd4:	f7fe fc98 	bl	8000708 <RCC_AHB1PeriphClockCmd>
}
 8001dd8:	bf00      	nop
 8001dda:	3708      	adds	r7, #8
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	40020000 	.word	0x40020000
 8001de4:	40020400 	.word	0x40020400
 8001de8:	40020800 	.word	0x40020800
 8001dec:	40020c00 	.word	0x40020c00
 8001df0:	40021000 	.word	0x40021000
 8001df4:	40021400 	.word	0x40021400
 8001df8:	40021800 	.word	0x40021800

08001dfc <Setup_Interrupt_NRF_IRQ_PIN>:
#define INVEN_INT_EXTI_PIN                    EXTI_PinSource9
#define INVEN_INT_EXTI_LINE                   EXTI_Line9
#define INVEN_INT_EXTI_IRQ                    EXTI9_5_IRQn

void Setup_Interrupt_NRF_IRQ_PIN(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b086      	sub	sp, #24
 8001e00:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	EXTI_InitTypeDef EXTI_InitStructure;

	/* Enable GPIOB clock */
	RCC_AHB1PeriphClockCmd(INVEN_INT_GPIO_CLK, ENABLE);
 8001e02:	2101      	movs	r1, #1
 8001e04:	2002      	movs	r0, #2
 8001e06:	f7fe fc7f 	bl	8000708 <RCC_AHB1PeriphClockCmd>
	/* Enable SYSCFG clock */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8001e0a:	2101      	movs	r1, #1
 8001e0c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001e10:	f7fe fcba 	bl	8000788 <RCC_APB2PeriphClockCmd>

	/* Configure invensense sensor interrupt pin as input floating */
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8001e14:	2300      	movs	r3, #0
 8001e16:	753b      	strb	r3, [r7, #20]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	75fb      	strb	r3, [r7, #23]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	757b      	strb	r3, [r7, #21]
	GPIO_InitStructure.GPIO_Pin = INVEN_INT_PIN;
 8001e20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e24:	613b      	str	r3, [r7, #16]
	GPIO_Init(INVEN_INT_GPIO_PORT, &GPIO_InitStructure); //GPIOE
 8001e26:	f107 0310 	add.w	r3, r7, #16
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	4812      	ldr	r0, [pc, #72]	; (8001e78 <Setup_Interrupt_NRF_IRQ_PIN+0x7c>)
 8001e2e:	f7fe fad3 	bl	80003d8 <GPIO_Init>

	/* Connect EXTI Line to inv sensor interrupt pin */
	SYSCFG_EXTILineConfig(INVEN_INT_EXTI_PORT, INVEN_INT_EXTI_PIN);
 8001e32:	2109      	movs	r1, #9
 8001e34:	2001      	movs	r0, #1
 8001e36:	f7fe fd85 	bl	8000944 <SYSCFG_EXTILineConfig>

	/* Configure EXTI Line1 */
	EXTI_InitStructure.EXTI_Line = INVEN_INT_EXTI_LINE;
 8001e3a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e3e:	607b      	str	r3, [r7, #4]
	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 8001e40:	2300      	movs	r3, #0
 8001e42:	723b      	strb	r3, [r7, #8]
	EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Falling;
 8001e44:	230c      	movs	r3, #12
 8001e46:	727b      	strb	r3, [r7, #9]
	EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	72bb      	strb	r3, [r7, #10]
	EXTI_Init(&EXTI_InitStructure);
 8001e4c:	1d3b      	adds	r3, r7, #4
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f7fe fa1c 	bl	800028c <EXTI_Init>

	/* Enable and set EXTI Line Interrupt to the highest priority */
	NVIC_InitStructure.NVIC_IRQChannel = INVEN_INT_EXTI_IRQ;
 8001e54:	2317      	movs	r3, #23
 8001e56:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x01;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x01;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001e60:	2301      	movs	r3, #1
 8001e62:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStructure);
 8001e64:	f107 030c 	add.w	r3, r7, #12
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f7fe f9ad 	bl	80001c8 <NVIC_Init>
}
 8001e6e:	bf00      	nop
 8001e70:	3718      	adds	r7, #24
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	40020400 	.word	0x40020400

08001e7c <state_of_interrupt>:

uint8_t state_of_interrupt(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
	return interrupt_state;
 8001e80:	4b03      	ldr	r3, [pc, #12]	; (8001e90 <state_of_interrupt+0x14>)
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	b2db      	uxtb	r3, r3
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr
 8001e90:	20000150 	.word	0x20000150

08001e94 <reset_state_of_interrupt>:

void reset_state_of_interrupt(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	af00      	add	r7, sp, #0
	interrupt_state = 0;
 8001e98:	4b03      	ldr	r3, [pc, #12]	; (8001ea8 <reset_state_of_interrupt+0x14>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	701a      	strb	r2, [r3, #0]
}
 8001e9e:	bf00      	nop
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr
 8001ea8:	20000150 	.word	0x20000150

08001eac <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
	if (EXTI_GetITStatus(EXTI_Line9) != RESET)
 8001eb0:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001eb4:	f7fe fa5c 	bl	8000370 <EXTI_GetITStatus>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d006      	beq.n	8001ecc <EXTI9_5_IRQHandler+0x20>
	{
		interrupt_state = 1;
 8001ebe:	4b04      	ldr	r3, [pc, #16]	; (8001ed0 <EXTI9_5_IRQHandler+0x24>)
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	701a      	strb	r2, [r3, #0]
		EXTI_ClearITPendingBit(EXTI_Line9);
 8001ec4:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001ec8:	f7fe fa76 	bl	80003b8 <EXTI_ClearITPendingBit>
	}
}
 8001ecc:	bf00      	nop
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	20000150 	.word	0x20000150

08001ed4 <Led_Ini>:

#include "gpio.h"
#include "led.h"

void Led_Ini(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
	gpio_PortClockStart(LED_Port);
 8001ed8:	4806      	ldr	r0, [pc, #24]	; (8001ef4 <Led_Ini+0x20>)
 8001eda:	f7ff ff3b 	bl	8001d54 <gpio_PortClockStart>
	gpio_SetGPIOmode_Out(LED_Port, LED_Pin);
 8001ede:	2110      	movs	r1, #16
 8001ee0:	4804      	ldr	r0, [pc, #16]	; (8001ef4 <Led_Ini+0x20>)
 8001ee2:	f7ff ff1d 	bl	8001d20 <gpio_SetGPIOmode_Out>
	LED_OFF();
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	2110      	movs	r1, #16
 8001eea:	4802      	ldr	r0, [pc, #8]	; (8001ef4 <Led_Ini+0x20>)
 8001eec:	f7fe fb02 	bl	80004f4 <GPIO_WriteBit>
}
 8001ef0:	bf00      	nop
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	40021000 	.word	0x40021000

08001ef8 <spim_init>:

//==============================================================================
//   spi   master
//==============================================================================
void spim_init(SPI_TypeDef* SPIx, uint8_t WordLen)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b08a      	sub	sp, #40	; 0x28
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
 8001f00:	460b      	mov	r3, r1
 8001f02:	70fb      	strb	r3, [r7, #3]
	//   GPIO  SPI
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI3, ENABLE);
 8001f04:	2101      	movs	r1, #1
 8001f06:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001f0a:	f7fe fc1d 	bl	8000748 <RCC_APB1PeriphClockCmd>
	// RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8001f0e:	2101      	movs	r1, #1
 8001f10:	2002      	movs	r0, #2
 8001f12:	f7fe fbf9 	bl	8000708 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8001f16:	2101      	movs	r1, #1
 8001f18:	2004      	movs	r0, #4
 8001f1a:	f7fe fbf5 	bl	8000708 <RCC_AHB1PeriphClockCmd>
	GPIO_PinAFConfig(GPIOC, GPIO_PinSource12, GPIO_AF_SPI3);
 8001f1e:	2206      	movs	r2, #6
 8001f20:	210c      	movs	r1, #12
 8001f22:	4831      	ldr	r0, [pc, #196]	; (8001fe8 <spim_init+0xf0>)
 8001f24:	f7fe fafe 	bl	8000524 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource4, GPIO_AF_SPI3);
 8001f28:	2206      	movs	r2, #6
 8001f2a:	2104      	movs	r1, #4
 8001f2c:	482f      	ldr	r0, [pc, #188]	; (8001fec <spim_init+0xf4>)
 8001f2e:	f7fe faf9 	bl	8000524 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource3, GPIO_AF_SPI3);
 8001f32:	2206      	movs	r2, #6
 8001f34:	2103      	movs	r1, #3
 8001f36:	482d      	ldr	r0, [pc, #180]	; (8001fec <spim_init+0xf4>)
 8001f38:	f7fe faf4 	bl	8000524 <GPIO_PinAFConfig>

	//   GPIO   SCK  MOSI
	GPIO_InitTypeDef InitStruct;
	InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8001f42:	2302      	movs	r3, #2
 8001f44:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	InitStruct.GPIO_OType = GPIO_OType_PP;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	InitStruct.GPIO_PuPd = GPIO_PuPd_DOWN;
 8001f4e:	2302      	movs	r3, #2
 8001f50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	// SCK-Pin
	InitStruct.GPIO_Pin = GPIO_Pin_3;
 8001f54:	2308      	movs	r3, #8
 8001f56:	623b      	str	r3, [r7, #32]
	GPIO_Init(GPIOB, &InitStruct);
 8001f58:	f107 0320 	add.w	r3, r7, #32
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	4823      	ldr	r0, [pc, #140]	; (8001fec <spim_init+0xf4>)
 8001f60:	f7fe fa3a 	bl	80003d8 <GPIO_Init>
	// MOSI-Pin
	InitStruct.GPIO_Pin = GPIO_Pin_4;
 8001f64:	2310      	movs	r3, #16
 8001f66:	623b      	str	r3, [r7, #32]
	GPIO_Init(GPIOB, &InitStruct);
 8001f68:	f107 0320 	add.w	r3, r7, #32
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	481f      	ldr	r0, [pc, #124]	; (8001fec <spim_init+0xf4>)
 8001f70:	f7fe fa32 	bl	80003d8 <GPIO_Init>
	// MISO-Pin
	InitStruct.GPIO_Pin = GPIO_Pin_12;
 8001f74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f78:	623b      	str	r3, [r7, #32]
	GPIO_Init(GPIOC, &InitStruct);
 8001f7a:	f107 0320 	add.w	r3, r7, #32
 8001f7e:	4619      	mov	r1, r3
 8001f80:	4819      	ldr	r0, [pc, #100]	; (8001fe8 <spim_init+0xf0>)
 8001f82:	f7fe fa29 	bl	80003d8 <GPIO_Init>

	//  SPI
	SPI_Cmd(SPIx, DISABLE);
 8001f86:	2100      	movs	r1, #0
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	f7fe fc61 	bl	8000850 <SPI_Cmd>
	SPI_InitTypeDef SPI_InitStruct;

	SPI_InitStruct.SPI_Direction = SPI_Direction_2Lines_FullDuplex; // SPI_Direction_1Line_Tx;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	81bb      	strh	r3, [r7, #12]
	SPI_InitStruct.SPI_Mode = SPI_Mode_Master;
 8001f92:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001f96:	81fb      	strh	r3, [r7, #14]
	SPI_InitStruct.SPI_DataSize = (WordLen == 16) ? SPI_DataSize_16b : SPI_DataSize_8b;
 8001f98:	78fb      	ldrb	r3, [r7, #3]
 8001f9a:	2b10      	cmp	r3, #16
 8001f9c:	d102      	bne.n	8001fa4 <spim_init+0xac>
 8001f9e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001fa2:	e000      	b.n	8001fa6 <spim_init+0xae>
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	823b      	strh	r3, [r7, #16]
	SPI_InitStruct.SPI_CPOL = SPI_CPOL_Low;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	827b      	strh	r3, [r7, #18]
	SPI_InitStruct.SPI_CPHA = SPI_CPHA_1Edge;
 8001fac:	2300      	movs	r3, #0
 8001fae:	82bb      	strh	r3, [r7, #20]
	SPI_InitStruct.SPI_NSS = SPI_NSS_Soft;
 8001fb0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001fb4:	82fb      	strh	r3, [r7, #22]
	SPI_InitStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_16;
 8001fb6:	2318      	movs	r3, #24
 8001fb8:	833b      	strh	r3, [r7, #24]
	SPI_InitStruct.SPI_FirstBit = SPI_FirstBit_MSB;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	837b      	strh	r3, [r7, #26]
	SPI_InitStruct.SPI_CRCPolynomial = 0x7;
 8001fbe:	2307      	movs	r3, #7
 8001fc0:	83bb      	strh	r3, [r7, #28]
	SPI_Init(SPIx, &SPI_InitStruct);
 8001fc2:	f107 030c 	add.w	r3, r7, #12
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	6878      	ldr	r0, [r7, #4]
 8001fca:	f7fe fbfd 	bl	80007c8 <SPI_Init>
	SPI_Cmd(SPIx, ENABLE);
 8001fce:	2101      	movs	r1, #1
 8001fd0:	6878      	ldr	r0, [r7, #4]
 8001fd2:	f7fe fc3d 	bl	8000850 <SPI_Cmd>

	SPI_NSSInternalSoftwareConfig(SPIx, SPI_NSSInternalSoft_Set);
 8001fd6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	f7fe fc58 	bl	8000890 <SPI_NSSInternalSoftwareConfig>
}
 8001fe0:	bf00      	nop
 8001fe2:	3728      	adds	r7, #40	; 0x28
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	40020800 	.word	0x40020800
 8001fec:	40020400 	.word	0x40020400

08001ff0 <hal_nrf_rw>:
//==============================================================================

//==============================================================================
uint8_t hal_nrf_rw(uint8_t data)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	71fb      	strb	r3, [r7, #7]
	/* Loop while DR register in not emplty */
	while (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) == RESET);
 8001ffa:	bf00      	nop
 8001ffc:	2102      	movs	r1, #2
 8001ffe:	480e      	ldr	r0, [pc, #56]	; (8002038 <hal_nrf_rw+0x48>)
 8002000:	f7fe fc84 	bl	800090c <SPI_I2S_GetFlagStatus>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d0f8      	beq.n	8001ffc <hal_nrf_rw+0xc>

	/* Send a Byte through the SPI peripheral */
	SPI_I2S_SendData(SPI3, data);
 800200a:	79fb      	ldrb	r3, [r7, #7]
 800200c:	b29b      	uxth	r3, r3
 800200e:	4619      	mov	r1, r3
 8002010:	4809      	ldr	r0, [pc, #36]	; (8002038 <hal_nrf_rw+0x48>)
 8002012:	f7fe fc6c 	bl	80008ee <SPI_I2S_SendData>

	/* Wait to receive a Byte */
	while (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_RXNE) == RESET);
 8002016:	bf00      	nop
 8002018:	2101      	movs	r1, #1
 800201a:	4807      	ldr	r0, [pc, #28]	; (8002038 <hal_nrf_rw+0x48>)
 800201c:	f7fe fc76 	bl	800090c <SPI_I2S_GetFlagStatus>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d0f8      	beq.n	8002018 <hal_nrf_rw+0x28>

	/* Return the Byte read from the SPI bus */
	return (uint8_t) SPI_I2S_ReceiveData(SPI3);
 8002026:	4804      	ldr	r0, [pc, #16]	; (8002038 <hal_nrf_rw+0x48>)
 8002028:	f7fe fc54 	bl	80008d4 <SPI_I2S_ReceiveData>
 800202c:	4603      	mov	r3, r0
 800202e:	b2db      	uxtb	r3, r3
}
 8002030:	4618      	mov	r0, r3
 8002032:	3708      	adds	r7, #8
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	40003c00 	.word	0x40003c00

0800203c <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
}
 8002040:	bf00      	nop
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr

0800204a <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800204a:	b480      	push	{r7}
 800204c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800204e:	e7fe      	b.n	800204e <MemManage_Handler+0x4>

08002050 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8002054:	e7fe      	b.n	8002054 <BusFault_Handler+0x4>

08002056 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8002056:	b480      	push	{r7}
 8002058:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800205a:	e7fe      	b.n	800205a <UsageFault_Handler+0x4>

0800205c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{}
 800205c:	b480      	push	{r7}
 800205e:	af00      	add	r7, sp, #0
 8002060:	bf00      	nop
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr

0800206a <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{}
 800206a:	b480      	push	{r7}
 800206c:	af00      	add	r7, sp, #0
 800206e:	bf00      	nop
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr

08002078 <TIM4_IRQHandler>:
  * @brief  This function handles TIM4 global interrupt request.
  * @param  None
  * @retval None
  */
void TIM4_IRQHandler(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b084      	sub	sp, #16
 800207c:	af00      	add	r7, sp, #0
  RCC_ClocksTypeDef RCC_Clocks;
  RCC_GetClocksFreq(&RCC_Clocks);
 800207e:	463b      	mov	r3, r7
 8002080:	4618      	mov	r0, r3
 8002082:	f7fe fa99 	bl	80005b8 <RCC_GetClocksFreq>

  /* Clear TIM4 Capture compare interrupt pending bit */
  TIM_ClearITPendingBit(TIM4, TIM_IT_CC2);
 8002086:	2104      	movs	r1, #4
 8002088:	4818      	ldr	r0, [pc, #96]	; (80020ec <TIM4_IRQHandler+0x74>)
 800208a:	f7fe fcb5 	bl	80009f8 <TIM_ClearITPendingBit>

  /* Get the Input Capture value */
  IC2Value = TIM_GetCapture2(TIM4);
 800208e:	4817      	ldr	r0, [pc, #92]	; (80020ec <TIM4_IRQHandler+0x74>)
 8002090:	f7fe fca6 	bl	80009e0 <TIM_GetCapture2>
 8002094:	4603      	mov	r3, r0
 8002096:	b29a      	uxth	r2, r3
 8002098:	4b15      	ldr	r3, [pc, #84]	; (80020f0 <TIM4_IRQHandler+0x78>)
 800209a:	801a      	strh	r2, [r3, #0]

  if (IC2Value != 0)
 800209c:	4b14      	ldr	r3, [pc, #80]	; (80020f0 <TIM4_IRQHandler+0x78>)
 800209e:	881b      	ldrh	r3, [r3, #0]
 80020a0:	b29b      	uxth	r3, r3
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d018      	beq.n	80020d8 <TIM4_IRQHandler+0x60>
  {
    /* Duty cycle computation */
    DutyCycle = (TIM_GetCapture1(TIM4) * 100) / IC2Value;
 80020a6:	4811      	ldr	r0, [pc, #68]	; (80020ec <TIM4_IRQHandler+0x74>)
 80020a8:	f7fe fc8e 	bl	80009c8 <TIM_GetCapture1>
 80020ac:	4602      	mov	r2, r0
 80020ae:	2364      	movs	r3, #100	; 0x64
 80020b0:	fb03 f302 	mul.w	r3, r3, r2
 80020b4:	4a0e      	ldr	r2, [pc, #56]	; (80020f0 <TIM4_IRQHandler+0x78>)
 80020b6:	8812      	ldrh	r2, [r2, #0]
 80020b8:	b292      	uxth	r2, r2
 80020ba:	fbb3 f3f2 	udiv	r3, r3, r2
 80020be:	b29a      	uxth	r2, r3
 80020c0:	4b0c      	ldr	r3, [pc, #48]	; (80020f4 <TIM4_IRQHandler+0x7c>)
 80020c2:	801a      	strh	r2, [r3, #0]

    /* Frequency computation 
       TIM4 counter clock = (RCC_Clocks.HCLK_Frequency)/2 */

    Frequency = (RCC_Clocks.HCLK_Frequency)/2 / IC2Value;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	085b      	lsrs	r3, r3, #1
 80020c8:	4a09      	ldr	r2, [pc, #36]	; (80020f0 <TIM4_IRQHandler+0x78>)
 80020ca:	8812      	ldrh	r2, [r2, #0]
 80020cc:	b292      	uxth	r2, r2
 80020ce:	fbb3 f3f2 	udiv	r3, r3, r2
 80020d2:	4a09      	ldr	r2, [pc, #36]	; (80020f8 <TIM4_IRQHandler+0x80>)
 80020d4:	6013      	str	r3, [r2, #0]
  else
  {
    DutyCycle = 0;
    Frequency = 0;
  }
}
 80020d6:	e005      	b.n	80020e4 <TIM4_IRQHandler+0x6c>
    DutyCycle = 0;
 80020d8:	4b06      	ldr	r3, [pc, #24]	; (80020f4 <TIM4_IRQHandler+0x7c>)
 80020da:	2200      	movs	r2, #0
 80020dc:	801a      	strh	r2, [r3, #0]
    Frequency = 0;
 80020de:	4b06      	ldr	r3, [pc, #24]	; (80020f8 <TIM4_IRQHandler+0x80>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	601a      	str	r2, [r3, #0]
}
 80020e4:	bf00      	nop
 80020e6:	3710      	adds	r7, #16
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	40000800 	.word	0x40000800
 80020f0:	20000152 	.word	0x20000152
 80020f4:	20000154 	.word	0x20000154
 80020f8:	20000158 	.word	0x20000158

080020fc <EXTI1_IRQHandler>:
  * @param  None
  * @retval None
  */
 
void EXTI1_IRQHandler(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	af00      	add	r7, sp, #0
  /* Handle new gyro*/
  EXTI_ClearITPendingBit(EXTI_Line1);
 8002100:	2002      	movs	r0, #2
 8002102:	f7fe f959 	bl	80003b8 <EXTI_ClearITPendingBit>
}
 8002106:	bf00      	nop
 8002108:	bd80      	pop	{r7, pc}
	...

0800210c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	4603      	mov	r3, r0
 8002114:	6039      	str	r1, [r7, #0]
 8002116:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8002118:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211c:	2b00      	cmp	r3, #0
 800211e:	da0b      	bge.n	8002138 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002120:	490d      	ldr	r1, [pc, #52]	; (8002158 <NVIC_SetPriority+0x4c>)
 8002122:	79fb      	ldrb	r3, [r7, #7]
 8002124:	f003 030f 	and.w	r3, r3, #15
 8002128:	3b04      	subs	r3, #4
 800212a:	683a      	ldr	r2, [r7, #0]
 800212c:	b2d2      	uxtb	r2, r2
 800212e:	0112      	lsls	r2, r2, #4
 8002130:	b2d2      	uxtb	r2, r2
 8002132:	440b      	add	r3, r1
 8002134:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8002136:	e009      	b.n	800214c <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8002138:	4908      	ldr	r1, [pc, #32]	; (800215c <NVIC_SetPriority+0x50>)
 800213a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800213e:	683a      	ldr	r2, [r7, #0]
 8002140:	b2d2      	uxtb	r2, r2
 8002142:	0112      	lsls	r2, r2, #4
 8002144:	b2d2      	uxtb	r2, r2
 8002146:	440b      	add	r3, r1
 8002148:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800214c:	bf00      	nop
 800214e:	370c      	adds	r7, #12
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr
 8002158:	e000ed00 	.word	0xe000ed00
 800215c:	e000e100 	.word	0xe000e100

08002160 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800216e:	d301      	bcc.n	8002174 <SysTick_Config+0x14>
 8002170:	2301      	movs	r3, #1
 8002172:	e011      	b.n	8002198 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8002174:	4a0a      	ldr	r2, [pc, #40]	; (80021a0 <SysTick_Config+0x40>)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800217c:	3b01      	subs	r3, #1
 800217e:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8002180:	210f      	movs	r1, #15
 8002182:	f04f 30ff 	mov.w	r0, #4294967295
 8002186:	f7ff ffc1 	bl	800210c <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 800218a:	4b05      	ldr	r3, [pc, #20]	; (80021a0 <SysTick_Config+0x40>)
 800218c:	2200      	movs	r2, #0
 800218e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002190:	4b03      	ldr	r3, [pc, #12]	; (80021a0 <SysTick_Config+0x40>)
 8002192:	2207      	movs	r2, #7
 8002194:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8002196:	2300      	movs	r3, #0
}
 8002198:	4618      	mov	r0, r3
 800219a:	3708      	adds	r7, #8
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	e000e010 	.word	0xe000e010

080021a4 <mdelay_timer>:
static volatile uint32_t TimingDelay=0;
unsigned long idle_time=0;
extern uint32_t SystemCoreClock; //168000000=168Mhz (original value)

void mdelay_timer(unsigned long nTime)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
	TimingDelay = nTime;
 80021ac:	4a04      	ldr	r2, [pc, #16]	; (80021c0 <mdelay_timer+0x1c>)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6013      	str	r3, [r2, #0]
}
 80021b2:	bf00      	nop
 80021b4:	370c      	adds	r7, #12
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr
 80021be:	bf00      	nop
 80021c0:	2000015c 	.word	0x2000015c

080021c4 <get_TimingDelay>:

uint8_t get_TimingDelay(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
	return TimingDelay;
 80021c8:	4b03      	ldr	r3, [pc, #12]	; (80021d8 <get_TimingDelay+0x14>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	b2db      	uxtb	r3, r3
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr
 80021d8:	2000015c 	.word	0x2000015c

080021dc <TimingDelay_Decrement>:

void TimingDelay_Decrement(void)
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0
	if (TimingDelay != 0x00)
 80021e0:	4b06      	ldr	r3, [pc, #24]	; (80021fc <TimingDelay_Decrement+0x20>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d004      	beq.n	80021f2 <TimingDelay_Decrement+0x16>
		TimingDelay--;
 80021e8:	4b04      	ldr	r3, [pc, #16]	; (80021fc <TimingDelay_Decrement+0x20>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	3b01      	subs	r3, #1
 80021ee:	4a03      	ldr	r2, [pc, #12]	; (80021fc <TimingDelay_Decrement+0x20>)
 80021f0:	6013      	str	r3, [r2, #0]
}
 80021f2:	bf00      	nop
 80021f4:	46bd      	mov	sp, r7
 80021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fa:	4770      	bx	lr
 80021fc:	2000015c 	.word	0x2000015c

08002200 <SysTick_Handler>:

void SysTick_Handler(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	af00      	add	r7, sp, #0
  	TimingDelay_Decrement();
 8002204:	f7ff ffea 	bl	80021dc <TimingDelay_Decrement>
}
 8002208:	bf00      	nop
 800220a:	bd80      	pop	{r7, pc}

0800220c <SysTick_Ini>:

void SysTick_Ini(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
	if (SysTick_Config(SystemCoreClock / TICK_FREQ)) // Setup SysTick Timer for 1 msec interrupts
 8002210:	4b07      	ldr	r3, [pc, #28]	; (8002230 <SysTick_Ini+0x24>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a07      	ldr	r2, [pc, #28]	; (8002234 <SysTick_Ini+0x28>)
 8002216:	fba2 2303 	umull	r2, r3, r2, r3
 800221a:	099b      	lsrs	r3, r3, #6
 800221c:	4618      	mov	r0, r3
 800221e:	f7ff ff9f 	bl	8002160 <SysTick_Config>
 8002222:	4603      	mov	r3, r0
 8002224:	2b00      	cmp	r3, #0
 8002226:	d000      	beq.n	800222a <SysTick_Ini+0x1e>
	{
		while (1) ;// Handle Error
 8002228:	e7fe      	b.n	8002228 <SysTick_Ini+0x1c>
	}
}
 800222a:	bf00      	nop
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	20000048 	.word	0x20000048
 8002234:	10624dd3 	.word	0x10624dd3

08002238 <uart_init>:
};

//-------------------------------------------------------------------------------------------------------------------------------
//   UARTs
void uart_init(void)
{
 8002238:	b590      	push	{r4, r7, lr}
 800223a:	b089      	sub	sp, #36	; 0x24
 800223c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	UART_NAME_t nr;
	
	for(nr=0; nr<UART_ANZ; nr++)
 800223e:	2300      	movs	r3, #0
 8002240:	77fb      	strb	r3, [r7, #31]
 8002242:	e142      	b.n	80024ca <uart_init+0x292>
	{
		// Clock enable der TX und RX Pins
		RCC_AHB1PeriphClockCmd(UART[nr].TX.CLK, ENABLE);
 8002244:	7ffa      	ldrb	r2, [r7, #31]
 8002246:	49a5      	ldr	r1, [pc, #660]	; (80024dc <uart_init+0x2a4>)
 8002248:	4613      	mov	r3, r2
 800224a:	00db      	lsls	r3, r3, #3
 800224c:	1a9b      	subs	r3, r3, r2
 800224e:	00db      	lsls	r3, r3, #3
 8002250:	440b      	add	r3, r1
 8002252:	3320      	adds	r3, #32
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	2101      	movs	r1, #1
 8002258:	4618      	mov	r0, r3
 800225a:	f7fe fa55 	bl	8000708 <RCC_AHB1PeriphClockCmd>
		RCC_AHB1PeriphClockCmd(UART[nr].RX.CLK, ENABLE);
 800225e:	7ffa      	ldrb	r2, [r7, #31]
 8002260:	499e      	ldr	r1, [pc, #632]	; (80024dc <uart_init+0x2a4>)
 8002262:	4613      	mov	r3, r2
 8002264:	00db      	lsls	r3, r3, #3
 8002266:	1a9b      	subs	r3, r3, r2
 8002268:	00db      	lsls	r3, r3, #3
 800226a:	440b      	add	r3, r1
 800226c:	3330      	adds	r3, #48	; 0x30
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	2101      	movs	r1, #1
 8002272:	4618      	mov	r0, r3
 8002274:	f7fe fa48 	bl	8000708 <RCC_AHB1PeriphClockCmd>
		// Clock enable der UART
		if((UART[nr].UART==USART1) || (UART[nr].UART==USART6))
 8002278:	7ffa      	ldrb	r2, [r7, #31]
 800227a:	4998      	ldr	r1, [pc, #608]	; (80024dc <uart_init+0x2a4>)
 800227c:	4613      	mov	r3, r2
 800227e:	00db      	lsls	r3, r3, #3
 8002280:	1a9b      	subs	r3, r3, r2
 8002282:	00db      	lsls	r3, r3, #3
 8002284:	440b      	add	r3, r1
 8002286:	330c      	adds	r3, #12
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a95      	ldr	r2, [pc, #596]	; (80024e0 <uart_init+0x2a8>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d00b      	beq.n	80022a8 <uart_init+0x70>
 8002290:	7ffa      	ldrb	r2, [r7, #31]
 8002292:	4992      	ldr	r1, [pc, #584]	; (80024dc <uart_init+0x2a4>)
 8002294:	4613      	mov	r3, r2
 8002296:	00db      	lsls	r3, r3, #3
 8002298:	1a9b      	subs	r3, r3, r2
 800229a:	00db      	lsls	r3, r3, #3
 800229c:	440b      	add	r3, r1
 800229e:	330c      	adds	r3, #12
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a90      	ldr	r2, [pc, #576]	; (80024e4 <uart_init+0x2ac>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d10d      	bne.n	80022c4 <uart_init+0x8c>
		{
			RCC_APB2PeriphClockCmd(UART[nr].CLK, ENABLE);
 80022a8:	7ffa      	ldrb	r2, [r7, #31]
 80022aa:	498c      	ldr	r1, [pc, #560]	; (80024dc <uart_init+0x2a4>)
 80022ac:	4613      	mov	r3, r2
 80022ae:	00db      	lsls	r3, r3, #3
 80022b0:	1a9b      	subs	r3, r3, r2
 80022b2:	00db      	lsls	r3, r3, #3
 80022b4:	440b      	add	r3, r1
 80022b6:	3304      	adds	r3, #4
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	2101      	movs	r1, #1
 80022bc:	4618      	mov	r0, r3
 80022be:	f7fe fa63 	bl	8000788 <RCC_APB2PeriphClockCmd>
 80022c2:	e00c      	b.n	80022de <uart_init+0xa6>
		}
		else
		{
			RCC_APB1PeriphClockCmd(UART[nr].CLK, ENABLE);
 80022c4:	7ffa      	ldrb	r2, [r7, #31]
 80022c6:	4985      	ldr	r1, [pc, #532]	; (80024dc <uart_init+0x2a4>)
 80022c8:	4613      	mov	r3, r2
 80022ca:	00db      	lsls	r3, r3, #3
 80022cc:	1a9b      	subs	r3, r3, r2
 80022ce:	00db      	lsls	r3, r3, #3
 80022d0:	440b      	add	r3, r1
 80022d2:	3304      	adds	r3, #4
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	2101      	movs	r1, #1
 80022d8:	4618      	mov	r0, r3
 80022da:	f7fe fa35 	bl	8000748 <RCC_APB1PeriphClockCmd>
		}
		// UART Alternative-Funktions mit den IO-Pins verbinden
		GPIO_PinAFConfig(UART[nr].TX.PORT,UART[nr].TX.SOURCE,UART[nr].AF);
 80022de:	7ffa      	ldrb	r2, [r7, #31]
 80022e0:	497e      	ldr	r1, [pc, #504]	; (80024dc <uart_init+0x2a4>)
 80022e2:	4613      	mov	r3, r2
 80022e4:	00db      	lsls	r3, r3, #3
 80022e6:	1a9b      	subs	r3, r3, r2
 80022e8:	00db      	lsls	r3, r3, #3
 80022ea:	440b      	add	r3, r1
 80022ec:	3318      	adds	r3, #24
 80022ee:	6818      	ldr	r0, [r3, #0]
 80022f0:	7ffa      	ldrb	r2, [r7, #31]
 80022f2:	497a      	ldr	r1, [pc, #488]	; (80024dc <uart_init+0x2a4>)
 80022f4:	4613      	mov	r3, r2
 80022f6:	00db      	lsls	r3, r3, #3
 80022f8:	1a9b      	subs	r3, r3, r2
 80022fa:	00db      	lsls	r3, r3, #3
 80022fc:	440b      	add	r3, r1
 80022fe:	3324      	adds	r3, #36	; 0x24
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	b29c      	uxth	r4, r3
 8002304:	7ffa      	ldrb	r2, [r7, #31]
 8002306:	4975      	ldr	r1, [pc, #468]	; (80024dc <uart_init+0x2a4>)
 8002308:	4613      	mov	r3, r2
 800230a:	00db      	lsls	r3, r3, #3
 800230c:	1a9b      	subs	r3, r3, r2
 800230e:	00db      	lsls	r3, r3, #3
 8002310:	440b      	add	r3, r1
 8002312:	3308      	adds	r3, #8
 8002314:	781b      	ldrb	r3, [r3, #0]
 8002316:	461a      	mov	r2, r3
 8002318:	4621      	mov	r1, r4
 800231a:	f7fe f903 	bl	8000524 <GPIO_PinAFConfig>
		GPIO_PinAFConfig(UART[nr].RX.PORT,UART[nr].RX.SOURCE,UART[nr].AF);
 800231e:	7ffa      	ldrb	r2, [r7, #31]
 8002320:	496e      	ldr	r1, [pc, #440]	; (80024dc <uart_init+0x2a4>)
 8002322:	4613      	mov	r3, r2
 8002324:	00db      	lsls	r3, r3, #3
 8002326:	1a9b      	subs	r3, r3, r2
 8002328:	00db      	lsls	r3, r3, #3
 800232a:	440b      	add	r3, r1
 800232c:	3328      	adds	r3, #40	; 0x28
 800232e:	6818      	ldr	r0, [r3, #0]
 8002330:	7ffa      	ldrb	r2, [r7, #31]
 8002332:	496a      	ldr	r1, [pc, #424]	; (80024dc <uart_init+0x2a4>)
 8002334:	4613      	mov	r3, r2
 8002336:	00db      	lsls	r3, r3, #3
 8002338:	1a9b      	subs	r3, r3, r2
 800233a:	00db      	lsls	r3, r3, #3
 800233c:	440b      	add	r3, r1
 800233e:	3334      	adds	r3, #52	; 0x34
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	b29c      	uxth	r4, r3
 8002344:	7ffa      	ldrb	r2, [r7, #31]
 8002346:	4965      	ldr	r1, [pc, #404]	; (80024dc <uart_init+0x2a4>)
 8002348:	4613      	mov	r3, r2
 800234a:	00db      	lsls	r3, r3, #3
 800234c:	1a9b      	subs	r3, r3, r2
 800234e:	00db      	lsls	r3, r3, #3
 8002350:	440b      	add	r3, r1
 8002352:	3308      	adds	r3, #8
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	461a      	mov	r2, r3
 8002358:	4621      	mov	r1, r4
 800235a:	f7fe f8e3 	bl	8000524 <GPIO_PinAFConfig>
		// UART als Alternative-Funktion mit PushPull
		GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 800235e:	2302      	movs	r3, #2
 8002360:	763b      	strb	r3, [r7, #24]
		GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8002362:	2303      	movs	r3, #3
 8002364:	767b      	strb	r3, [r7, #25]
		GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8002366:	2300      	movs	r3, #0
 8002368:	76bb      	strb	r3, [r7, #26]
		GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 800236a:	2301      	movs	r3, #1
 800236c:	76fb      	strb	r3, [r7, #27]
		// TX-Pin
		GPIO_InitStructure.GPIO_Pin = UART[nr].TX.PIN;
 800236e:	7ffa      	ldrb	r2, [r7, #31]
 8002370:	495a      	ldr	r1, [pc, #360]	; (80024dc <uart_init+0x2a4>)
 8002372:	4613      	mov	r3, r2
 8002374:	00db      	lsls	r3, r3, #3
 8002376:	1a9b      	subs	r3, r3, r2
 8002378:	00db      	lsls	r3, r3, #3
 800237a:	440b      	add	r3, r1
 800237c:	331c      	adds	r3, #28
 800237e:	881b      	ldrh	r3, [r3, #0]
 8002380:	617b      	str	r3, [r7, #20]
		GPIO_Init(UART[nr].TX.PORT, &GPIO_InitStructure);
 8002382:	7ffa      	ldrb	r2, [r7, #31]
 8002384:	4955      	ldr	r1, [pc, #340]	; (80024dc <uart_init+0x2a4>)
 8002386:	4613      	mov	r3, r2
 8002388:	00db      	lsls	r3, r3, #3
 800238a:	1a9b      	subs	r3, r3, r2
 800238c:	00db      	lsls	r3, r3, #3
 800238e:	440b      	add	r3, r1
 8002390:	3318      	adds	r3, #24
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f107 0214 	add.w	r2, r7, #20
 8002398:	4611      	mov	r1, r2
 800239a:	4618      	mov	r0, r3
 800239c:	f7fe f81c 	bl	80003d8 <GPIO_Init>
		// RX-Pin
		GPIO_InitStructure.GPIO_Pin =  UART[nr].RX.PIN;
 80023a0:	7ffa      	ldrb	r2, [r7, #31]
 80023a2:	494e      	ldr	r1, [pc, #312]	; (80024dc <uart_init+0x2a4>)
 80023a4:	4613      	mov	r3, r2
 80023a6:	00db      	lsls	r3, r3, #3
 80023a8:	1a9b      	subs	r3, r3, r2
 80023aa:	00db      	lsls	r3, r3, #3
 80023ac:	440b      	add	r3, r1
 80023ae:	332c      	adds	r3, #44	; 0x2c
 80023b0:	881b      	ldrh	r3, [r3, #0]
 80023b2:	617b      	str	r3, [r7, #20]
		GPIO_Init(UART[nr].RX.PORT, &GPIO_InitStructure);
 80023b4:	7ffa      	ldrb	r2, [r7, #31]
 80023b6:	4949      	ldr	r1, [pc, #292]	; (80024dc <uart_init+0x2a4>)
 80023b8:	4613      	mov	r3, r2
 80023ba:	00db      	lsls	r3, r3, #3
 80023bc:	1a9b      	subs	r3, r3, r2
 80023be:	00db      	lsls	r3, r3, #3
 80023c0:	440b      	add	r3, r1
 80023c2:	3328      	adds	r3, #40	; 0x28
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f107 0214 	add.w	r2, r7, #20
 80023ca:	4611      	mov	r1, r2
 80023cc:	4618      	mov	r0, r3
 80023ce:	f7fe f803 	bl	80003d8 <GPIO_Init>
		// Oversampling
		USART_OverSampling8Cmd(UART[nr].UART, ENABLE);
 80023d2:	7ffa      	ldrb	r2, [r7, #31]
 80023d4:	4941      	ldr	r1, [pc, #260]	; (80024dc <uart_init+0x2a4>)
 80023d6:	4613      	mov	r3, r2
 80023d8:	00db      	lsls	r3, r3, #3
 80023da:	1a9b      	subs	r3, r3, r2
 80023dc:	00db      	lsls	r3, r3, #3
 80023de:	440b      	add	r3, r1
 80023e0:	330c      	adds	r3, #12
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	2101      	movs	r1, #1
 80023e6:	4618      	mov	r0, r3
 80023e8:	f7fe fbf2 	bl	8000bd0 <USART_OverSampling8Cmd>
		// init mit Baudrate, 8Databits, 1Stopbit, keine Paritt, kein RTS+CTS
		USART_InitStructure.USART_BaudRate = UART[nr].BAUD;
 80023ec:	7ffa      	ldrb	r2, [r7, #31]
 80023ee:	493b      	ldr	r1, [pc, #236]	; (80024dc <uart_init+0x2a4>)
 80023f0:	4613      	mov	r3, r2
 80023f2:	00db      	lsls	r3, r3, #3
 80023f4:	1a9b      	subs	r3, r3, r2
 80023f6:	00db      	lsls	r3, r3, #3
 80023f8:	440b      	add	r3, r1
 80023fa:	3310      	adds	r3, #16
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	607b      	str	r3, [r7, #4]
		USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8002400:	2300      	movs	r3, #0
 8002402:	813b      	strh	r3, [r7, #8]
		USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8002404:	2300      	movs	r3, #0
 8002406:	817b      	strh	r3, [r7, #10]
		USART_InitStructure.USART_Parity = USART_Parity_No;
 8002408:	2300      	movs	r3, #0
 800240a:	81bb      	strh	r3, [r7, #12]
		USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800240c:	2300      	movs	r3, #0
 800240e:	823b      	strh	r3, [r7, #16]
		USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8002410:	230c      	movs	r3, #12
 8002412:	81fb      	strh	r3, [r7, #14]
		USART_Init(UART[nr].UART, &USART_InitStructure);
 8002414:	7ffa      	ldrb	r2, [r7, #31]
 8002416:	4931      	ldr	r1, [pc, #196]	; (80024dc <uart_init+0x2a4>)
 8002418:	4613      	mov	r3, r2
 800241a:	00db      	lsls	r3, r3, #3
 800241c:	1a9b      	subs	r3, r3, r2
 800241e:	00db      	lsls	r3, r3, #3
 8002420:	440b      	add	r3, r1
 8002422:	330c      	adds	r3, #12
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	1d3a      	adds	r2, r7, #4
 8002428:	4611      	mov	r1, r2
 800242a:	4618      	mov	r0, r3
 800242c:	f7fe faf6 	bl	8000a1c <USART_Init>
		// UART enable
		USART_Cmd(UART[nr].UART, ENABLE);
 8002430:	7ffa      	ldrb	r2, [r7, #31]
 8002432:	492a      	ldr	r1, [pc, #168]	; (80024dc <uart_init+0x2a4>)
 8002434:	4613      	mov	r3, r2
 8002436:	00db      	lsls	r3, r3, #3
 8002438:	1a9b      	subs	r3, r3, r2
 800243a:	00db      	lsls	r3, r3, #3
 800243c:	440b      	add	r3, r1
 800243e:	330c      	adds	r3, #12
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	2101      	movs	r1, #1
 8002444:	4618      	mov	r0, r3
 8002446:	f7fe fba3 	bl	8000b90 <USART_Cmd>
		// RX-Interrupt enable
		USART_ITConfig(UART[nr].UART, USART_IT_RXNE, ENABLE);
 800244a:	7ffa      	ldrb	r2, [r7, #31]
 800244c:	4923      	ldr	r1, [pc, #140]	; (80024dc <uart_init+0x2a4>)
 800244e:	4613      	mov	r3, r2
 8002450:	00db      	lsls	r3, r3, #3
 8002452:	1a9b      	subs	r3, r3, r2
 8002454:	00db      	lsls	r3, r3, #3
 8002456:	440b      	add	r3, r1
 8002458:	330c      	adds	r3, #12
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2201      	movs	r2, #1
 800245e:	f240 5125 	movw	r1, #1317	; 0x525
 8002462:	4618      	mov	r0, r3
 8002464:	f7fe fbf8 	bl	8000c58 <USART_ITConfig>
		// enable UART Interrupt-Vector
		NVIC_InitStructure.NVIC_IRQChannel = UART[nr].INT;
 8002468:	7ffa      	ldrb	r2, [r7, #31]
 800246a:	491c      	ldr	r1, [pc, #112]	; (80024dc <uart_init+0x2a4>)
 800246c:	4613      	mov	r3, r2
 800246e:	00db      	lsls	r3, r3, #3
 8002470:	1a9b      	subs	r3, r3, r2
 8002472:	00db      	lsls	r3, r3, #3
 8002474:	440b      	add	r3, r1
 8002476:	3314      	adds	r3, #20
 8002478:	781b      	ldrb	r3, [r3, #0]
 800247a:	703b      	strb	r3, [r7, #0]
		NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800247c:	2300      	movs	r3, #0
 800247e:	707b      	strb	r3, [r7, #1]
		NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8002480:	2300      	movs	r3, #0
 8002482:	70bb      	strb	r3, [r7, #2]
		NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002484:	2301      	movs	r3, #1
 8002486:	70fb      	strb	r3, [r7, #3]
		NVIC_Init(&NVIC_InitStructure);
 8002488:	463b      	mov	r3, r7
 800248a:	4618      	mov	r0, r3
 800248c:	f7fd fe9c 	bl	80001c8 <NVIC_Init>
		// RX-Puffer vorbereiten
		UART_RX[nr].rx_buffer[0]=RX_END_CHR;
 8002490:	7ffb      	ldrb	r3, [r7, #31]
 8002492:	4a15      	ldr	r2, [pc, #84]	; (80024e8 <uart_init+0x2b0>)
 8002494:	2134      	movs	r1, #52	; 0x34
 8002496:	fb01 f303 	mul.w	r3, r1, r3
 800249a:	4413      	add	r3, r2
 800249c:	220d      	movs	r2, #13
 800249e:	701a      	strb	r2, [r3, #0]
		UART_RX[nr].wr_ptr=0;
 80024a0:	7ffb      	ldrb	r3, [r7, #31]
 80024a2:	4a11      	ldr	r2, [pc, #68]	; (80024e8 <uart_init+0x2b0>)
 80024a4:	2134      	movs	r1, #52	; 0x34
 80024a6:	fb01 f303 	mul.w	r3, r1, r3
 80024aa:	4413      	add	r3, r2
 80024ac:	3332      	adds	r3, #50	; 0x32
 80024ae:	2200      	movs	r2, #0
 80024b0:	701a      	strb	r2, [r3, #0]
		UART_RX[nr].status=RX_UART_EMPTY;
 80024b2:	7ffb      	ldrb	r3, [r7, #31]
 80024b4:	4a0c      	ldr	r2, [pc, #48]	; (80024e8 <uart_init+0x2b0>)
 80024b6:	2134      	movs	r1, #52	; 0x34
 80024b8:	fb01 f303 	mul.w	r3, r1, r3
 80024bc:	4413      	add	r3, r2
 80024be:	3333      	adds	r3, #51	; 0x33
 80024c0:	2200      	movs	r2, #0
 80024c2:	701a      	strb	r2, [r3, #0]
	for(nr=0; nr<UART_ANZ; nr++)
 80024c4:	7ffb      	ldrb	r3, [r7, #31]
 80024c6:	3301      	adds	r3, #1
 80024c8:	77fb      	strb	r3, [r7, #31]
 80024ca:	7ffb      	ldrb	r3, [r7, #31]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	f43f aeb9 	beq.w	8002244 <uart_init+0xc>
	}
}
 80024d2:	bf00      	nop
 80024d4:	3724      	adds	r7, #36	; 0x24
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd90      	pop	{r4, r7, pc}
 80024da:	bf00      	nop
 80024dc:	20000010 	.word	0x20000010
 80024e0:	40011000 	.word	0x40011000
 80024e4:	40011400 	.word	0x40011400
 80024e8:	2000016c 	.word	0x2000016c

080024ec <uart_send_byte>:

//-------------------------------------------------------------------------------------------------------------------------------
//     UART
void uart_send_byte(UART_NAME_t uart, uint16_t wert)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	4603      	mov	r3, r0
 80024f4:	460a      	mov	r2, r1
 80024f6:	71fb      	strb	r3, [r7, #7]
 80024f8:	4613      	mov	r3, r2
 80024fa:	80bb      	strh	r3, [r7, #4]
	//   ,     
	while (USART_GetFlagStatus(UART[uart].UART, USART_FLAG_TXE) == RESET);
 80024fc:	bf00      	nop
 80024fe:	79fa      	ldrb	r2, [r7, #7]
 8002500:	4910      	ldr	r1, [pc, #64]	; (8002544 <uart_send_byte+0x58>)
 8002502:	4613      	mov	r3, r2
 8002504:	00db      	lsls	r3, r3, #3
 8002506:	1a9b      	subs	r3, r3, r2
 8002508:	00db      	lsls	r3, r3, #3
 800250a:	440b      	add	r3, r1
 800250c:	330c      	adds	r3, #12
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2180      	movs	r1, #128	; 0x80
 8002512:	4618      	mov	r0, r3
 8002514:	f7fe fbe8 	bl	8000ce8 <USART_GetFlagStatus>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d0ef      	beq.n	80024fe <uart_send_byte+0x12>
	USART_SendData(UART[uart].UART, wert);
 800251e:	79fa      	ldrb	r2, [r7, #7]
 8002520:	4908      	ldr	r1, [pc, #32]	; (8002544 <uart_send_byte+0x58>)
 8002522:	4613      	mov	r3, r2
 8002524:	00db      	lsls	r3, r3, #3
 8002526:	1a9b      	subs	r3, r3, r2
 8002528:	00db      	lsls	r3, r3, #3
 800252a:	440b      	add	r3, r1
 800252c:	330c      	adds	r3, #12
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	88ba      	ldrh	r2, [r7, #4]
 8002532:	4611      	mov	r1, r2
 8002534:	4618      	mov	r0, r3
 8002536:	f7fe fb6d 	bl	8000c14 <USART_SendData>
}
 800253a:	bf00      	nop
 800253c:	3708      	adds	r7, #8
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	20000010 	.word	0x20000010

08002548 <uart_send_string>:

//-------------------------------------------------------------------------------------------------------------------------------
//     UART
void uart_send_string(UART_NAME_t uart, char *ptr, UART_LASTBYTE_t end_cmd)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b082      	sub	sp, #8
 800254c:	af00      	add	r7, sp, #0
 800254e:	4603      	mov	r3, r0
 8002550:	6039      	str	r1, [r7, #0]
 8002552:	71fb      	strb	r3, [r7, #7]
 8002554:	4613      	mov	r3, r2
 8002556:	71bb      	strb	r3, [r7, #6]
	//   
	while (*ptr != 0)
 8002558:	e00a      	b.n	8002570 <uart_send_string+0x28>
	{
		uart_send_byte(uart, *ptr);
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	b29a      	uxth	r2, r3
 8002560:	79fb      	ldrb	r3, [r7, #7]
 8002562:	4611      	mov	r1, r2
 8002564:	4618      	mov	r0, r3
 8002566:	f7ff ffc1 	bl	80024ec <uart_send_byte>
		ptr++;
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	3301      	adds	r3, #1
 800256e:	603b      	str	r3, [r7, #0]
	while (*ptr != 0)
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d1f0      	bne.n	800255a <uart_send_string+0x12>
	}
	//   
	if(end_cmd == LFCR)
 8002578:	79bb      	ldrb	r3, [r7, #6]
 800257a:	2b01      	cmp	r3, #1
 800257c:	d10a      	bne.n	8002594 <uart_send_string+0x4c>
	{
		uart_send_byte(uart,0x0A); //  Line Feed
 800257e:	79fb      	ldrb	r3, [r7, #7]
 8002580:	210a      	movs	r1, #10
 8002582:	4618      	mov	r0, r3
 8002584:	f7ff ffb2 	bl	80024ec <uart_send_byte>
		uart_send_byte(uart,0x0D); //   
 8002588:	79fb      	ldrb	r3, [r7, #7]
 800258a:	210d      	movs	r1, #13
 800258c:	4618      	mov	r0, r3
 800258e:	f7ff ffad 	bl	80024ec <uart_send_byte>
	}
	else if(end_cmd == CR)
	{
		uart_send_byte(uart,0x0D); //   
	}
}
 8002592:	e01e      	b.n	80025d2 <uart_send_string+0x8a>
	else if(end_cmd == CRLF)
 8002594:	79bb      	ldrb	r3, [r7, #6]
 8002596:	2b02      	cmp	r3, #2
 8002598:	d10a      	bne.n	80025b0 <uart_send_string+0x68>
		uart_send_byte(uart,0x0D); //   
 800259a:	79fb      	ldrb	r3, [r7, #7]
 800259c:	210d      	movs	r1, #13
 800259e:	4618      	mov	r0, r3
 80025a0:	f7ff ffa4 	bl	80024ec <uart_send_byte>
		uart_send_byte(uart,0x0A); //  Line Feed
 80025a4:	79fb      	ldrb	r3, [r7, #7]
 80025a6:	210a      	movs	r1, #10
 80025a8:	4618      	mov	r0, r3
 80025aa:	f7ff ff9f 	bl	80024ec <uart_send_byte>
}
 80025ae:	e010      	b.n	80025d2 <uart_send_string+0x8a>
	else if(end_cmd == LF)
 80025b0:	79bb      	ldrb	r3, [r7, #6]
 80025b2:	2b03      	cmp	r3, #3
 80025b4:	d105      	bne.n	80025c2 <uart_send_string+0x7a>
		uart_send_byte(uart,0x0A); //  Line Feed
 80025b6:	79fb      	ldrb	r3, [r7, #7]
 80025b8:	210a      	movs	r1, #10
 80025ba:	4618      	mov	r0, r3
 80025bc:	f7ff ff96 	bl	80024ec <uart_send_byte>
}
 80025c0:	e007      	b.n	80025d2 <uart_send_string+0x8a>
	else if(end_cmd == CR)
 80025c2:	79bb      	ldrb	r3, [r7, #6]
 80025c4:	2b04      	cmp	r3, #4
 80025c6:	d104      	bne.n	80025d2 <uart_send_string+0x8a>
		uart_send_byte(uart,0x0D); //   
 80025c8:	79fb      	ldrb	r3, [r7, #7]
 80025ca:	210d      	movs	r1, #13
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7ff ff8d 	bl	80024ec <uart_send_byte>
}
 80025d2:	bf00      	nop
 80025d4:	3708      	adds	r7, #8
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
	...

080025dc <P_UART_Receive>:
}

//-------------------------------------------------------------------------------------------------------------------------------
//  .     
void P_UART_Receive(UART_NAME_t uart, uint16_t wert)
{
 80025dc:	b490      	push	{r4, r7}
 80025de:	b082      	sub	sp, #8
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	4603      	mov	r3, r0
 80025e4:	460a      	mov	r2, r1
 80025e6:	71fb      	strb	r3, [r7, #7]
 80025e8:	4613      	mov	r3, r2
 80025ea:	80bb      	strh	r3, [r7, #4]
	if(UART_RX[uart].wr_ptr<RX_BUF_SIZE)
 80025ec:	79fb      	ldrb	r3, [r7, #7]
 80025ee:	4a37      	ldr	r2, [pc, #220]	; (80026cc <P_UART_Receive+0xf0>)
 80025f0:	2134      	movs	r1, #52	; 0x34
 80025f2:	fb01 f303 	mul.w	r3, r1, r3
 80025f6:	4413      	add	r3, r2
 80025f8:	3332      	adds	r3, #50	; 0x32
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	2b31      	cmp	r3, #49	; 0x31
 80025fe:	d856      	bhi.n	80026ae <P_UART_Receive+0xd2>
	{
		//     
		if(UART_RX[uart].status==RX_UART_EMPTY)
 8002600:	79fb      	ldrb	r3, [r7, #7]
 8002602:	4a32      	ldr	r2, [pc, #200]	; (80026cc <P_UART_Receive+0xf0>)
 8002604:	2134      	movs	r1, #52	; 0x34
 8002606:	fb01 f303 	mul.w	r3, r1, r3
 800260a:	4413      	add	r3, r2
 800260c:	3333      	adds	r3, #51	; 0x33
 800260e:	781b      	ldrb	r3, [r3, #0]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d155      	bne.n	80026c0 <P_UART_Receive+0xe4>
		{
			//       
			if((wert>=RX_FIRST_CHR) && (wert<=RX_LAST_CHR))
 8002614:	88bb      	ldrh	r3, [r7, #4]
 8002616:	2b1f      	cmp	r3, #31
 8002618:	d928      	bls.n	800266c <P_UART_Receive+0x90>
 800261a:	88bb      	ldrh	r3, [r7, #4]
 800261c:	2b7e      	cmp	r3, #126	; 0x7e
 800261e:	d825      	bhi.n	800266c <P_UART_Receive+0x90>
			{
				//    
				UART_RX[uart].rx_buffer[UART_RX[uart].wr_ptr]=wert;
 8002620:	79fb      	ldrb	r3, [r7, #7]
 8002622:	79fa      	ldrb	r2, [r7, #7]
 8002624:	4929      	ldr	r1, [pc, #164]	; (80026cc <P_UART_Receive+0xf0>)
 8002626:	2034      	movs	r0, #52	; 0x34
 8002628:	fb00 f202 	mul.w	r2, r0, r2
 800262c:	440a      	add	r2, r1
 800262e:	3232      	adds	r2, #50	; 0x32
 8002630:	7812      	ldrb	r2, [r2, #0]
 8002632:	4614      	mov	r4, r2
 8002634:	88ba      	ldrh	r2, [r7, #4]
 8002636:	b2d0      	uxtb	r0, r2
 8002638:	4a24      	ldr	r2, [pc, #144]	; (80026cc <P_UART_Receive+0xf0>)
 800263a:	2134      	movs	r1, #52	; 0x34
 800263c:	fb01 f303 	mul.w	r3, r1, r3
 8002640:	4413      	add	r3, r2
 8002642:	4423      	add	r3, r4
 8002644:	4602      	mov	r2, r0
 8002646:	701a      	strb	r2, [r3, #0]
				UART_RX[uart].wr_ptr++;
 8002648:	79fb      	ldrb	r3, [r7, #7]
 800264a:	4920      	ldr	r1, [pc, #128]	; (80026cc <P_UART_Receive+0xf0>)
 800264c:	2234      	movs	r2, #52	; 0x34
 800264e:	fb02 f203 	mul.w	r2, r2, r3
 8002652:	440a      	add	r2, r1
 8002654:	3232      	adds	r2, #50	; 0x32
 8002656:	7812      	ldrb	r2, [r2, #0]
 8002658:	3201      	adds	r2, #1
 800265a:	b2d0      	uxtb	r0, r2
 800265c:	4a1b      	ldr	r2, [pc, #108]	; (80026cc <P_UART_Receive+0xf0>)
 800265e:	2134      	movs	r1, #52	; 0x34
 8002660:	fb01 f303 	mul.w	r3, r1, r3
 8002664:	4413      	add	r3, r2
 8002666:	3332      	adds	r3, #50	; 0x32
 8002668:	4602      	mov	r2, r0
 800266a:	701a      	strb	r2, [r3, #0]
			}
			if(wert==RX_END_CHR)
 800266c:	88bb      	ldrh	r3, [r7, #4]
 800266e:	2b0d      	cmp	r3, #13
 8002670:	d126      	bne.n	80026c0 <P_UART_Receive+0xe4>
			{
				//    
				UART_RX[uart].rx_buffer[UART_RX[uart].wr_ptr]=wert;
 8002672:	79fb      	ldrb	r3, [r7, #7]
 8002674:	79fa      	ldrb	r2, [r7, #7]
 8002676:	4915      	ldr	r1, [pc, #84]	; (80026cc <P_UART_Receive+0xf0>)
 8002678:	2034      	movs	r0, #52	; 0x34
 800267a:	fb00 f202 	mul.w	r2, r0, r2
 800267e:	440a      	add	r2, r1
 8002680:	3232      	adds	r2, #50	; 0x32
 8002682:	7812      	ldrb	r2, [r2, #0]
 8002684:	4614      	mov	r4, r2
 8002686:	88ba      	ldrh	r2, [r7, #4]
 8002688:	b2d0      	uxtb	r0, r2
 800268a:	4a10      	ldr	r2, [pc, #64]	; (80026cc <P_UART_Receive+0xf0>)
 800268c:	2134      	movs	r1, #52	; 0x34
 800268e:	fb01 f303 	mul.w	r3, r1, r3
 8002692:	4413      	add	r3, r2
 8002694:	4423      	add	r3, r4
 8002696:	4602      	mov	r2, r0
 8002698:	701a      	strb	r2, [r3, #0]
				UART_RX[uart].status=RX_UART_READY;
 800269a:	79fb      	ldrb	r3, [r7, #7]
 800269c:	4a0b      	ldr	r2, [pc, #44]	; (80026cc <P_UART_Receive+0xf0>)
 800269e:	2134      	movs	r1, #52	; 0x34
 80026a0:	fb01 f303 	mul.w	r3, r1, r3
 80026a4:	4413      	add	r3, r2
 80026a6:	3333      	adds	r3, #51	; 0x33
 80026a8:	2201      	movs	r2, #1
 80026aa:	701a      	strb	r2, [r3, #0]
	else
	{
		//   
		UART_RX[uart].status=RX_UART_FULL;
	}
}
 80026ac:	e008      	b.n	80026c0 <P_UART_Receive+0xe4>
		UART_RX[uart].status=RX_UART_FULL;
 80026ae:	79fb      	ldrb	r3, [r7, #7]
 80026b0:	4a06      	ldr	r2, [pc, #24]	; (80026cc <P_UART_Receive+0xf0>)
 80026b2:	2134      	movs	r1, #52	; 0x34
 80026b4:	fb01 f303 	mul.w	r3, r1, r3
 80026b8:	4413      	add	r3, r2
 80026ba:	3333      	adds	r3, #51	; 0x33
 80026bc:	2202      	movs	r2, #2
 80026be:	701a      	strb	r2, [r3, #0]
}
 80026c0:	bf00      	nop
 80026c2:	3708      	adds	r7, #8
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bc90      	pop	{r4, r7}
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	2000016c 	.word	0x2000016c

080026d0 <P_UART_RX_INT>:

//-------------------------------------------------------------------------------------------------------------------------------
//  .   UART
//     
void P_UART_RX_INT(uint8_t int_nr, uint16_t wert)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b084      	sub	sp, #16
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	4603      	mov	r3, r0
 80026d8:	460a      	mov	r2, r1
 80026da:	71fb      	strb	r3, [r7, #7]
 80026dc:	4613      	mov	r3, r2
 80026de:	80bb      	strh	r3, [r7, #4]
	UART_NAME_t nr;

	//  UART
	for(nr=0; nr<UART_ANZ; nr++)
 80026e0:	2300      	movs	r3, #0
 80026e2:	73fb      	strb	r3, [r7, #15]
 80026e4:	e015      	b.n	8002712 <P_UART_RX_INT+0x42>
	{
		if(UART[nr].INT==int_nr)
 80026e6:	7bfa      	ldrb	r2, [r7, #15]
 80026e8:	490d      	ldr	r1, [pc, #52]	; (8002720 <P_UART_RX_INT+0x50>)
 80026ea:	4613      	mov	r3, r2
 80026ec:	00db      	lsls	r3, r3, #3
 80026ee:	1a9b      	subs	r3, r3, r2
 80026f0:	00db      	lsls	r3, r3, #3
 80026f2:	440b      	add	r3, r1
 80026f4:	3314      	adds	r3, #20
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	79fa      	ldrb	r2, [r7, #7]
 80026fa:	429a      	cmp	r2, r3
 80026fc:	d106      	bne.n	800270c <P_UART_RX_INT+0x3c>
		{
			//  ,  
			P_UART_Receive(nr,wert);
 80026fe:	88ba      	ldrh	r2, [r7, #4]
 8002700:	7bfb      	ldrb	r3, [r7, #15]
 8002702:	4611      	mov	r1, r2
 8002704:	4618      	mov	r0, r3
 8002706:	f7ff ff69 	bl	80025dc <P_UART_Receive>
			break;
 800270a:	e005      	b.n	8002718 <P_UART_RX_INT+0x48>
	for(nr=0; nr<UART_ANZ; nr++)
 800270c:	7bfb      	ldrb	r3, [r7, #15]
 800270e:	3301      	adds	r3, #1
 8002710:	73fb      	strb	r3, [r7, #15]
 8002712:	7bfb      	ldrb	r3, [r7, #15]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d0e6      	beq.n	80026e6 <P_UART_RX_INT+0x16>
		}
	}
}
 8002718:	bf00      	nop
 800271a:	3710      	adds	r7, #16
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}
 8002720:	20000010 	.word	0x20000010

08002724 <USART2_IRQHandler>:
}*/

//-------------------------------------------------------------------------------------------------------------------------------
// UART2-
void USART2_IRQHandler(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
	uint16_t wert;

	if (USART_GetITStatus(USART2, USART_IT_RXNE) == SET)
 800272a:	f240 5125 	movw	r1, #1317	; 0x525
 800272e:	480a      	ldr	r0, [pc, #40]	; (8002758 <USART2_IRQHandler+0x34>)
 8002730:	f7fe faf6 	bl	8000d20 <USART_GetITStatus>
 8002734:	4603      	mov	r3, r0
 8002736:	2b01      	cmp	r3, #1
 8002738:	d109      	bne.n	800274e <USART2_IRQHandler+0x2a>
	{
		//     
		wert=USART_ReceiveData(USART2);
 800273a:	4807      	ldr	r0, [pc, #28]	; (8002758 <USART2_IRQHandler+0x34>)
 800273c:	f7fe fa7c 	bl	8000c38 <USART_ReceiveData>
 8002740:	4603      	mov	r3, r0
 8002742:	80fb      	strh	r3, [r7, #6]
		//  
		P_UART_RX_INT(USART2_IRQn,wert);
 8002744:	88fb      	ldrh	r3, [r7, #6]
 8002746:	4619      	mov	r1, r3
 8002748:	2026      	movs	r0, #38	; 0x26
 800274a:	f7ff ffc1 	bl	80026d0 <P_UART_RX_INT>
	}
}
 800274e:	bf00      	nop
 8002750:	3708      	adds	r7, #8
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	40004400 	.word	0x40004400

0800275c <USART3_IRQHandler>:

//-------------------------------------------------------------------------------------------------------------------------------
// UART3-Interrupt
void USART3_IRQHandler(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
	uint16_t wert;

	if (USART_GetITStatus(USART3, USART_IT_RXNE) == SET)
 8002762:	f240 5125 	movw	r1, #1317	; 0x525
 8002766:	480a      	ldr	r0, [pc, #40]	; (8002790 <USART3_IRQHandler+0x34>)
 8002768:	f7fe fada 	bl	8000d20 <USART_GetITStatus>
 800276c:	4603      	mov	r3, r0
 800276e:	2b01      	cmp	r3, #1
 8002770:	d109      	bne.n	8002786 <USART3_IRQHandler+0x2a>
	{
		//     
		wert=USART_ReceiveData(USART3);
 8002772:	4807      	ldr	r0, [pc, #28]	; (8002790 <USART3_IRQHandler+0x34>)
 8002774:	f7fe fa60 	bl	8000c38 <USART_ReceiveData>
 8002778:	4603      	mov	r3, r0
 800277a:	80fb      	strh	r3, [r7, #6]
		//  
		P_UART_RX_INT(USART3_IRQn,wert);
 800277c:	88fb      	ldrh	r3, [r7, #6]
 800277e:	4619      	mov	r1, r3
 8002780:	2027      	movs	r0, #39	; 0x27
 8002782:	f7ff ffa5 	bl	80026d0 <P_UART_RX_INT>
	}
}
 8002786:	bf00      	nop
 8002788:	3708      	adds	r7, #8
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	40004800 	.word	0x40004800

08002794 <UART4_IRQHandler>:

//-------------------------------------------------------------------------------------------------------------------------------
// UART4-Interrupt
void UART4_IRQHandler(void)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b082      	sub	sp, #8
 8002798:	af00      	add	r7, sp, #0
	uint16_t wert;

	if (USART_GetITStatus(UART4, USART_IT_RXNE) == SET)
 800279a:	f240 5125 	movw	r1, #1317	; 0x525
 800279e:	480a      	ldr	r0, [pc, #40]	; (80027c8 <UART4_IRQHandler+0x34>)
 80027a0:	f7fe fabe 	bl	8000d20 <USART_GetITStatus>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d109      	bne.n	80027be <UART4_IRQHandler+0x2a>
	{
		//     
		wert=USART_ReceiveData(UART4);
 80027aa:	4807      	ldr	r0, [pc, #28]	; (80027c8 <UART4_IRQHandler+0x34>)
 80027ac:	f7fe fa44 	bl	8000c38 <USART_ReceiveData>
 80027b0:	4603      	mov	r3, r0
 80027b2:	80fb      	strh	r3, [r7, #6]
		//  
		P_UART_RX_INT(UART4_IRQn,wert);
 80027b4:	88fb      	ldrh	r3, [r7, #6]
 80027b6:	4619      	mov	r1, r3
 80027b8:	2034      	movs	r0, #52	; 0x34
 80027ba:	f7ff ff89 	bl	80026d0 <P_UART_RX_INT>
	}
}
 80027be:	bf00      	nop
 80027c0:	3708      	adds	r7, #8
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	40004c00 	.word	0x40004c00

080027cc <UART5_IRQHandler>:

//-------------------------------------------------------------------------------------------------------------------------------
// UART5-Interrupt
void UART5_IRQHandler(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
	uint16_t wert;

	if (USART_GetITStatus(UART5, USART_IT_RXNE) == SET)
 80027d2:	f240 5125 	movw	r1, #1317	; 0x525
 80027d6:	480a      	ldr	r0, [pc, #40]	; (8002800 <UART5_IRQHandler+0x34>)
 80027d8:	f7fe faa2 	bl	8000d20 <USART_GetITStatus>
 80027dc:	4603      	mov	r3, r0
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d109      	bne.n	80027f6 <UART5_IRQHandler+0x2a>
	{
		//     
		wert=USART_ReceiveData(UART5);
 80027e2:	4807      	ldr	r0, [pc, #28]	; (8002800 <UART5_IRQHandler+0x34>)
 80027e4:	f7fe fa28 	bl	8000c38 <USART_ReceiveData>
 80027e8:	4603      	mov	r3, r0
 80027ea:	80fb      	strh	r3, [r7, #6]
		//  
		P_UART_RX_INT(UART5_IRQn,wert);
 80027ec:	88fb      	ldrh	r3, [r7, #6]
 80027ee:	4619      	mov	r1, r3
 80027f0:	2035      	movs	r0, #53	; 0x35
 80027f2:	f7ff ff6d 	bl	80026d0 <P_UART_RX_INT>
	}
}
 80027f6:	bf00      	nop
 80027f8:	3708      	adds	r7, #8
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	40005000 	.word	0x40005000

08002804 <USART6_IRQHandler>:

//-------------------------------------------------------------------------------------------------------------------------------
// UART6-Interrupt
void USART6_IRQHandler(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b082      	sub	sp, #8
 8002808:	af00      	add	r7, sp, #0
	uint16_t wert;

	if (USART_GetITStatus(USART6, USART_IT_RXNE) == SET)
 800280a:	f240 5125 	movw	r1, #1317	; 0x525
 800280e:	480a      	ldr	r0, [pc, #40]	; (8002838 <USART6_IRQHandler+0x34>)
 8002810:	f7fe fa86 	bl	8000d20 <USART_GetITStatus>
 8002814:	4603      	mov	r3, r0
 8002816:	2b01      	cmp	r3, #1
 8002818:	d109      	bne.n	800282e <USART6_IRQHandler+0x2a>
	{
		//     
		wert=USART_ReceiveData(USART6);
 800281a:	4807      	ldr	r0, [pc, #28]	; (8002838 <USART6_IRQHandler+0x34>)
 800281c:	f7fe fa0c 	bl	8000c38 <USART_ReceiveData>
 8002820:	4603      	mov	r3, r0
 8002822:	80fb      	strh	r3, [r7, #6]
		//  
		P_UART_RX_INT(USART6_IRQn,wert);
 8002824:	88fb      	ldrh	r3, [r7, #6]
 8002826:	4619      	mov	r1, r3
 8002828:	2047      	movs	r0, #71	; 0x47
 800282a:	f7ff ff51 	bl	80026d0 <P_UART_RX_INT>
	}
}
 800282e:	bf00      	nop
 8002830:	3708      	adds	r7, #8
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	40011400 	.word	0x40011400

0800283c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800283c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002874 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002840:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002842:	e003      	b.n	800284c <LoopCopyDataInit>

08002844 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002844:	4b0c      	ldr	r3, [pc, #48]	; (8002878 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002846:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002848:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800284a:	3104      	adds	r1, #4

0800284c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800284c:	480b      	ldr	r0, [pc, #44]	; (800287c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800284e:	4b0c      	ldr	r3, [pc, #48]	; (8002880 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002850:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002852:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002854:	d3f6      	bcc.n	8002844 <CopyDataInit>
  ldr  r2, =_sbss
 8002856:	4a0b      	ldr	r2, [pc, #44]	; (8002884 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002858:	e002      	b.n	8002860 <LoopFillZerobss>

0800285a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800285a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800285c:	f842 3b04 	str.w	r3, [r2], #4

08002860 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002860:	4b09      	ldr	r3, [pc, #36]	; (8002888 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002862:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002864:	d3f9      	bcc.n	800285a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002866:	f000 f813 	bl	8002890 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800286a:	f000 f8c3 	bl	80029f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800286e:	f7ff f9c3 	bl	8001bf8 <main>
  bx  lr    
 8002872:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002874:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002878:	08002c68 	.word	0x08002c68
  ldr  r0, =_sdata
 800287c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002880:	200000b0 	.word	0x200000b0
  ldr  r2, =_sbss
 8002884:	200000b0 	.word	0x200000b0
  ldr  r3, = _ebss
 8002888:	200001a4 	.word	0x200001a4

0800288c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800288c:	e7fe      	b.n	800288c <ADC_IRQHandler>
	...

08002890 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002894:	4a16      	ldr	r2, [pc, #88]	; (80028f0 <SystemInit+0x60>)
 8002896:	4b16      	ldr	r3, [pc, #88]	; (80028f0 <SystemInit+0x60>)
 8002898:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800289c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80028a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80028a4:	4a13      	ldr	r2, [pc, #76]	; (80028f4 <SystemInit+0x64>)
 80028a6:	4b13      	ldr	r3, [pc, #76]	; (80028f4 <SystemInit+0x64>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f043 0301 	orr.w	r3, r3, #1
 80028ae:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80028b0:	4b10      	ldr	r3, [pc, #64]	; (80028f4 <SystemInit+0x64>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80028b6:	4a0f      	ldr	r2, [pc, #60]	; (80028f4 <SystemInit+0x64>)
 80028b8:	4b0e      	ldr	r3, [pc, #56]	; (80028f4 <SystemInit+0x64>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80028c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028c4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80028c6:	4b0b      	ldr	r3, [pc, #44]	; (80028f4 <SystemInit+0x64>)
 80028c8:	4a0b      	ldr	r2, [pc, #44]	; (80028f8 <SystemInit+0x68>)
 80028ca:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80028cc:	4a09      	ldr	r2, [pc, #36]	; (80028f4 <SystemInit+0x64>)
 80028ce:	4b09      	ldr	r3, [pc, #36]	; (80028f4 <SystemInit+0x64>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028d6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80028d8:	4b06      	ldr	r3, [pc, #24]	; (80028f4 <SystemInit+0x64>)
 80028da:	2200      	movs	r2, #0
 80028dc:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80028de:	f000 f80d 	bl	80028fc <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80028e2:	4b03      	ldr	r3, [pc, #12]	; (80028f0 <SystemInit+0x60>)
 80028e4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80028e8:	609a      	str	r2, [r3, #8]
#endif
}
 80028ea:	bf00      	nop
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	e000ed00 	.word	0xe000ed00
 80028f4:	40023800 	.word	0x40023800
 80028f8:	24003010 	.word	0x24003010

080028fc <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b083      	sub	sp, #12
 8002900:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8002902:	2300      	movs	r3, #0
 8002904:	607b      	str	r3, [r7, #4]
 8002906:	2300      	movs	r3, #0
 8002908:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800290a:	4a36      	ldr	r2, [pc, #216]	; (80029e4 <SetSysClock+0xe8>)
 800290c:	4b35      	ldr	r3, [pc, #212]	; (80029e4 <SetSysClock+0xe8>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002914:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8002916:	4b33      	ldr	r3, [pc, #204]	; (80029e4 <SetSysClock+0xe8>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800291e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	3301      	adds	r3, #1
 8002924:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d103      	bne.n	8002934 <SetSysClock+0x38>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8002932:	d1f0      	bne.n	8002916 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8002934:	4b2b      	ldr	r3, [pc, #172]	; (80029e4 <SetSysClock+0xe8>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800293c:	2b00      	cmp	r3, #0
 800293e:	d002      	beq.n	8002946 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8002940:	2301      	movs	r3, #1
 8002942:	603b      	str	r3, [r7, #0]
 8002944:	e001      	b.n	800294a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8002946:	2300      	movs	r3, #0
 8002948:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	2b01      	cmp	r3, #1
 800294e:	d142      	bne.n	80029d6 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8002950:	4a24      	ldr	r2, [pc, #144]	; (80029e4 <SetSysClock+0xe8>)
 8002952:	4b24      	ldr	r3, [pc, #144]	; (80029e4 <SetSysClock+0xe8>)
 8002954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002956:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800295a:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 800295c:	4a22      	ldr	r2, [pc, #136]	; (80029e8 <SetSysClock+0xec>)
 800295e:	4b22      	ldr	r3, [pc, #136]	; (80029e8 <SetSysClock+0xec>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002966:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8002968:	4a1e      	ldr	r2, [pc, #120]	; (80029e4 <SetSysClock+0xe8>)
 800296a:	4b1e      	ldr	r3, [pc, #120]	; (80029e4 <SetSysClock+0xe8>)
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8002970:	4a1c      	ldr	r2, [pc, #112]	; (80029e4 <SetSysClock+0xe8>)
 8002972:	4b1c      	ldr	r3, [pc, #112]	; (80029e4 <SetSysClock+0xe8>)
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800297a:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800297c:	4a19      	ldr	r2, [pc, #100]	; (80029e4 <SetSysClock+0xe8>)
 800297e:	4b19      	ldr	r3, [pc, #100]	; (80029e4 <SetSysClock+0xe8>)
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8002986:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8002988:	4b16      	ldr	r3, [pc, #88]	; (80029e4 <SetSysClock+0xe8>)
 800298a:	4a18      	ldr	r2, [pc, #96]	; (80029ec <SetSysClock+0xf0>)
 800298c:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800298e:	4a15      	ldr	r2, [pc, #84]	; (80029e4 <SetSysClock+0xe8>)
 8002990:	4b14      	ldr	r3, [pc, #80]	; (80029e4 <SetSysClock+0xe8>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002998:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800299a:	bf00      	nop
 800299c:	4b11      	ldr	r3, [pc, #68]	; (80029e4 <SetSysClock+0xe8>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d0f9      	beq.n	800299c <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80029a8:	4b11      	ldr	r3, [pc, #68]	; (80029f0 <SetSysClock+0xf4>)
 80029aa:	f240 7205 	movw	r2, #1797	; 0x705
 80029ae:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80029b0:	4a0c      	ldr	r2, [pc, #48]	; (80029e4 <SetSysClock+0xe8>)
 80029b2:	4b0c      	ldr	r3, [pc, #48]	; (80029e4 <SetSysClock+0xe8>)
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	f023 0303 	bic.w	r3, r3, #3
 80029ba:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80029bc:	4a09      	ldr	r2, [pc, #36]	; (80029e4 <SetSysClock+0xe8>)
 80029be:	4b09      	ldr	r3, [pc, #36]	; (80029e4 <SetSysClock+0xe8>)
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	f043 0302 	orr.w	r3, r3, #2
 80029c6:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80029c8:	bf00      	nop
 80029ca:	4b06      	ldr	r3, [pc, #24]	; (80029e4 <SetSysClock+0xe8>)
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	f003 030c 	and.w	r3, r3, #12
 80029d2:	2b08      	cmp	r3, #8
 80029d4:	d1f9      	bne.n	80029ca <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80029d6:	bf00      	nop
 80029d8:	370c      	adds	r7, #12
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr
 80029e2:	bf00      	nop
 80029e4:	40023800 	.word	0x40023800
 80029e8:	40007000 	.word	0x40007000
 80029ec:	07405408 	.word	0x07405408
 80029f0:	40023c00 	.word	0x40023c00

080029f4 <__libc_init_array>:
 80029f4:	b570      	push	{r4, r5, r6, lr}
 80029f6:	4e0d      	ldr	r6, [pc, #52]	; (8002a2c <__libc_init_array+0x38>)
 80029f8:	4c0d      	ldr	r4, [pc, #52]	; (8002a30 <__libc_init_array+0x3c>)
 80029fa:	1ba4      	subs	r4, r4, r6
 80029fc:	10a4      	asrs	r4, r4, #2
 80029fe:	2500      	movs	r5, #0
 8002a00:	42a5      	cmp	r5, r4
 8002a02:	d109      	bne.n	8002a18 <__libc_init_array+0x24>
 8002a04:	4e0b      	ldr	r6, [pc, #44]	; (8002a34 <__libc_init_array+0x40>)
 8002a06:	4c0c      	ldr	r4, [pc, #48]	; (8002a38 <__libc_init_array+0x44>)
 8002a08:	f000 f8d8 	bl	8002bbc <_init>
 8002a0c:	1ba4      	subs	r4, r4, r6
 8002a0e:	10a4      	asrs	r4, r4, #2
 8002a10:	2500      	movs	r5, #0
 8002a12:	42a5      	cmp	r5, r4
 8002a14:	d105      	bne.n	8002a22 <__libc_init_array+0x2e>
 8002a16:	bd70      	pop	{r4, r5, r6, pc}
 8002a18:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002a1c:	4798      	blx	r3
 8002a1e:	3501      	adds	r5, #1
 8002a20:	e7ee      	b.n	8002a00 <__libc_init_array+0xc>
 8002a22:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002a26:	4798      	blx	r3
 8002a28:	3501      	adds	r5, #1
 8002a2a:	e7f2      	b.n	8002a12 <__libc_init_array+0x1e>
 8002a2c:	08002c60 	.word	0x08002c60
 8002a30:	08002c60 	.word	0x08002c60
 8002a34:	08002c60 	.word	0x08002c60
 8002a38:	08002c64 	.word	0x08002c64

08002a3c <rand>:
 8002a3c:	4b19      	ldr	r3, [pc, #100]	; (8002aa4 <rand+0x68>)
 8002a3e:	b510      	push	{r4, lr}
 8002a40:	681c      	ldr	r4, [r3, #0]
 8002a42:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002a44:	b9d3      	cbnz	r3, 8002a7c <rand+0x40>
 8002a46:	2018      	movs	r0, #24
 8002a48:	f000 f832 	bl	8002ab0 <malloc>
 8002a4c:	f243 330e 	movw	r3, #13070	; 0x330e
 8002a50:	63a0      	str	r0, [r4, #56]	; 0x38
 8002a52:	8003      	strh	r3, [r0, #0]
 8002a54:	f64a 33cd 	movw	r3, #43981	; 0xabcd
 8002a58:	8043      	strh	r3, [r0, #2]
 8002a5a:	f241 2334 	movw	r3, #4660	; 0x1234
 8002a5e:	8083      	strh	r3, [r0, #4]
 8002a60:	f24e 636d 	movw	r3, #58989	; 0xe66d
 8002a64:	80c3      	strh	r3, [r0, #6]
 8002a66:	f64d 63ec 	movw	r3, #57068	; 0xdeec
 8002a6a:	8103      	strh	r3, [r0, #8]
 8002a6c:	2305      	movs	r3, #5
 8002a6e:	8143      	strh	r3, [r0, #10]
 8002a70:	230b      	movs	r3, #11
 8002a72:	8183      	strh	r3, [r0, #12]
 8002a74:	2201      	movs	r2, #1
 8002a76:	2300      	movs	r3, #0
 8002a78:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8002a7c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002a7e:	480a      	ldr	r0, [pc, #40]	; (8002aa8 <rand+0x6c>)
 8002a80:	690a      	ldr	r2, [r1, #16]
 8002a82:	694b      	ldr	r3, [r1, #20]
 8002a84:	4c09      	ldr	r4, [pc, #36]	; (8002aac <rand+0x70>)
 8002a86:	4350      	muls	r0, r2
 8002a88:	fb04 0003 	mla	r0, r4, r3, r0
 8002a8c:	fba2 2304 	umull	r2, r3, r2, r4
 8002a90:	3201      	adds	r2, #1
 8002a92:	4403      	add	r3, r0
 8002a94:	f143 0300 	adc.w	r3, r3, #0
 8002a98:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8002a9c:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 8002aa0:	bd10      	pop	{r4, pc}
 8002aa2:	bf00      	nop
 8002aa4:	2000004c 	.word	0x2000004c
 8002aa8:	5851f42d 	.word	0x5851f42d
 8002aac:	4c957f2d 	.word	0x4c957f2d

08002ab0 <malloc>:
 8002ab0:	4b02      	ldr	r3, [pc, #8]	; (8002abc <malloc+0xc>)
 8002ab2:	4601      	mov	r1, r0
 8002ab4:	6818      	ldr	r0, [r3, #0]
 8002ab6:	f000 b803 	b.w	8002ac0 <_malloc_r>
 8002aba:	bf00      	nop
 8002abc:	2000004c 	.word	0x2000004c

08002ac0 <_malloc_r>:
 8002ac0:	b570      	push	{r4, r5, r6, lr}
 8002ac2:	1ccd      	adds	r5, r1, #3
 8002ac4:	f025 0503 	bic.w	r5, r5, #3
 8002ac8:	3508      	adds	r5, #8
 8002aca:	2d0c      	cmp	r5, #12
 8002acc:	bf38      	it	cc
 8002ace:	250c      	movcc	r5, #12
 8002ad0:	2d00      	cmp	r5, #0
 8002ad2:	4606      	mov	r6, r0
 8002ad4:	db01      	blt.n	8002ada <_malloc_r+0x1a>
 8002ad6:	42a9      	cmp	r1, r5
 8002ad8:	d903      	bls.n	8002ae2 <_malloc_r+0x22>
 8002ada:	230c      	movs	r3, #12
 8002adc:	6033      	str	r3, [r6, #0]
 8002ade:	2000      	movs	r0, #0
 8002ae0:	bd70      	pop	{r4, r5, r6, pc}
 8002ae2:	f000 f85b 	bl	8002b9c <__malloc_lock>
 8002ae6:	4a23      	ldr	r2, [pc, #140]	; (8002b74 <_malloc_r+0xb4>)
 8002ae8:	6814      	ldr	r4, [r2, #0]
 8002aea:	4621      	mov	r1, r4
 8002aec:	b991      	cbnz	r1, 8002b14 <_malloc_r+0x54>
 8002aee:	4c22      	ldr	r4, [pc, #136]	; (8002b78 <_malloc_r+0xb8>)
 8002af0:	6823      	ldr	r3, [r4, #0]
 8002af2:	b91b      	cbnz	r3, 8002afc <_malloc_r+0x3c>
 8002af4:	4630      	mov	r0, r6
 8002af6:	f000 f841 	bl	8002b7c <_sbrk_r>
 8002afa:	6020      	str	r0, [r4, #0]
 8002afc:	4629      	mov	r1, r5
 8002afe:	4630      	mov	r0, r6
 8002b00:	f000 f83c 	bl	8002b7c <_sbrk_r>
 8002b04:	1c43      	adds	r3, r0, #1
 8002b06:	d126      	bne.n	8002b56 <_malloc_r+0x96>
 8002b08:	230c      	movs	r3, #12
 8002b0a:	6033      	str	r3, [r6, #0]
 8002b0c:	4630      	mov	r0, r6
 8002b0e:	f000 f846 	bl	8002b9e <__malloc_unlock>
 8002b12:	e7e4      	b.n	8002ade <_malloc_r+0x1e>
 8002b14:	680b      	ldr	r3, [r1, #0]
 8002b16:	1b5b      	subs	r3, r3, r5
 8002b18:	d41a      	bmi.n	8002b50 <_malloc_r+0x90>
 8002b1a:	2b0b      	cmp	r3, #11
 8002b1c:	d90f      	bls.n	8002b3e <_malloc_r+0x7e>
 8002b1e:	600b      	str	r3, [r1, #0]
 8002b20:	50cd      	str	r5, [r1, r3]
 8002b22:	18cc      	adds	r4, r1, r3
 8002b24:	4630      	mov	r0, r6
 8002b26:	f000 f83a 	bl	8002b9e <__malloc_unlock>
 8002b2a:	f104 000b 	add.w	r0, r4, #11
 8002b2e:	1d23      	adds	r3, r4, #4
 8002b30:	f020 0007 	bic.w	r0, r0, #7
 8002b34:	1ac3      	subs	r3, r0, r3
 8002b36:	d01b      	beq.n	8002b70 <_malloc_r+0xb0>
 8002b38:	425a      	negs	r2, r3
 8002b3a:	50e2      	str	r2, [r4, r3]
 8002b3c:	bd70      	pop	{r4, r5, r6, pc}
 8002b3e:	428c      	cmp	r4, r1
 8002b40:	bf0d      	iteet	eq
 8002b42:	6863      	ldreq	r3, [r4, #4]
 8002b44:	684b      	ldrne	r3, [r1, #4]
 8002b46:	6063      	strne	r3, [r4, #4]
 8002b48:	6013      	streq	r3, [r2, #0]
 8002b4a:	bf18      	it	ne
 8002b4c:	460c      	movne	r4, r1
 8002b4e:	e7e9      	b.n	8002b24 <_malloc_r+0x64>
 8002b50:	460c      	mov	r4, r1
 8002b52:	6849      	ldr	r1, [r1, #4]
 8002b54:	e7ca      	b.n	8002aec <_malloc_r+0x2c>
 8002b56:	1cc4      	adds	r4, r0, #3
 8002b58:	f024 0403 	bic.w	r4, r4, #3
 8002b5c:	42a0      	cmp	r0, r4
 8002b5e:	d005      	beq.n	8002b6c <_malloc_r+0xac>
 8002b60:	1a21      	subs	r1, r4, r0
 8002b62:	4630      	mov	r0, r6
 8002b64:	f000 f80a 	bl	8002b7c <_sbrk_r>
 8002b68:	3001      	adds	r0, #1
 8002b6a:	d0cd      	beq.n	8002b08 <_malloc_r+0x48>
 8002b6c:	6025      	str	r5, [r4, #0]
 8002b6e:	e7d9      	b.n	8002b24 <_malloc_r+0x64>
 8002b70:	bd70      	pop	{r4, r5, r6, pc}
 8002b72:	bf00      	nop
 8002b74:	20000160 	.word	0x20000160
 8002b78:	20000164 	.word	0x20000164

08002b7c <_sbrk_r>:
 8002b7c:	b538      	push	{r3, r4, r5, lr}
 8002b7e:	4c06      	ldr	r4, [pc, #24]	; (8002b98 <_sbrk_r+0x1c>)
 8002b80:	2300      	movs	r3, #0
 8002b82:	4605      	mov	r5, r0
 8002b84:	4608      	mov	r0, r1
 8002b86:	6023      	str	r3, [r4, #0]
 8002b88:	f000 f80a 	bl	8002ba0 <_sbrk>
 8002b8c:	1c43      	adds	r3, r0, #1
 8002b8e:	d102      	bne.n	8002b96 <_sbrk_r+0x1a>
 8002b90:	6823      	ldr	r3, [r4, #0]
 8002b92:	b103      	cbz	r3, 8002b96 <_sbrk_r+0x1a>
 8002b94:	602b      	str	r3, [r5, #0]
 8002b96:	bd38      	pop	{r3, r4, r5, pc}
 8002b98:	200001a0 	.word	0x200001a0

08002b9c <__malloc_lock>:
 8002b9c:	4770      	bx	lr

08002b9e <__malloc_unlock>:
 8002b9e:	4770      	bx	lr

08002ba0 <_sbrk>:
 8002ba0:	4b04      	ldr	r3, [pc, #16]	; (8002bb4 <_sbrk+0x14>)
 8002ba2:	6819      	ldr	r1, [r3, #0]
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	b909      	cbnz	r1, 8002bac <_sbrk+0xc>
 8002ba8:	4903      	ldr	r1, [pc, #12]	; (8002bb8 <_sbrk+0x18>)
 8002baa:	6019      	str	r1, [r3, #0]
 8002bac:	6818      	ldr	r0, [r3, #0]
 8002bae:	4402      	add	r2, r0
 8002bb0:	601a      	str	r2, [r3, #0]
 8002bb2:	4770      	bx	lr
 8002bb4:	20000168 	.word	0x20000168
 8002bb8:	200001a4 	.word	0x200001a4

08002bbc <_init>:
 8002bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bbe:	bf00      	nop
 8002bc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bc2:	bc08      	pop	{r3}
 8002bc4:	469e      	mov	lr, r3
 8002bc6:	4770      	bx	lr

08002bc8 <_fini>:
 8002bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bca:	bf00      	nop
 8002bcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bce:	bc08      	pop	{r3}
 8002bd0:	469e      	mov	lr, r3
 8002bd2:	4770      	bx	lr
