m255
K3
13
cModel Technology
Z0 dC:\EE_469\git\EE469\Lab2\verilog\file_register\simulation\modelsim
vd_flipflop
Z1 IPlQmdKYg:ZJX1mdi1<dgf2
Z2 VG6978NQb^Z^<jUacWTI?N0
Z3 dC:\EE_469\git\EE469\Lab2\verilog\file_register\simulation\modelsim
Z4 w1460337918
Z5 8C:/EE_469/git/EE469/Lab2/verilog/shared_modules/d_flipflop/d_flipflop.v
Z6 FC:/EE_469/git/EE469/Lab2/verilog/shared_modules/d_flipflop/d_flipflop.v
L0 8
Z7 OV;L;10.1e;51
r1
31
Z8 o-vlog01compat -work work -O0
!i10b 1
Z9 !s100 :eR0NG8D=[aOTX10KVQGE1
!s85 0
Z10 !s108 1460338508.690000
Z11 !s107 C:/EE_469/git/EE469/Lab2/verilog/shared_modules/d_flipflop/d_flipflop.v|
Z12 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/EE_469/git/EE469/Lab2/verilog/shared_modules/d_flipflop|C:/EE_469/git/EE469/Lab2/verilog/shared_modules/d_flipflop/d_flipflop.v|
!s101 -O0
Z13 !s92 -vlog01compat -work work +incdir+C:/EE_469/git/EE469/Lab2/verilog/shared_modules/d_flipflop -O0
vdecoder_5bit
!i10b 1
!s100 oNmb9T7Y2;2;1LlP7iWXP2
Ia>ckk^NOgI_1[dUFB<35Q3
V_K4T6:i:bS9k]mJkaH^>U2
R3
w1460269846
8C:/EE_469/git/EE469/Lab2/verilog/file_register/decoder_5bit/decoder_5bit.v
FC:/EE_469/git/EE469/Lab2/verilog/file_register/decoder_5bit/decoder_5bit.v
L0 8
R7
r1
!s85 0
31
!s108 1460338509.002000
!s107 C:/EE_469/git/EE469/Lab2/verilog/file_register/decoder_5bit/decoder_5bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/EE_469/git/EE469/Lab2/verilog/file_register/decoder_5bit|C:/EE_469/git/EE469/Lab2/verilog/file_register/decoder_5bit/decoder_5bit.v|
!s101 -O0
R8
!s92 -vlog01compat -work work +incdir+C:/EE_469/git/EE469/Lab2/verilog/file_register/decoder_5bit -O0
