# SPDX-License-Identifier: MIT
# Copyright (C) 2024-2026, Advanced Micro Devices, Inc. All rights reserved.

"""State-write Triton kernels for V4 attention backend.

Replaces the per-seq Python state writes in `deepseek_v4.py` (PR-A Phase 1).
Inputs are flat batched tensors; per-token slot/position lookups happen
inside the kernel — no `.item()` syncs.

Currently implemented:
- `swa_write`: writes `swa_kv[state_slot_per_seq[batch_id_per_token[t]],
  positions[t] % cache_size, :] = kv[t, :]` for each src row id `t` selected
  by `write_indices`. The kernel does ALL gathers (kv row, position, batch
  id, state slot) itself — caller passes only stable forward_vars buffers
  (full `kv`, full `positions`, full `batch_id_per_token`, per-seq
  `state_slot`). Race-free for long prefill via the `write_indices` filter
  (only the last `cache_size` tokens per seq selected); CUDAGraph-safe via
  sentinel skip (`write_indices[pid] < 0` → bail). `cache_size` is
  `window_size + max_spec_steps` — for non-MTP this reduces to `window_size`
  (no behavioral change); for MTP-k draft tokens get their own ring slots
  separate from the verified token's slot.
- `update_compressor_states`: unified in-place update of Compressor's
  per-request `kv_state` + `score_state` ring buffers, covering both prefill
  (B-side overlap context + tail) and decode (every token at `pos % STATE_SIZE`
  in a single ring). Layout follows paper §3.6.1 (per-request fixed-size state
  cache) but indexes the buffer as ONE ring of size `STATE_SIZE = 2*ratio`
  (CSA overlap) or `ratio` (HCA). Token at absolute `pos` always lands at
  `kv_state[slot, pos % STATE_SIZE]` — no segment switching, no roll. The
  Compressor's softmax-pool consumer reads two halves whose A-side / B-side
  identity alternates by block-id parity; see `Compressor.forward` for that
  consumer-side logic.

Caller contract (`swa_write`):
- `kv`                  [T, head_dim] flat — full per-fwd KV (forward_vars).
- `write_indices`       [W] int — src row ids into `kv` / `positions` /
                        `batch_id_per_token`. Sentinel = -1 → kernel skips.
                        For long prefill (`seqlen > cache_size`) builder
                        pre-filters to the last `cache_size` rows per seq to
                        avoid `pos % cache_size` collisions. For decode/MTP
                        every row is written.
- `positions`           [T] int — full positions buffer (forward_vars).
- `batch_id_per_token`  [T] int — Phase-B `v4_batch_id_per_token` mapping;
                        kernel does `state_slot_per_seq[batch_id]` for the
                        per-seq state-cache slot. Single per-token mapping
                        principle (no per-token slot alias).
- `state_slot_per_seq`  [bs] int — `state_slot_mapping_gpu_i32`.
- `swa_kv`              [num_slots, cache_size, head_dim] in-place buffer.
- `cache_size`          int ring-slot count = `window_size + max_spec_steps`
                        (e.g. 128 + 0 = 128 non-MTP; 128 + 1 = 129 MTP-1).

Grid = `write_indices.shape[0]`; each program processes one src row id.
"""

import torch
import triton
import triton.language as tl


@triton.jit
def _swa_write_kernel(
    kv_ptr,  # [T, head_dim]
    write_indices_ptr,  # [W] int — src row id; sentinel=-1 → skip
    positions_ptr,  # [T] int — full positions
    batch_id_per_token_ptr,  # [T] int — v4_batch_id_per_token
    state_slot_per_seq_ptr,  # [bs] int — state_slot_mapping_gpu_i32
    swa_kv_ptr,  # [num_slots, cache_size, head_dim]
    swa_kv_slot_stride,  # = cache_size * head_dim
    swa_kv_pos_stride,  # = head_dim
    head_dim,
    cache_size,
    BLOCK_D: tl.constexpr,
):
    """One program per write_indices entry. Sentinel skip via write_indices < 0.

    Reads kv row + position + batch_id by indirection through `write_indices`,
    then looks up state slot via `state_slot_per_seq[batch_id]`. All four
    source tensors are stable forward_vars buffers; no captured-region alloc.
    """
    pid = tl.program_id(0)
    src_id = tl.load(write_indices_ptr + pid)
    if src_id < 0:
        return
    pos = tl.load(positions_ptr + src_id)
    bid = tl.load(batch_id_per_token_ptr + src_id)
    slot = tl.load(state_slot_per_seq_ptr + bid)
    ring_idx = pos % cache_size

    d_offsets = tl.arange(0, BLOCK_D)
    d_mask = d_offsets < head_dim

    src = tl.load(
        kv_ptr + src_id * head_dim + d_offsets,
        mask=d_mask,
    )
    dst = (
        swa_kv_ptr
        + slot * swa_kv_slot_stride
        + ring_idx * swa_kv_pos_stride
        + d_offsets
    )
    tl.store(dst, src, mask=d_mask)


def swa_write(
    kv: torch.Tensor,
    write_indices: torch.Tensor,
    positions: torch.Tensor,
    batch_id_per_token: torch.Tensor,
    state_slot_per_seq: torch.Tensor,
    swa_kv: torch.Tensor,
    cache_size: int,
) -> None:
    """In-place write
    `swa_kv[state_slot_per_seq[bid], pos % cache_size, :] = kv[r, :]` for
    each `r = write_indices[pid]` (skip pid where `write_indices[pid] < 0`).

    Per-token quantities (`pos`, `bid`) are gathered inside the kernel via
    `positions[r]` / `batch_id_per_token[r]`; per-seq `state_slot_per_seq`
    is looked up via `bid`. Caller passes only stable forward_vars buffers
    (no captured-region alloc, no per-token slot alias).

    Args:
        kv: [T, head_dim] full per-fwd KV (BF16). Stable buffer (slice or alias).
        write_indices: [W] int — src row ids to write. Sentinel=-1 skipped.
            `W` may be `total_tokens` (decode/MTP, every row real) or
            `num_write` (long-prefill compact) or padded with -1 trailing
            sentinels (CG fixed-grid).
        positions: [T] int — full forward_vars["positions"].
        batch_id_per_token: [T] int — v4_batch_id_per_token mapping.
        state_slot_per_seq: [bs] int — per-seq state cache slot.
        swa_kv: [num_slots, cache_size, head_dim] in-place ring buffer.
        cache_size: ring-slot count = `window_size + max_spec_steps`.
            For non-MTP this equals `window_size` and the kernel is bytewise
            identical to the pre-MTP behavior.
    """
    assert kv.dim() == 2, f"kv must be [T, D], got {kv.shape}"
    assert write_indices.dim() == 1
    assert positions.dim() == 1
    assert batch_id_per_token.dim() == 1
    assert state_slot_per_seq.dim() == 1
    assert swa_kv.dim() == 3, f"swa_kv must be [S, C, D], got {swa_kv.shape}"
    T, head_dim = kv.shape
    assert positions.shape[0] >= T, f"positions {positions.shape[0]} < kv T={T}"
    assert (
        batch_id_per_token.shape[0] >= T
    ), f"batch_id_per_token {batch_id_per_token.shape[0]} < kv T={T}"
    assert (
        swa_kv.shape[1] == cache_size
    ), f"swa_kv ring dim {swa_kv.shape[1]} != cache_size {cache_size}"
    assert swa_kv.shape[2] == head_dim
    assert kv.is_contiguous() and swa_kv.is_contiguous()

    W = write_indices.shape[0]
    if W == 0:
        return

    # head_dim is small (e.g. 64-128 for V4 SWA layer), so a single Triton
    # block per token covers it. Round up to the next power of two for tl.
    BLOCK_D = triton.next_power_of_2(head_dim)
    grid = (W,)

    _swa_write_kernel[grid](
        kv,
        write_indices,
        positions,
        batch_id_per_token,
        state_slot_per_seq,
        swa_kv,
        swa_kv.stride(0),
        swa_kv.stride(1),
        head_dim,
        cache_size,
        BLOCK_D=BLOCK_D,
    )


def swa_write_reference(
    kv: torch.Tensor,
    write_indices: torch.Tensor,
    positions: torch.Tensor,
    batch_id_per_token: torch.Tensor,
    state_slot_per_seq: torch.Tensor,
    swa_kv: torch.Tensor,
    cache_size: int,
) -> None:
    """Pure-PyTorch reference equivalent of `swa_write`. For tests / dump-bisect.

    Mirrors the kernel: filter sentinel rows, gather kv/positions/batch_id by
    write_indices, look up state slot via batch_id, ring-buffer write.
    """
    keep = write_indices >= 0
    src_ids = write_indices[keep].long()
    if src_ids.numel() == 0:
        return
    src_kv = kv[src_ids]
    src_pos = positions[src_ids]
    bids = batch_id_per_token[src_ids].long()
    slots = state_slot_per_seq[bids].long()
    ring_idx = src_pos % cache_size
    swa_kv[slots, ring_idx] = src_kv


# === Unified Compressor state save (plan path) ==========================
# Paper §3.6.1: per-request fixed-size state cache for "uncompressed tail
# tokens + previous block as overlap context (B-side, eq 11)". ATOM keeps
# this as a single ring of size `STATE_SIZE = 2*ratio` (CSA overlap) or
# `ratio` (HCA). Each token at absolute `pos` writes to slot
# `pos % STATE_SIZE`; the consumer (`fused_compress.*` kernel) reads its K
# source rows per-source-position, dispatching INPUT vs state cache by the
# `k_static >= window_len` plan field (where `window_len` is the count of
# leading K-loop iterations that go to state cache, encoded per-boundary in
# `compress_plan`).
#
# Write window selection (HOST side, in compress_plan.make_compress_plans):
#   write_plan rows = tokens whose absolute `pos >= max(0, seq_len - STATE_SIZE)`.
#   This preserves the last STATE_SIZE absolute positions of this forward
#   regardless of how it was scheduled (fresh prefill, chunked prefill,
#   single decode, MTP-N). The kernel below writes those rows
#   unconditionally — no in-kernel mask.


@triton.jit
def _update_compressor_states_kernel(
    kv_ptr,  # [N, dim] (strided allowed)
    kv_row_stride,
    score_ptr,  # [N, dim] (strided allowed)
    score_row_stride,
    ape_ptr,  # [RATIO, dim]
    write_plan_ptr,  # [num_write, 4] int32 (ragged_id, batch_id, position, _)
    state_slot_mapping_ptr,  # [bs] int32 — per-seq state cache slot
    kv_state_ptr,
    kv_state_slot_stride,
    kv_state_pos_stride,
    score_state_ptr,
    score_state_slot_stride,
    score_state_pos_stride,
    dim,
    STATE_SIZE: tl.constexpr,  # = 2*RATIO if OVERLAP else RATIO
    OVERLAP: tl.constexpr,
    RATIO: tl.constexpr,
    BLOCK_D: tl.constexpr,
):
    """SGLang plan-style write: one program per row in `write_plan_ptr`.

    Each plan row = (ragged_id, batch_id, position, _). The plan was
    pre-filtered on the host to include only tokens whose `position` falls in
    the per-seq "last STATE_SIZE absolute positions" window — so the kernel
    writes unconditionally (no in-kernel mask), keeping it minimal.

    Destination (uniform):
      dst = position % STATE_SIZE
      slot = state_slot_mapping[batch_id]

    Score write fuses ape lookup: `score + ape[position % RATIO]`.
    """
    pid = tl.program_id(0)
    plan_base = write_plan_ptr + pid * 4
    ragged_id = tl.load(plan_base + 0)
    batch_id = tl.load(plan_base + 1)
    position = tl.load(plan_base + 2)

    # Fixed-grid + sentinel for CUDAGraph compat: caller may pass a buffer
    # padded to max capacity; rows beyond `num_write` carry position = -1
    # and are skipped here.
    if position < 0:
        return

    slot = tl.load(state_slot_mapping_ptr + batch_id)
    dst = position % STATE_SIZE
    ring_idx_ape = position % RATIO

    d = tl.arange(0, BLOCK_D)
    m = d < dim

    kv_v = tl.load(kv_ptr + ragged_id * kv_row_stride + d, mask=m).to(tl.float32)
    sc_v = tl.load(score_ptr + ragged_id * score_row_stride + d, mask=m).to(tl.float32)
    ape_v = tl.load(ape_ptr + ring_idx_ape * dim + d, mask=m).to(tl.float32)

    tl.store(
        kv_state_ptr + slot * kv_state_slot_stride + dst * kv_state_pos_stride + d,
        kv_v,
        mask=m,
    )
    tl.store(
        score_state_ptr
        + slot * score_state_slot_stride
        + dst * score_state_pos_stride
        + d,
        sc_v + ape_v,
        mask=m,
    )


def update_compressor_states(
    kv: torch.Tensor,
    score: torch.Tensor,
    ape: torch.Tensor,
    kv_state: torch.Tensor,
    score_state: torch.Tensor,
    *,
    write_plan: torch.Tensor,  # [num_write, 4] int32
    num_write: int,
    state_slot_mapping: torch.Tensor,  # [bs] int32 — per-seq state slot
    ratio: int,
    overlap: bool,
) -> None:
    """In-place update of Compressor's per-request `kv_state`/`score_state`
    ring buffer (size `2*ratio` for overlap CSA, `ratio` for HCA), driven by
    a SGLang-style packed `write_plan`.

    The plan is pre-filtered on the host to include only tokens whose
    `position` falls in the per-seq "last STATE_SIZE absolute positions"
    window — the kernel writes unconditionally, no in-kernel mask.

    Args:
      kv:           [N, dim] flat batched KV (typically fp32 or bf16, cast inside).
      score:        [N, dim] flat batched score (NOT pre-added with ape;
                    kernel fuses ape addition).
      ape:          [ratio, dim] absolute position embedding.
      kv_state:     [num_slots, S, dim] in-place ring buffer.
                    S = 2*ratio if overlap else ratio.
      score_state:  same shape as kv_state.
      write_plan:   [num_write, 4] int32 — packed (ragged_id, batch_id,
                    position, _); each row = one token to write.
      num_write:    grid size (CPU scalar, == write_plan.shape[0] but kept
                    explicit to avoid GPU sync).
      state_slot_mapping: [bs] int32 — per-seq state cache slot.
      ratio, overlap: compress geometry.
    """
    assert kv.dim() == 2 and score.dim() == 2
    assert kv.shape == score.shape, f"{kv.shape} vs {score.shape}"
    assert ape.dim() == 2 and ape.shape[0] == ratio
    K_pool = (2 if overlap else 1) * ratio  # pool window (lower bound)
    state_size = kv_state.shape[1]  # ring buffer modulo (≥ K_pool)
    assert (
        state_size >= K_pool
    ), f"kv_state.shape[1]={state_size}, must be ≥ K_pool={K_pool}"
    dim = kv.shape[1]
    assert write_plan.dim() == 2 and write_plan.shape[1] == 4
    assert write_plan.dtype == torch.int32
    assert state_slot_mapping.dim() == 1 and state_slot_mapping.dtype == torch.int32
    # Grid = plan buffer capacity (fixed at builder __init__ time), NOT the
    # per-fwd `num_write`. Inactive rows past `num_write` carry sentinel
    # `position=-1` (filled host-side in `make_compress_plans`); the kernel
    # bails on those, so this is functionally identical to the variable-grid
    # version while keeping the launch CUDAGraph-capturable.
    grid_size = write_plan.shape[0]
    if grid_size == 0:
        return

    # Strided kv / score allowed (zero-copy split halves of fused upstream
    # GEMM); inner column stride must be 1 (kernel uses `+ d`).
    assert kv.stride(-1) == 1 and score.stride(-1) == 1
    BLOCK_D = triton.next_power_of_2(dim)
    _update_compressor_states_kernel[(grid_size,)](
        kv,
        kv.stride(0),
        score,
        score.stride(0),
        ape,
        write_plan,
        state_slot_mapping,
        kv_state,
        kv_state.stride(0),
        kv_state.stride(1),
        score_state,
        score_state.stride(0),
        score_state.stride(1),
        dim,
        STATE_SIZE=state_size,
        OVERLAP=int(overlap),
        RATIO=ratio,
        BLOCK_D=BLOCK_D,
    )


def update_compressor_states_reference(
    kv: torch.Tensor,
    score: torch.Tensor,
    ape: torch.Tensor,
    kv_state: torch.Tensor,
    score_state: torch.Tensor,
    *,
    write_plan: torch.Tensor,
    state_slot_mapping: torch.Tensor,
    ratio: int,
    overlap: bool,
) -> None:
    """Pure-PyTorch reference equivalent of `update_compressor_states` (plan path).

    `write_plan[i] = (ragged_id, batch_id, position, _)` — each row is one
    token to write.  No mask (host filtered).
    """
    state_size = kv_state.shape[1]  # ring buffer modulo (≥ (1+overlap)*ratio)
    plan_cpu = write_plan.detach().cpu()
    slot_map_cpu = state_slot_mapping.detach().cpu()
    for i in range(plan_cpu.shape[0]):
        ragged_id, batch_id, position, _ = plan_cpu[i].tolist()
        slot = int(slot_map_cpu[batch_id].item())
        dst = position % state_size
        kv_state[slot, dst] = kv[ragged_id]
        score_state[slot, dst] = score[ragged_id] + ape[position % ratio]
