\hypertarget{bsp_2interrupt_8h}{}\section{bsps/bfin/include/bsp/interrupt.h File Reference}
\label{bsp_2interrupt_8h}\index{bsps/bfin/include/bsp/interrupt.h@{bsps/bfin/include/bsp/interrupt.h}}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structbfin__isr__s}{bfin\+\_\+isr\+\_\+s}}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{bsp_2interrupt_8h_af82fb049bc37dba1ebf57f2f3ec77cc5}\label{bsp_2interrupt_8h_af82fb049bc37dba1ebf57f2f3ec77cc5}} 
typedef struct \mbox{\hyperlink{structbfin__isr__s}{bfin\+\_\+isr\+\_\+s}} {\bfseries bfin\+\_\+isr\+\_\+t}
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{bsp_2interrupt_8h_a97b55b34ea121cfa4bf875afe4c38e95}{e\+\_\+isr\+\_\+t}} \{ \newline
{\bfseries I\+R\+Q\+\_\+\+P\+L\+L\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT}, 
{\bfseries I\+R\+Q\+\_\+\+D\+M\+A\+\_\+\+E\+R\+R\+O\+R\+\_\+0}, 
{\bfseries I\+R\+Q\+\_\+\+D\+M\+A\+R0\+\_\+\+B\+L\+O\+C\+K\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT}, 
{\bfseries I\+R\+Q\+\_\+\+D\+M\+A\+R1\+\_\+\+B\+L\+O\+C\+K\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT}, 
\newline
{\bfseries I\+R\+Q\+\_\+\+D\+M\+A\+R0\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+E\+R\+R\+OR}, 
{\bfseries I\+R\+Q\+\_\+\+D\+M\+A\+R1\+\_\+\+O\+V\+E\+R\+F\+L\+O\+W\+\_\+\+E\+R\+R\+OR}, 
{\bfseries I\+R\+Q\+\_\+\+P\+P\+I\+\_\+\+S\+T\+A\+T\+US}, 
{\bfseries I\+R\+Q\+\_\+\+M\+A\+C\+\_\+\+S\+T\+A\+T\+US}, 
\newline
{\bfseries I\+R\+Q\+\_\+\+S\+P\+O\+R\+T0\+\_\+\+S\+T\+A\+T\+US}, 
{\bfseries I\+R\+Q\+\_\+\+S\+P\+O\+R\+T1\+\_\+\+S\+T\+A\+T\+US}, 
{\bfseries I\+R\+Q\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D\+\_\+10}, 
{\bfseries I\+R\+Q\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D\+\_\+11}, 
\newline
{\bfseries I\+R\+Q\+\_\+\+U\+A\+R\+T0\+\_\+\+S\+T\+A\+T\+US}, 
{\bfseries I\+R\+Q\+\_\+\+U\+A\+R\+T1\+\_\+\+S\+T\+A\+T\+US}, 
{\bfseries I\+R\+Q\+\_\+\+R\+E\+A\+L\+\_\+\+T\+I\+M\+E\+\_\+\+C\+L\+O\+CK}, 
{\bfseries I\+R\+Q\+\_\+\+D\+M\+A0\+\_\+\+P\+P\+I\+\_\+\+N\+FC}, 
\newline
{\bfseries I\+R\+Q\+\_\+\+D\+M\+A3\+\_\+\+S\+P\+O\+R\+T0\+\_\+\+RX}, 
{\bfseries I\+R\+Q\+\_\+\+D\+M\+A4\+\_\+\+S\+P\+O\+R\+T0\+\_\+\+TX}, 
{\bfseries I\+R\+Q\+\_\+\+D\+M\+A5\+\_\+\+S\+P\+O\+R\+T1\+\_\+\+RX}, 
{\bfseries I\+R\+Q\+\_\+\+D\+M\+A6\+\_\+\+S\+P\+O\+R\+T1\+\_\+\+TX}, 
\newline
{\bfseries I\+R\+Q\+\_\+\+T\+W\+I\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT}, 
{\bfseries I\+R\+Q\+\_\+\+D\+M\+A7\+\_\+\+S\+PI}, 
{\bfseries I\+R\+Q\+\_\+\+D\+M\+A8\+\_\+\+U\+A\+R\+T0\+\_\+\+RX}, 
{\bfseries I\+R\+Q\+\_\+\+D\+M\+A9\+\_\+\+U\+A\+R\+T0\+\_\+\+TX}, 
\newline
{\bfseries I\+R\+Q\+\_\+\+D\+M\+A10\+\_\+\+U\+A\+R\+T1\+\_\+\+RX}, 
{\bfseries I\+R\+Q\+\_\+\+D\+M\+A11\+\_\+\+U\+A\+R\+T1\+\_\+\+TX}, 
{\bfseries I\+R\+Q\+\_\+\+O\+TP}, 
{\bfseries I\+R\+Q\+\_\+\+G\+P\+\_\+\+C\+O\+U\+N\+T\+ER}, 
\newline
{\bfseries I\+R\+Q\+\_\+\+D\+M\+A1\+\_\+\+M\+A\+C\+\_\+\+R\+X\+\_\+\+H\+O\+S\+T\+DP}, 
{\bfseries I\+R\+Q\+\_\+\+P\+O\+R\+T\+\_\+\+H\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+A}, 
{\bfseries I\+R\+Q\+\_\+\+D\+M\+A2\+\_\+\+M\+A\+C\+\_\+\+T\+X\+\_\+\+N\+FC}, 
{\bfseries I\+R\+Q\+\_\+\+P\+O\+R\+T\+\_\+\+H\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+B}, 
\newline
{\bfseries S\+I\+C\+\_\+\+I\+S\+R0\+\_\+\+M\+AX}, 
{\bfseries I\+R\+Q\+\_\+\+T\+I\+M\+E\+R0} = S\+I\+C\+\_\+\+I\+S\+R0\+\_\+\+M\+AX, 
{\bfseries I\+R\+Q\+\_\+\+T\+I\+M\+E\+R1}, 
{\bfseries I\+R\+Q\+\_\+\+T\+I\+M\+E\+R2}, 
\newline
{\bfseries I\+R\+Q\+\_\+\+T\+I\+M\+E\+R3}, 
{\bfseries I\+R\+Q\+\_\+\+T\+I\+M\+E\+R4}, 
{\bfseries I\+R\+Q\+\_\+\+T\+I\+M\+E\+R5}, 
{\bfseries I\+R\+Q\+\_\+\+T\+I\+M\+E\+R6}, 
\newline
{\bfseries I\+R\+Q\+\_\+\+T\+I\+M\+E\+R7}, 
{\bfseries I\+R\+Q\+\_\+\+P\+O\+R\+T\+\_\+\+G\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+A}, 
{\bfseries I\+R\+Q\+\_\+\+P\+O\+R\+T\+\_\+\+G\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+B}, 
{\bfseries I\+R\+Q\+\_\+\+M\+D\+M\+A0\+\_\+\+S\+T\+R\+E\+A\+M\+\_\+0\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT}, 
\newline
{\bfseries I\+R\+Q\+\_\+\+M\+D\+M\+A1\+\_\+\+S\+T\+R\+E\+A\+M\+\_\+0\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT}, 
{\bfseries I\+R\+Q\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT}, 
{\bfseries I\+R\+Q\+\_\+\+P\+O\+R\+T\+\_\+\+F\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+A}, 
{\bfseries I\+R\+Q\+\_\+\+P\+O\+R\+T\+\_\+\+F\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+B}, 
\newline
{\bfseries I\+R\+Q\+\_\+\+S\+P\+I\+\_\+\+S\+T\+A\+T\+US}, 
{\bfseries I\+R\+Q\+\_\+\+N\+F\+C\+\_\+\+S\+T\+A\+T\+US}, 
{\bfseries I\+R\+Q\+\_\+\+H\+O\+S\+T\+D\+P\+\_\+\+S\+T\+A\+T\+US}, 
{\bfseries I\+R\+Q\+\_\+\+H\+O\+R\+E\+A\+D\+\_\+\+D\+O\+N\+E\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT}, 
\newline
{\bfseries I\+R\+Q\+\_\+\+R\+E\+S\+E\+R\+V\+E\+D\+\_\+19}, 
{\bfseries I\+R\+Q\+\_\+\+U\+S\+B\+\_\+\+I\+N\+T0\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT}, 
{\bfseries I\+R\+Q\+\_\+\+U\+S\+B\+\_\+\+I\+N\+T1\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT}, 
{\bfseries I\+R\+Q\+\_\+\+U\+S\+B\+\_\+\+I\+N\+T2\+\_\+\+I\+N\+T\+E\+R\+R\+U\+PT}, 
\newline
{\bfseries I\+R\+Q\+\_\+\+U\+S\+B\+\_\+\+D\+M\+A\+I\+NT}, 
{\bfseries I\+R\+Q\+\_\+\+M\+AX}
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__ClassicStatus_ga545d41846817eaba6143d52ee4d9e9fe}{rtems\+\_\+status\+\_\+code}} \mbox{\hyperlink{bsp_2interrupt_8h_a62360f617682526a248c4c0c5575bcb2}{bfin\+\_\+interrupt\+\_\+register}} (\mbox{\hyperlink{structbfin__isr__s}{bfin\+\_\+isr\+\_\+t}} $\ast$isr)
\item 
\mbox{\hyperlink{group__ClassicStatus_ga545d41846817eaba6143d52ee4d9e9fe}{rtems\+\_\+status\+\_\+code}} \mbox{\hyperlink{bsp_2interrupt_8h_ad54189e81a7a3ab2a4b81af78602d2f4}{bfin\+\_\+interrupt\+\_\+unregister}} (\mbox{\hyperlink{structbfin__isr__s}{bfin\+\_\+isr\+\_\+t}} $\ast$isr)
\item 
void \mbox{\hyperlink{bsp_2interrupt_8h_a3b3c4a2b17f67d9fdfbec0d1661343e3}{bfin\+\_\+interrupt\+\_\+init}} (void)
\end{DoxyCompactItemize}


\subsection{Detailed Description}

\begin{DoxyItemize}
\item This file implements interrupt dispatcher. The init code is taken from the 533 implementation for blackfin. Since 52X supports 56 line and 2 I\+SR registers some portion is written twice.
\end{DoxyItemize}

Target\+: T\+L\+L6527v1-\/0 Compiler\+:

C\+O\+P\+Y\+R\+I\+G\+HT (c) 2010 by E\+CE Northeastern University.

The license and distribution terms for this file may be found in the file L\+I\+C\+E\+N\+SE in this distribution or at \href{http://www.rtems.org/license}{\texttt{ http\+://www.\+rtems.\+org/license}}

\begin{DoxyAuthor}{Author}
Rohan Kangralkar, E\+CE, Northeastern University (\href{mailto:kangralkar.r@husky.neu.edu}{\texttt{ kangralkar.\+r@husky.\+neu.\+edu}})
\end{DoxyAuthor}
Last\+Change\+: 

\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{bsp_2interrupt_8h_a97b55b34ea121cfa4bf875afe4c38e95}\label{bsp_2interrupt_8h_a97b55b34ea121cfa4bf875afe4c38e95}} 
\index{interrupt.h@{interrupt.h}!e\_isr\_t@{e\_isr\_t}}
\index{e\_isr\_t@{e\_isr\_t}!interrupt.h@{interrupt.h}}
\subsubsection{\texorpdfstring{e\_isr\_t}{e\_isr\_t}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{bsp_2interrupt_8h_a97b55b34ea121cfa4bf875afe4c38e95}{e\+\_\+isr\+\_\+t}}}

The type of interrupts handled by the S\+IC 

\subsection{Function Documentation}
\mbox{\Hypertarget{bsp_2interrupt_8h_a3b3c4a2b17f67d9fdfbec0d1661343e3}\label{bsp_2interrupt_8h_a3b3c4a2b17f67d9fdfbec0d1661343e3}} 
\index{interrupt.h@{interrupt.h}!bfin\_interrupt\_init@{bfin\_interrupt\_init}}
\index{bfin\_interrupt\_init@{bfin\_interrupt\_init}!interrupt.h@{interrupt.h}}
\subsubsection{\texorpdfstring{bfin\_interrupt\_init()}{bfin\_interrupt\_init()}}
{\footnotesize\ttfamily void bfin\+\_\+interrupt\+\_\+init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

blackfin interrupt initialization routine. It initializes the bfin I\+SR dispatcher. It will also create S\+IC C\+EC map which will be used for identifying the I\+SR.

Initializes the interrupt module The bf52x has 8 I\+AR registers but they do not have a constant pitch.\mbox{\Hypertarget{bsp_2interrupt_8h_a62360f617682526a248c4c0c5575bcb2}\label{bsp_2interrupt_8h_a62360f617682526a248c4c0c5575bcb2}} 
\index{interrupt.h@{interrupt.h}!bfin\_interrupt\_register@{bfin\_interrupt\_register}}
\index{bfin\_interrupt\_register@{bfin\_interrupt\_register}!interrupt.h@{interrupt.h}}
\subsubsection{\texorpdfstring{bfin\_interrupt\_register()}{bfin\_interrupt\_register()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ClassicStatus_ga545d41846817eaba6143d52ee4d9e9fe}{rtems\+\_\+status\+\_\+code}} bfin\+\_\+interrupt\+\_\+register (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structbfin__isr__s}{bfin\+\_\+isr\+\_\+t}} $\ast$}]{isr }\end{DoxyParamCaption})}

This routine registers a new I\+SR. It will write a new entry to the I\+VT table 
\begin{DoxyParams}{Parameters}
{\em isr} & contains a callback function and source \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
rtems status code 
\end{DoxyReturn}
\mbox{\Hypertarget{bsp_2interrupt_8h_ad54189e81a7a3ab2a4b81af78602d2f4}\label{bsp_2interrupt_8h_ad54189e81a7a3ab2a4b81af78602d2f4}} 
\index{interrupt.h@{interrupt.h}!bfin\_interrupt\_unregister@{bfin\_interrupt\_unregister}}
\index{bfin\_interrupt\_unregister@{bfin\_interrupt\_unregister}!interrupt.h@{interrupt.h}}
\subsubsection{\texorpdfstring{bfin\_interrupt\_unregister()}{bfin\_interrupt\_unregister()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ClassicStatus_ga545d41846817eaba6143d52ee4d9e9fe}{rtems\+\_\+status\+\_\+code}} bfin\+\_\+interrupt\+\_\+unregister (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structbfin__isr__s}{bfin\+\_\+isr\+\_\+t}} $\ast$}]{isr }\end{DoxyParamCaption})}

This function unregisters a registered interrupt handler. 
\begin{DoxyParams}{Parameters}
{\em isr} & \\
\hline
\end{DoxyParams}
