--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml FPGA_main.twx FPGA_main.ncd -o FPGA_main.twr FPGA_main.pcf
-ucf constraints.ucf

Design file:              FPGA_main.ncd
Physical constraint file: FPGA_main.pcf
Device,package,speed:     xc3s250e,vq100,-5 (PRODUCTION 1.27 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk_10 = PERIOD TIMEGRP "clk_10_tm" 10 MHz HIGH 50% 
INPUT_JITTER 1 ns;

 324 paths analyzed, 59 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Paths for end point pps_status (SLICE_X24Y23.CE), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     94.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_2 (FF)
  Destination:          pps_status (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.141ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.061 - 0.062)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_2 to pps_status
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y1.XQ       Tcko                  0.514   pps_status_count<2>
                                                       pps_status_count_2
    SLICE_X37Y4.F2       net (fanout=2)        1.139   pps_status_count<2>
    SLICE_X37Y4.COUT     Topcyf                1.011   Mcompar_pps_status_cmp_gt0000_cy<1>
                                                       Mcompar_pps_status_cmp_gt0000_lut<0>
                                                       Mcompar_pps_status_cmp_gt0000_cy<0>
                                                       Mcompar_pps_status_cmp_gt0000_cy<1>
    SLICE_X37Y5.CIN      net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<1>
    SLICE_X37Y5.COUT     Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<3>
                                                       Mcompar_pps_status_cmp_gt0000_cy<2>
                                                       Mcompar_pps_status_cmp_gt0000_cy<3>
    SLICE_X37Y6.CIN      net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<3>
    SLICE_X37Y6.COUT     Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<5>
                                                       Mcompar_pps_status_cmp_gt0000_cy<4>
                                                       Mcompar_pps_status_cmp_gt0000_cy<5>
    SLICE_X37Y7.CIN      net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<5>
    SLICE_X37Y7.COUT     Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<7>
                                                       Mcompar_pps_status_cmp_gt0000_cy<6>
                                                       Mcompar_pps_status_cmp_gt0000_cy<7>
    SLICE_X37Y8.CIN      net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<7>
    SLICE_X37Y8.COUT     Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<9>
                                                       Mcompar_pps_status_cmp_gt0000_cy<8>
                                                       Mcompar_pps_status_cmp_gt0000_cy<9>
    SLICE_X37Y9.CIN      net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<9>
    SLICE_X37Y9.COUT     Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<11>
                                                       Mcompar_pps_status_cmp_gt0000_cy<10>
                                                       Mcompar_pps_status_cmp_gt0000_cy<11>
    SLICE_X24Y23.CE      net (fanout=1)        1.479   Mcompar_pps_status_cmp_gt0000_cy<11>
    SLICE_X24Y23.CLK     Tceck                 0.483   pps_status
                                                       pps_status
    -------------------------------------------------  ---------------------------
    Total                                      5.141ns (2.523ns logic, 2.618ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_1 (FF)
  Destination:          pps_status (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.700ns (Levels of Logic = 6)
  Clock Path Skew:      -0.001ns (0.061 - 0.062)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_1 to pps_status
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y0.YQ       Tcko                  0.511   pps_status_count<0>
                                                       pps_status_count_1
    SLICE_X37Y4.F1       net (fanout=2)        0.701   pps_status_count<1>
    SLICE_X37Y4.COUT     Topcyf                1.011   Mcompar_pps_status_cmp_gt0000_cy<1>
                                                       Mcompar_pps_status_cmp_gt0000_lut<0>
                                                       Mcompar_pps_status_cmp_gt0000_cy<0>
                                                       Mcompar_pps_status_cmp_gt0000_cy<1>
    SLICE_X37Y5.CIN      net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<1>
    SLICE_X37Y5.COUT     Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<3>
                                                       Mcompar_pps_status_cmp_gt0000_cy<2>
                                                       Mcompar_pps_status_cmp_gt0000_cy<3>
    SLICE_X37Y6.CIN      net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<3>
    SLICE_X37Y6.COUT     Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<5>
                                                       Mcompar_pps_status_cmp_gt0000_cy<4>
                                                       Mcompar_pps_status_cmp_gt0000_cy<5>
    SLICE_X37Y7.CIN      net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<5>
    SLICE_X37Y7.COUT     Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<7>
                                                       Mcompar_pps_status_cmp_gt0000_cy<6>
                                                       Mcompar_pps_status_cmp_gt0000_cy<7>
    SLICE_X37Y8.CIN      net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<7>
    SLICE_X37Y8.COUT     Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<9>
                                                       Mcompar_pps_status_cmp_gt0000_cy<8>
                                                       Mcompar_pps_status_cmp_gt0000_cy<9>
    SLICE_X37Y9.CIN      net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<9>
    SLICE_X37Y9.COUT     Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<11>
                                                       Mcompar_pps_status_cmp_gt0000_cy<10>
                                                       Mcompar_pps_status_cmp_gt0000_cy<11>
    SLICE_X24Y23.CE      net (fanout=1)        1.479   Mcompar_pps_status_cmp_gt0000_cy<11>
    SLICE_X24Y23.CLK     Tceck                 0.483   pps_status
                                                       pps_status
    -------------------------------------------------  ---------------------------
    Total                                      4.700ns (2.520ns logic, 2.180ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_8 (FF)
  Destination:          pps_status (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.656ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_8 to pps_status
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y4.XQ       Tcko                  0.514   pps_status_count<8>
                                                       pps_status_count_8
    SLICE_X37Y6.F4       net (fanout=2)        0.860   pps_status_count<8>
    SLICE_X37Y6.COUT     Topcyf                1.011   Mcompar_pps_status_cmp_gt0000_cy<5>
                                                       Mcompar_pps_status_cmp_gt0000_lut<4>
                                                       Mcompar_pps_status_cmp_gt0000_cy<4>
                                                       Mcompar_pps_status_cmp_gt0000_cy<5>
    SLICE_X37Y7.CIN      net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<5>
    SLICE_X37Y7.COUT     Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<7>
                                                       Mcompar_pps_status_cmp_gt0000_cy<6>
                                                       Mcompar_pps_status_cmp_gt0000_cy<7>
    SLICE_X37Y8.CIN      net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<7>
    SLICE_X37Y8.COUT     Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<9>
                                                       Mcompar_pps_status_cmp_gt0000_cy<8>
                                                       Mcompar_pps_status_cmp_gt0000_cy<9>
    SLICE_X37Y9.CIN      net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<9>
    SLICE_X37Y9.COUT     Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<11>
                                                       Mcompar_pps_status_cmp_gt0000_cy<10>
                                                       Mcompar_pps_status_cmp_gt0000_cy<11>
    SLICE_X24Y23.CE      net (fanout=1)        1.479   Mcompar_pps_status_cmp_gt0000_cy<11>
    SLICE_X24Y23.CLK     Tceck                 0.483   pps_status
                                                       pps_status
    -------------------------------------------------  ---------------------------
    Total                                      4.656ns (2.317ns logic, 2.339ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point pps_status_count_23 (SLICE_X39Y11.CIN), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     95.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_0 (FF)
  Destination:          pps_status_count_23 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.869ns (Levels of Logic = 12)
  Clock Path Skew:      -0.008ns (0.006 - 0.014)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_0 to pps_status_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y0.XQ       Tcko                  0.514   pps_status_count<0>
                                                       pps_status_count_0
    SLICE_X39Y0.F2       net (fanout=2)        0.442   pps_status_count<0>
    SLICE_X39Y0.COUT     Topcyf                1.011   pps_status_count<0>
                                                       Mcount_pps_status_count_lut<0>_INV_0
                                                       Mcount_pps_status_count_cy<0>
                                                       Mcount_pps_status_count_cy<1>
    SLICE_X39Y1.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<1>
    SLICE_X39Y1.COUT     Tbyp                  0.103   pps_status_count<2>
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICE_X39Y2.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<3>
    SLICE_X39Y2.COUT     Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICE_X39Y3.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<5>
    SLICE_X39Y3.COUT     Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICE_X39Y4.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<7>
    SLICE_X39Y4.COUT     Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICE_X39Y5.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<9>
    SLICE_X39Y5.COUT     Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICE_X39Y6.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<11>
    SLICE_X39Y6.COUT     Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICE_X39Y7.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<13>
    SLICE_X39Y7.COUT     Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICE_X39Y8.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<15>
    SLICE_X39Y8.COUT     Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICE_X39Y9.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<17>
    SLICE_X39Y9.COUT     Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICE_X39Y10.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<19>
    SLICE_X39Y10.COUT    Tbyp                  0.103   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_cy<21>
    SLICE_X39Y11.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<21>
    SLICE_X39Y11.CLK     Tcinck                0.872   pps_status_count<22>
                                                       Mcount_pps_status_count_cy<22>
                                                       Mcount_pps_status_count_xor<23>
                                                       pps_status_count_23
    -------------------------------------------------  ---------------------------
    Total                                      3.869ns (3.427ns logic, 0.442ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_2 (FF)
  Destination:          pps_status_count_23 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.802ns (Levels of Logic = 11)
  Clock Path Skew:      -0.008ns (0.006 - 0.014)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_2 to pps_status_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y1.XQ       Tcko                  0.514   pps_status_count<2>
                                                       pps_status_count_2
    SLICE_X39Y1.F1       net (fanout=2)        0.478   pps_status_count<2>
    SLICE_X39Y1.COUT     Topcyf                1.011   pps_status_count<2>
                                                       pps_status_count<2>_rt
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICE_X39Y2.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<3>
    SLICE_X39Y2.COUT     Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICE_X39Y3.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<5>
    SLICE_X39Y3.COUT     Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICE_X39Y4.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<7>
    SLICE_X39Y4.COUT     Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICE_X39Y5.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<9>
    SLICE_X39Y5.COUT     Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICE_X39Y6.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<11>
    SLICE_X39Y6.COUT     Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICE_X39Y7.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<13>
    SLICE_X39Y7.COUT     Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICE_X39Y8.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<15>
    SLICE_X39Y8.COUT     Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICE_X39Y9.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<17>
    SLICE_X39Y9.COUT     Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICE_X39Y10.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<19>
    SLICE_X39Y10.COUT    Tbyp                  0.103   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_cy<21>
    SLICE_X39Y11.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<21>
    SLICE_X39Y11.CLK     Tcinck                0.872   pps_status_count<22>
                                                       Mcount_pps_status_count_cy<22>
                                                       Mcount_pps_status_count_xor<23>
                                                       pps_status_count_23
    -------------------------------------------------  ---------------------------
    Total                                      3.802ns (3.324ns logic, 0.478ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_1 (FF)
  Destination:          pps_status_count_23 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.687ns (Levels of Logic = 12)
  Clock Path Skew:      -0.008ns (0.006 - 0.014)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_1 to pps_status_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y0.YQ       Tcko                  0.511   pps_status_count<0>
                                                       pps_status_count_1
    SLICE_X39Y0.G3       net (fanout=2)        0.403   pps_status_count<1>
    SLICE_X39Y0.COUT     Topcyg                0.871   pps_status_count<0>
                                                       pps_status_count<1>_rt
                                                       Mcount_pps_status_count_cy<1>
    SLICE_X39Y1.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<1>
    SLICE_X39Y1.COUT     Tbyp                  0.103   pps_status_count<2>
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICE_X39Y2.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<3>
    SLICE_X39Y2.COUT     Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICE_X39Y3.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<5>
    SLICE_X39Y3.COUT     Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICE_X39Y4.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<7>
    SLICE_X39Y4.COUT     Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICE_X39Y5.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<9>
    SLICE_X39Y5.COUT     Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICE_X39Y6.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<11>
    SLICE_X39Y6.COUT     Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICE_X39Y7.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<13>
    SLICE_X39Y7.COUT     Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICE_X39Y8.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<15>
    SLICE_X39Y8.COUT     Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICE_X39Y9.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<17>
    SLICE_X39Y9.COUT     Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICE_X39Y10.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<19>
    SLICE_X39Y10.COUT    Tbyp                  0.103   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_cy<21>
    SLICE_X39Y11.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<21>
    SLICE_X39Y11.CLK     Tcinck                0.872   pps_status_count<22>
                                                       Mcount_pps_status_count_cy<22>
                                                       Mcount_pps_status_count_xor<23>
                                                       pps_status_count_23
    -------------------------------------------------  ---------------------------
    Total                                      3.687ns (3.284ns logic, 0.403ns route)
                                                       (89.1% logic, 10.9% route)

--------------------------------------------------------------------------------

Paths for end point pps_status_count_21 (SLICE_X39Y10.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     95.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_0 (FF)
  Destination:          pps_status_count_21 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.766ns (Levels of Logic = 11)
  Clock Path Skew:      -0.008ns (0.006 - 0.014)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_0 to pps_status_count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y0.XQ       Tcko                  0.514   pps_status_count<0>
                                                       pps_status_count_0
    SLICE_X39Y0.F2       net (fanout=2)        0.442   pps_status_count<0>
    SLICE_X39Y0.COUT     Topcyf                1.011   pps_status_count<0>
                                                       Mcount_pps_status_count_lut<0>_INV_0
                                                       Mcount_pps_status_count_cy<0>
                                                       Mcount_pps_status_count_cy<1>
    SLICE_X39Y1.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<1>
    SLICE_X39Y1.COUT     Tbyp                  0.103   pps_status_count<2>
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICE_X39Y2.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<3>
    SLICE_X39Y2.COUT     Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICE_X39Y3.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<5>
    SLICE_X39Y3.COUT     Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICE_X39Y4.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<7>
    SLICE_X39Y4.COUT     Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICE_X39Y5.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<9>
    SLICE_X39Y5.COUT     Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICE_X39Y6.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<11>
    SLICE_X39Y6.COUT     Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICE_X39Y7.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<13>
    SLICE_X39Y7.COUT     Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICE_X39Y8.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<15>
    SLICE_X39Y8.COUT     Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICE_X39Y9.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<17>
    SLICE_X39Y9.COUT     Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICE_X39Y10.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<19>
    SLICE_X39Y10.CLK     Tcinck                0.872   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_xor<21>
                                                       pps_status_count_21
    -------------------------------------------------  ---------------------------
    Total                                      3.766ns (3.324ns logic, 0.442ns route)
                                                       (88.3% logic, 11.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_2 (FF)
  Destination:          pps_status_count_21 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.699ns (Levels of Logic = 10)
  Clock Path Skew:      -0.008ns (0.006 - 0.014)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_2 to pps_status_count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y1.XQ       Tcko                  0.514   pps_status_count<2>
                                                       pps_status_count_2
    SLICE_X39Y1.F1       net (fanout=2)        0.478   pps_status_count<2>
    SLICE_X39Y1.COUT     Topcyf                1.011   pps_status_count<2>
                                                       pps_status_count<2>_rt
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICE_X39Y2.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<3>
    SLICE_X39Y2.COUT     Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICE_X39Y3.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<5>
    SLICE_X39Y3.COUT     Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICE_X39Y4.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<7>
    SLICE_X39Y4.COUT     Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICE_X39Y5.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<9>
    SLICE_X39Y5.COUT     Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICE_X39Y6.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<11>
    SLICE_X39Y6.COUT     Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICE_X39Y7.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<13>
    SLICE_X39Y7.COUT     Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICE_X39Y8.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<15>
    SLICE_X39Y8.COUT     Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICE_X39Y9.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<17>
    SLICE_X39Y9.COUT     Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICE_X39Y10.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<19>
    SLICE_X39Y10.CLK     Tcinck                0.872   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_xor<21>
                                                       pps_status_count_21
    -------------------------------------------------  ---------------------------
    Total                                      3.699ns (3.221ns logic, 0.478ns route)
                                                       (87.1% logic, 12.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_1 (FF)
  Destination:          pps_status_count_21 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.584ns (Levels of Logic = 11)
  Clock Path Skew:      -0.008ns (0.006 - 0.014)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_1 to pps_status_count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y0.YQ       Tcko                  0.511   pps_status_count<0>
                                                       pps_status_count_1
    SLICE_X39Y0.G3       net (fanout=2)        0.403   pps_status_count<1>
    SLICE_X39Y0.COUT     Topcyg                0.871   pps_status_count<0>
                                                       pps_status_count<1>_rt
                                                       Mcount_pps_status_count_cy<1>
    SLICE_X39Y1.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<1>
    SLICE_X39Y1.COUT     Tbyp                  0.103   pps_status_count<2>
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICE_X39Y2.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<3>
    SLICE_X39Y2.COUT     Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICE_X39Y3.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<5>
    SLICE_X39Y3.COUT     Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICE_X39Y4.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<7>
    SLICE_X39Y4.COUT     Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICE_X39Y5.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<9>
    SLICE_X39Y5.COUT     Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICE_X39Y6.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<11>
    SLICE_X39Y6.COUT     Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICE_X39Y7.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<13>
    SLICE_X39Y7.COUT     Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICE_X39Y8.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<15>
    SLICE_X39Y8.COUT     Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICE_X39Y9.CIN      net (fanout=1)        0.000   Mcount_pps_status_count_cy<17>
    SLICE_X39Y9.COUT     Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICE_X39Y10.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<19>
    SLICE_X39Y10.CLK     Tcinck                0.872   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_xor<21>
                                                       pps_status_count_21
    -------------------------------------------------  ---------------------------
    Total                                      3.584ns (3.181ns logic, 0.403ns route)
                                                       (88.8% logic, 11.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_10 = PERIOD TIMEGRP "clk_10_tm" 10 MHz HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------

Paths for end point pps_status_count_10 (SLICE_X39Y5.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pps_status_count_10 (FF)
  Destination:          pps_status_count_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10_i_IBUFG rising at 100.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pps_status_count_10 to pps_status_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y5.XQ       Tcko                  0.411   pps_status_count<10>
                                                       pps_status_count_10
    SLICE_X39Y5.F4       net (fanout=2)        0.290   pps_status_count<10>
    SLICE_X39Y5.CLK      Tckf        (-Th)    -0.696   pps_status_count<10>
                                                       pps_status_count<10>_rt
                                                       Mcount_pps_status_count_xor<10>
                                                       pps_status_count_10
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Paths for end point pps_status_count_14 (SLICE_X39Y7.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pps_status_count_14 (FF)
  Destination:          pps_status_count_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10_i_IBUFG rising at 100.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pps_status_count_14 to pps_status_count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y7.XQ       Tcko                  0.411   pps_status_count<14>
                                                       pps_status_count_14
    SLICE_X39Y7.F4       net (fanout=2)        0.290   pps_status_count<14>
    SLICE_X39Y7.CLK      Tckf        (-Th)    -0.696   pps_status_count<14>
                                                       pps_status_count<14>_rt
                                                       Mcount_pps_status_count_xor<14>
                                                       pps_status_count_14
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Paths for end point pps_status_count_16 (SLICE_X39Y8.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pps_status_count_16 (FF)
  Destination:          pps_status_count_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10_i_IBUFG rising at 100.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pps_status_count_16 to pps_status_count_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y8.XQ       Tcko                  0.411   pps_status_count<16>
                                                       pps_status_count_16
    SLICE_X39Y8.F4       net (fanout=2)        0.290   pps_status_count<16>
    SLICE_X39Y8.CLK      Tckf        (-Th)    -0.696   pps_status_count<16>
                                                       pps_status_count<16>_rt
                                                       Mcount_pps_status_count_xor<16>
                                                       pps_status_count_16
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_10 = PERIOD TIMEGRP "clk_10_tm" 10 MHz HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------
Slack: 6.933ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.067ns (326.052MHz) (Tdcmpfx)
  Physical resource: PLL_clock_gen/DCM_SP_INST/CLKFX
  Logical resource: PLL_clock_gen/DCM_SP_INST/CLKFX
  Location pin: DCM_X1Y0.CLKFX
  Clock network: PLL_clock_gen/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 80.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: PLL_clock_gen/DCM_SP_INST/CLKIN
  Logical resource: PLL_clock_gen/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clk_10_i_IBUFG1
--------------------------------------------------------------------------------
Slack: 80.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: PLL_clock_gen/DCM_SP_INST/CLKIN
  Logical resource: PLL_clock_gen/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clk_10_i_IBUFG1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_148 = PERIOD TIMEGRP "clk_148_tm" 149 MHz HIGH 50% 
INPUT_JITTER 1 ns;

 15509 paths analyzed, 2554 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.936ns.
--------------------------------------------------------------------------------

Paths for end point serial_interface/state_FSM_FFd3 (SLICE_X2Y51.F4), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_interface/SCL_delay_1 (FF)
  Destination:          serial_interface/state_FSM_FFd3 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.436ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: serial_interface/SCL_delay_1 to serial_interface/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y45.XQ      Tcko                  0.514   serial_interface/SCL_delay<1>
                                                       serial_interface/SCL_delay_1
    SLICE_X2Y46.G2       net (fanout=14)       1.163   serial_interface/SCL_delay<1>
    SLICE_X2Y46.X        Tif5x                 1.000   serial_interface/state_FSM_FFd3-In33
                                                       serial_interface/state_FSM_FFd3-In331
                                                       serial_interface/state_FSM_FFd3-In33_f5
    SLICE_X0Y47.G1       net (fanout=1)        0.355   serial_interface/state_FSM_FFd3-In33
    SLICE_X0Y47.Y        Tilo                  0.660   serial_interface/state_FSM_FFd3-In88
                                                       serial_interface/state_FSM_FFd3-In88_SW0
    SLICE_X0Y47.F3       net (fanout=1)        0.020   N310
    SLICE_X0Y47.X        Tilo                  0.660   serial_interface/state_FSM_FFd3-In88
                                                       serial_interface/state_FSM_FFd3-In88
    SLICE_X2Y47.BX       net (fanout=1)        0.351   serial_interface/state_FSM_FFd3-In88
    SLICE_X2Y47.X        Tbxx                  0.699   serial_interface/state_FSM_FFd3-In193
                                                       serial_interface/state_FSM_FFd3-In193
    SLICE_X2Y51.F4       net (fanout=1)        0.238   serial_interface/state_FSM_FFd3-In193
    SLICE_X2Y51.CLK      Tfck                  0.776   serial_interface/state_FSM_FFd3
                                                       serial_interface/state_FSM_FFd3-In204
                                                       serial_interface/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.436ns (4.309ns logic, 2.127ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_interface/SCL_delay_1 (FF)
  Destination:          serial_interface/state_FSM_FFd3 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.433ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: serial_interface/SCL_delay_1 to serial_interface/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y45.XQ      Tcko                  0.514   serial_interface/SCL_delay<1>
                                                       serial_interface/SCL_delay_1
    SLICE_X3Y42.F3       net (fanout=14)       1.144   serial_interface/SCL_delay<1>
    SLICE_X3Y42.X        Tif5x                 0.890   serial_interface/state_FSM_FFd3-In51
                                                       serial_interface/state_FSM_FFd3-In511
                                                       serial_interface/state_FSM_FFd3-In51_f5
    SLICE_X0Y47.G3       net (fanout=1)        0.481   serial_interface/state_FSM_FFd3-In51
    SLICE_X0Y47.Y        Tilo                  0.660   serial_interface/state_FSM_FFd3-In88
                                                       serial_interface/state_FSM_FFd3-In88_SW0
    SLICE_X0Y47.F3       net (fanout=1)        0.020   N310
    SLICE_X0Y47.X        Tilo                  0.660   serial_interface/state_FSM_FFd3-In88
                                                       serial_interface/state_FSM_FFd3-In88
    SLICE_X2Y47.BX       net (fanout=1)        0.351   serial_interface/state_FSM_FFd3-In88
    SLICE_X2Y47.X        Tbxx                  0.699   serial_interface/state_FSM_FFd3-In193
                                                       serial_interface/state_FSM_FFd3-In193
    SLICE_X2Y51.F4       net (fanout=1)        0.238   serial_interface/state_FSM_FFd3-In193
    SLICE_X2Y51.CLK      Tfck                  0.776   serial_interface/state_FSM_FFd3
                                                       serial_interface/state_FSM_FFd3-In204
                                                       serial_interface/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.433ns (4.199ns logic, 2.234ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_interface/SCL_delay_0 (FF)
  Destination:          serial_interface/state_FSM_FFd3 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.405ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: serial_interface/SCL_delay_0 to serial_interface/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y45.YQ      Tcko                  0.511   serial_interface/SCL_delay<1>
                                                       serial_interface/SCL_delay_0
    SLICE_X3Y42.F2       net (fanout=15)       1.119   serial_interface/SCL_delay<0>
    SLICE_X3Y42.X        Tif5x                 0.890   serial_interface/state_FSM_FFd3-In51
                                                       serial_interface/state_FSM_FFd3-In511
                                                       serial_interface/state_FSM_FFd3-In51_f5
    SLICE_X0Y47.G3       net (fanout=1)        0.481   serial_interface/state_FSM_FFd3-In51
    SLICE_X0Y47.Y        Tilo                  0.660   serial_interface/state_FSM_FFd3-In88
                                                       serial_interface/state_FSM_FFd3-In88_SW0
    SLICE_X0Y47.F3       net (fanout=1)        0.020   N310
    SLICE_X0Y47.X        Tilo                  0.660   serial_interface/state_FSM_FFd3-In88
                                                       serial_interface/state_FSM_FFd3-In88
    SLICE_X2Y47.BX       net (fanout=1)        0.351   serial_interface/state_FSM_FFd3-In88
    SLICE_X2Y47.X        Tbxx                  0.699   serial_interface/state_FSM_FFd3-In193
                                                       serial_interface/state_FSM_FFd3-In193
    SLICE_X2Y51.F4       net (fanout=1)        0.238   serial_interface/state_FSM_FFd3-In193
    SLICE_X2Y51.CLK      Tfck                  0.776   serial_interface/state_FSM_FFd3
                                                       serial_interface/state_FSM_FFd3-In204
                                                       serial_interface/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.405ns (4.196ns logic, 2.209ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

Paths for end point serial_interface/state_FSM_FFd4 (SLICE_X12Y45.F1), 67 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_interface/recieve_byte_2 (FF)
  Destination:          serial_interface/state_FSM_FFd4 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.308ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: serial_interface/recieve_byte_2 to serial_interface/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y41.XQ      Tcko                  0.514   serial_interface/recieve_byte<2>
                                                       serial_interface/recieve_byte_2
    SLICE_X12Y42.G2      net (fanout=4)        0.470   serial_interface/recieve_byte<2>
    SLICE_X12Y42.Y       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010_SW0
    SLICE_X12Y42.F4      net (fanout=1)        0.020   N147
    SLICE_X12Y42.X       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010
    SLICE_X12Y43.G1      net (fanout=2)        0.128   serial_interface/state_cmp_eq0010
    SLICE_X12Y43.Y       Tilo                  0.660   serial_interface/state_FSM_FFd4-In136
                                                       serial_interface/state_FSM_FFd2-In23
    SLICE_X12Y43.F3      net (fanout=2)        0.027   serial_interface/state_FSM_N2
    SLICE_X12Y43.X       Tilo                  0.660   serial_interface/state_FSM_FFd4-In136
                                                       serial_interface/state_FSM_FFd4-In136
    SLICE_X12Y44.G4      net (fanout=1)        0.290   serial_interface/state_FSM_FFd4-In136
    SLICE_X12Y44.Y       Tilo                  0.660   N316
                                                       serial_interface/state_FSM_FFd4-In179
    SLICE_X12Y44.F4      net (fanout=1)        0.020   serial_interface/state_FSM_FFd4-In179
    SLICE_X12Y44.X       Tilo                  0.660   N316
                                                       serial_interface/state_FSM_FFd4-In2161_SW0
    SLICE_X12Y45.F1      net (fanout=1)        0.103   N316
    SLICE_X12Y45.CLK     Tfck                  0.776   serial_interface/state_FSM_FFd4
                                                       serial_interface/state_FSM_FFd4-In2161
                                                       serial_interface/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.308ns (5.250ns logic, 1.058ns route)
                                                       (83.2% logic, 16.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_interface/recieve_byte_3 (FF)
  Destination:          serial_interface/state_FSM_FFd4 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.308ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: serial_interface/recieve_byte_3 to serial_interface/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.XQ      Tcko                  0.515   serial_interface/recieve_byte<3>
                                                       serial_interface/recieve_byte_3
    SLICE_X12Y42.G1      net (fanout=4)        0.469   serial_interface/recieve_byte<3>
    SLICE_X12Y42.Y       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010_SW0
    SLICE_X12Y42.F4      net (fanout=1)        0.020   N147
    SLICE_X12Y42.X       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010
    SLICE_X12Y43.G1      net (fanout=2)        0.128   serial_interface/state_cmp_eq0010
    SLICE_X12Y43.Y       Tilo                  0.660   serial_interface/state_FSM_FFd4-In136
                                                       serial_interface/state_FSM_FFd2-In23
    SLICE_X12Y43.F3      net (fanout=2)        0.027   serial_interface/state_FSM_N2
    SLICE_X12Y43.X       Tilo                  0.660   serial_interface/state_FSM_FFd4-In136
                                                       serial_interface/state_FSM_FFd4-In136
    SLICE_X12Y44.G4      net (fanout=1)        0.290   serial_interface/state_FSM_FFd4-In136
    SLICE_X12Y44.Y       Tilo                  0.660   N316
                                                       serial_interface/state_FSM_FFd4-In179
    SLICE_X12Y44.F4      net (fanout=1)        0.020   serial_interface/state_FSM_FFd4-In179
    SLICE_X12Y44.X       Tilo                  0.660   N316
                                                       serial_interface/state_FSM_FFd4-In2161_SW0
    SLICE_X12Y45.F1      net (fanout=1)        0.103   N316
    SLICE_X12Y45.CLK     Tfck                  0.776   serial_interface/state_FSM_FFd4
                                                       serial_interface/state_FSM_FFd4-In2161
                                                       serial_interface/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.308ns (5.251ns logic, 1.057ns route)
                                                       (83.2% logic, 16.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_interface/recieve_byte_4 (FF)
  Destination:          serial_interface/state_FSM_FFd4 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.280ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: serial_interface/recieve_byte_4 to serial_interface/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.XQ      Tcko                  0.514   serial_interface/recieve_byte<4>
                                                       serial_interface/recieve_byte_4
    SLICE_X12Y42.G4      net (fanout=4)        0.442   serial_interface/recieve_byte<4>
    SLICE_X12Y42.Y       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010_SW0
    SLICE_X12Y42.F4      net (fanout=1)        0.020   N147
    SLICE_X12Y42.X       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010
    SLICE_X12Y43.G1      net (fanout=2)        0.128   serial_interface/state_cmp_eq0010
    SLICE_X12Y43.Y       Tilo                  0.660   serial_interface/state_FSM_FFd4-In136
                                                       serial_interface/state_FSM_FFd2-In23
    SLICE_X12Y43.F3      net (fanout=2)        0.027   serial_interface/state_FSM_N2
    SLICE_X12Y43.X       Tilo                  0.660   serial_interface/state_FSM_FFd4-In136
                                                       serial_interface/state_FSM_FFd4-In136
    SLICE_X12Y44.G4      net (fanout=1)        0.290   serial_interface/state_FSM_FFd4-In136
    SLICE_X12Y44.Y       Tilo                  0.660   N316
                                                       serial_interface/state_FSM_FFd4-In179
    SLICE_X12Y44.F4      net (fanout=1)        0.020   serial_interface/state_FSM_FFd4-In179
    SLICE_X12Y44.X       Tilo                  0.660   N316
                                                       serial_interface/state_FSM_FFd4-In2161_SW0
    SLICE_X12Y45.F1      net (fanout=1)        0.103   N316
    SLICE_X12Y45.CLK     Tfck                  0.776   serial_interface/state_FSM_FFd4
                                                       serial_interface/state_FSM_FFd4-In2161
                                                       serial_interface/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.280ns (5.250ns logic, 1.030ns route)
                                                       (83.6% logic, 16.4% route)

--------------------------------------------------------------------------------

Paths for end point serial_interface/state_FSM_FFd2 (SLICE_X2Y45.F1), 57 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_interface/time_out_16 (FF)
  Destination:          serial_interface/state_FSM_FFd2 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.202ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.041 - 0.062)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: serial_interface/time_out_16 to serial_interface/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y50.YQ       Tcko                  0.567   serial_interface/time_out<17>
                                                       serial_interface/time_out_16
    SLICE_X1Y46.G1       net (fanout=2)        0.698   serial_interface/time_out<16>
    SLICE_X1Y46.COUT     Topcyg                0.871   serial_interface/state_cmp_eq0011_wg_cy<3>
                                                       serial_interface/state_cmp_eq0011_wg_lut<3>
                                                       serial_interface/state_cmp_eq0011_wg_cy<3>
    SLICE_X1Y47.CIN      net (fanout=1)        0.000   serial_interface/state_cmp_eq0011_wg_cy<3>
    SLICE_X1Y47.COUT     Tbyp                  0.103   serial_interface/state_cmp_eq0011
                                                       serial_interface/state_cmp_eq0011_wg_cy<4>
                                                       serial_interface/state_cmp_eq0011_wg_cy<5>
    SLICE_X2Y43.F3       net (fanout=8)        0.850   serial_interface/state_cmp_eq0011
    SLICE_X2Y43.X        Tilo                  0.660   N366
                                                       serial_interface/state_FSM_FFd2-In16_SW0
    SLICE_X2Y44.G3       net (fanout=1)        0.234   N366
    SLICE_X2Y44.Y        Tilo                  0.660   serial_interface/state_FSM_FFd2-In55
                                                       serial_interface/state_FSM_FFd2-In16
    SLICE_X2Y44.F4       net (fanout=1)        0.020   serial_interface/state_FSM_FFd2-In16
    SLICE_X2Y44.X        Tilo                  0.660   serial_interface/state_FSM_FFd2-In55
                                                       serial_interface/state_FSM_FFd2-In55
    SLICE_X2Y45.F1       net (fanout=1)        0.103   serial_interface/state_FSM_FFd2-In55
    SLICE_X2Y45.CLK      Tfck                  0.776   serial_interface/state_FSM_FFd2
                                                       serial_interface/state_FSM_FFd2-In167
                                                       serial_interface/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.202ns (4.297ns logic, 1.905ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_interface/time_out_19 (FF)
  Destination:          serial_interface/state_FSM_FFd2 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.202ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.041 - 0.062)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: serial_interface/time_out_19 to serial_interface/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y51.YQ       Tcko                  0.567   serial_interface/time_out<19>
                                                       serial_interface/time_out_19
    SLICE_X1Y47.F2       net (fanout=2)        0.661   serial_interface/time_out<19>
    SLICE_X1Y47.COUT     Topcyf                1.011   serial_interface/state_cmp_eq0011
                                                       serial_interface/state_cmp_eq0011_wg_lut<4>
                                                       serial_interface/state_cmp_eq0011_wg_cy<4>
                                                       serial_interface/state_cmp_eq0011_wg_cy<5>
    SLICE_X2Y43.F3       net (fanout=8)        0.850   serial_interface/state_cmp_eq0011
    SLICE_X2Y43.X        Tilo                  0.660   N366
                                                       serial_interface/state_FSM_FFd2-In16_SW0
    SLICE_X2Y44.G3       net (fanout=1)        0.234   N366
    SLICE_X2Y44.Y        Tilo                  0.660   serial_interface/state_FSM_FFd2-In55
                                                       serial_interface/state_FSM_FFd2-In16
    SLICE_X2Y44.F4       net (fanout=1)        0.020   serial_interface/state_FSM_FFd2-In16
    SLICE_X2Y44.X        Tilo                  0.660   serial_interface/state_FSM_FFd2-In55
                                                       serial_interface/state_FSM_FFd2-In55
    SLICE_X2Y45.F1       net (fanout=1)        0.103   serial_interface/state_FSM_FFd2-In55
    SLICE_X2Y45.CLK      Tfck                  0.776   serial_interface/state_FSM_FFd2
                                                       serial_interface/state_FSM_FFd2-In167
                                                       serial_interface/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.202ns (4.334ns logic, 1.868ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_interface/time_out_18 (FF)
  Destination:          serial_interface/state_FSM_FFd2 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.200ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.025 - 0.030)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: serial_interface/time_out_18 to serial_interface/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y49.XQ       Tcko                  0.514   serial_interface/time_out<18>
                                                       serial_interface/time_out_18
    SLICE_X1Y47.G2       net (fanout=2)        0.852   serial_interface/time_out<18>
    SLICE_X1Y47.COUT     Topcyg                0.871   serial_interface/state_cmp_eq0011
                                                       serial_interface/state_cmp_eq0011_wg_lut<5>
                                                       serial_interface/state_cmp_eq0011_wg_cy<5>
    SLICE_X2Y43.F3       net (fanout=8)        0.850   serial_interface/state_cmp_eq0011
    SLICE_X2Y43.X        Tilo                  0.660   N366
                                                       serial_interface/state_FSM_FFd2-In16_SW0
    SLICE_X2Y44.G3       net (fanout=1)        0.234   N366
    SLICE_X2Y44.Y        Tilo                  0.660   serial_interface/state_FSM_FFd2-In55
                                                       serial_interface/state_FSM_FFd2-In16
    SLICE_X2Y44.F4       net (fanout=1)        0.020   serial_interface/state_FSM_FFd2-In16
    SLICE_X2Y44.X        Tilo                  0.660   serial_interface/state_FSM_FFd2-In55
                                                       serial_interface/state_FSM_FFd2-In55
    SLICE_X2Y45.F1       net (fanout=1)        0.103   serial_interface/state_FSM_FFd2-In55
    SLICE_X2Y45.CLK      Tfck                  0.776   serial_interface/state_FSM_FFd2
                                                       serial_interface/state_FSM_FFd2-In167
                                                       serial_interface/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.200ns (4.141ns logic, 2.059ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_148 = PERIOD TIMEGRP "clk_148_tm" 149 MHz HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------

Paths for end point VCXO_pll/cv_word_o_5 (SLICE_X14Y59.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.837ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VCXO_pll/VCXO_phase_loop/out_sum_7 (FF)
  Destination:          VCXO_pll/cv_word_o_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VCXO_pll/VCXO_phase_loop/out_sum_7 to VCXO_pll/cv_word_o_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y60.XQ      Tcko                  0.411   VCXO_pll/VCXO_phase_loop/out_sum<7>
                                                       VCXO_pll/VCXO_phase_loop/out_sum_7
    SLICE_X14Y59.BX      net (fanout=1)        0.308   VCXO_pll/VCXO_phase_loop/out_sum<7>
    SLICE_X14Y59.CLK     Tckdi       (-Th)    -0.116   VCXO_pll/cv_word_o<5>
                                                       VCXO_pll/cv_word_o_5
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.527ns logic, 0.308ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Paths for end point communication/stop_line_1 (SLICE_X19Y38.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.842ns (requirement - (clock path skew + uncertainty - data path))
  Source:               communication/stop_line_0 (FF)
  Destination:          communication/stop_line_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: communication/stop_line_0 to communication/stop_line_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y38.YQ      Tcko                  0.409   communication/stop_line<1>
                                                       communication/stop_line_0
    SLICE_X19Y38.BX      net (fanout=3)        0.353   communication/stop_line<0>
    SLICE_X19Y38.CLK     Tckdi       (-Th)    -0.080   communication/stop_line<1>
                                                       communication/stop_line_1
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.489ns logic, 0.353ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point VCXO_pll/cv_word_o_3 (SLICE_X14Y58.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VCXO_pll/VCXO_phase_loop/out_sum_5 (FF)
  Destination:          VCXO_pll/cv_word_o_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VCXO_pll/VCXO_phase_loop/out_sum_5 to VCXO_pll/cv_word_o_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y59.XQ      Tcko                  0.411   VCXO_pll/VCXO_phase_loop/out_sum<5>
                                                       VCXO_pll/VCXO_phase_loop/out_sum_5
    SLICE_X14Y58.BX      net (fanout=1)        0.317   VCXO_pll/VCXO_phase_loop/out_sum<5>
    SLICE_X14Y58.CLK     Tckdi       (-Th)    -0.116   VCXO_pll/cv_word_o<3>
                                                       VCXO_pll/cv_word_o_3
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.527ns logic, 0.317ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_148 = PERIOD TIMEGRP "clk_148_tm" 149 MHz HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------
Slack: 4.959ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.711ns
  Low pulse: 3.355ns
  Low pulse limit: 0.876ns (Twpl)
  Physical resource: VCXO_pll/phase_detector/clk_ref_dec_delayed<1>/CLK
  Logical resource: VCXO_pll/phase_detector/Mshreg_clk_ref_dec_delayed_0/SRL16E/WS
  Location pin: SLICE_X20Y42.CLK
  Clock network: clk_148
--------------------------------------------------------------------------------
Slack: 4.959ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.711ns
  High pulse: 3.355ns
  High pulse limit: 0.876ns (Twph)
  Physical resource: VCXO_pll/phase_detector/clk_ref_dec_delayed<1>/CLK
  Logical resource: VCXO_pll/phase_detector/Mshreg_clk_ref_dec_delayed_0/SRL16E/WS
  Location pin: SLICE_X20Y42.CLK
  Clock network: clk_148
--------------------------------------------------------------------------------
Slack: 4.959ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.711ns
  Low pulse: 3.355ns
  Low pulse limit: 0.876ns (Twpl)
  Physical resource: communication/update_line<1>/CLK
  Logical resource: communication/Mshreg_update_line_0/SRL16E/WS
  Location pin: SLICE_X20Y36.CLK
  Clock network: clk_148
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_multi_cycle_100 = MAXDELAY FROM TIMEGRP "multi_cycle_100" 
TO TIMEGRP         "multi_cycle_100" TS_clk_10 / 1000;

 649943 paths analyzed, 107 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  14.029ns.
--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_3 (SLICE_X14Y10.F1), 33387 paths
--------------------------------------------------------------------------------
Slack (setup paths):    99985.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_15 (FF)
  Destination:          dac_OCXO/shift_reg_3 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      13.513ns (Levels of Logic = 22)
  Clock Path Skew:      -0.016ns (0.010 - 0.026)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_15 to dac_OCXO/shift_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.XQ      Tcko                  0.515   OCXO_pll/phase_loop/integrator<15>
                                                       OCXO_pll/phase_loop/integrator_15
    SLICE_X27Y11.F1      net (fanout=2)        1.216   OCXO_pll/phase_loop/integrator<15>
    SLICE_X27Y11.COUT    Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X27Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X27Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X27Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X27Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X27Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X27Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X27Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X27Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X27Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X27Y16.XB      Tcinxb                0.352   OCXO_pll/phase_loop/integrator_limit<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X22Y11.G1      net (fanout=17)       1.962   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X22Y11.Y       Tilo                  0.660   OCXO_pll/phase_loop/integrator_limit<12>
                                                       OCXO_pll/phase_loop/integrator_limit<10>1
    SLICE_X23Y9.BX       net (fanout=2)        0.402   OCXO_pll/phase_loop/integrator_limit<10>
    SLICE_X23Y9.COUT     Tbxcy                 0.953   OCXO_pll/phase_loop/out_sum<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICE_X23Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICE_X23Y10.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICE_X23Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICE_X23Y11.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X23Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X23Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X23Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X23Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X23Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X23Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X23Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X23Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X23Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X23Y16.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X23Y17.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X23Y17.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X23Y18.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X23Y18.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X23Y19.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X23Y19.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X23Y20.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X23Y20.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X23Y21.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X23Y21.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<27>
    SLICE_X19Y17.G2      net (fanout=22)       0.794   OCXO_pll/phase_loop/out_sum<27>
    SLICE_X19Y17.COUT    Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>1_INV_0
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X14Y10.F1      net (fanout=18)       1.700   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X14Y10.CLK     Tfck                  0.776   dac_OCXO/shift_reg<3>
                                                       dac_OCXO/shift_reg_mux0000<3>1
                                                       dac_OCXO/shift_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     13.513ns (7.439ns logic, 6.074ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99986.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_9 (FF)
  Destination:          dac_OCXO/shift_reg_3 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      13.441ns (Levels of Logic = 24)
  Clock Path Skew:      -0.018ns (0.010 - 0.028)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_9 to dac_OCXO/shift_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y12.XQ      Tcko                  0.515   OCXO_pll/phase_loop/integrator<9>
                                                       OCXO_pll/phase_loop/integrator_9
    SLICE_X27Y9.G4       net (fanout=3)        1.078   OCXO_pll/phase_loop/integrator<9>
    SLICE_X27Y9.COUT     Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<3>_INV_0
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X27Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X27Y10.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X27Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X27Y11.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X27Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X27Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X27Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X27Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X27Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X27Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X27Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X27Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X27Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X27Y16.XB      Tcinxb                0.352   OCXO_pll/phase_loop/integrator_limit<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X22Y11.G1      net (fanout=17)       1.962   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X22Y11.Y       Tilo                  0.660   OCXO_pll/phase_loop/integrator_limit<12>
                                                       OCXO_pll/phase_loop/integrator_limit<10>1
    SLICE_X23Y9.BX       net (fanout=2)        0.402   OCXO_pll/phase_loop/integrator_limit<10>
    SLICE_X23Y9.COUT     Tbxcy                 0.953   OCXO_pll/phase_loop/out_sum<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICE_X23Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICE_X23Y10.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICE_X23Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICE_X23Y11.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X23Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X23Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X23Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X23Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X23Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X23Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X23Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X23Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X23Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X23Y16.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X23Y17.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X23Y17.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X23Y18.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X23Y18.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X23Y19.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X23Y19.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X23Y20.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X23Y20.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X23Y21.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X23Y21.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<27>
    SLICE_X19Y17.G2      net (fanout=22)       0.794   OCXO_pll/phase_loop/out_sum<27>
    SLICE_X19Y17.COUT    Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>1_INV_0
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X14Y10.F1      net (fanout=18)       1.700   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X14Y10.CLK     Tfck                  0.776   dac_OCXO/shift_reg<3>
                                                       dac_OCXO/shift_reg_mux0000<3>1
                                                       dac_OCXO/shift_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     13.441ns (7.505ns logic, 5.936ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99986.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_15 (FF)
  Destination:          dac_OCXO/shift_reg_3 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      13.415ns (Levels of Logic = 22)
  Clock Path Skew:      -0.016ns (0.010 - 0.026)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_15 to dac_OCXO/shift_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.XQ      Tcko                  0.515   OCXO_pll/phase_loop/integrator<15>
                                                       OCXO_pll/phase_loop/integrator_15
    SLICE_X27Y11.F1      net (fanout=2)        1.216   OCXO_pll/phase_loop/integrator<15>
    SLICE_X27Y11.COUT    Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X27Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X27Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X27Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X27Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X27Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X27Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X27Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X27Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X27Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X27Y16.XB      Tcinxb                0.352   OCXO_pll/phase_loop/integrator_limit<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X22Y11.G1      net (fanout=17)       1.962   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X22Y11.Y       Tilo                  0.660   OCXO_pll/phase_loop/integrator_limit<12>
                                                       OCXO_pll/phase_loop/integrator_limit<10>1
    SLICE_X23Y9.BX       net (fanout=2)        0.402   OCXO_pll/phase_loop/integrator_limit<10>
    SLICE_X23Y9.COUT     Tbxcy                 0.953   OCXO_pll/phase_loop/out_sum<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICE_X23Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICE_X23Y10.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICE_X23Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICE_X23Y11.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X23Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X23Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X23Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X23Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X23Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X23Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X23Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X23Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X23Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X23Y16.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X23Y17.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X23Y17.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X23Y18.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X23Y18.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X23Y19.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X23Y19.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X23Y20.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X23Y20.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X23Y21.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X23Y21.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<27>
    SLICE_X19Y17.G2      net (fanout=22)       0.794   OCXO_pll/phase_loop/out_sum<27>
    SLICE_X19Y17.COUT    Topcyg                0.773   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X14Y10.F1      net (fanout=18)       1.700   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X14Y10.CLK     Tfck                  0.776   dac_OCXO/shift_reg<3>
                                                       dac_OCXO/shift_reg_mux0000<3>1
                                                       dac_OCXO/shift_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     13.415ns (7.341ns logic, 6.074ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_15 (SLICE_X17Y13.F2), 33387 paths
--------------------------------------------------------------------------------
Slack (setup paths):    99986.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_15 (FF)
  Destination:          dac_OCXO/shift_reg_15 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      13.339ns (Levels of Logic = 22)
  Clock Path Skew:      -0.009ns (0.017 - 0.026)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_15 to dac_OCXO/shift_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.XQ      Tcko                  0.515   OCXO_pll/phase_loop/integrator<15>
                                                       OCXO_pll/phase_loop/integrator_15
    SLICE_X27Y11.F1      net (fanout=2)        1.216   OCXO_pll/phase_loop/integrator<15>
    SLICE_X27Y11.COUT    Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X27Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X27Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X27Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X27Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X27Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X27Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X27Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X27Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X27Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X27Y16.XB      Tcinxb                0.352   OCXO_pll/phase_loop/integrator_limit<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X22Y11.G1      net (fanout=17)       1.962   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X22Y11.Y       Tilo                  0.660   OCXO_pll/phase_loop/integrator_limit<12>
                                                       OCXO_pll/phase_loop/integrator_limit<10>1
    SLICE_X23Y9.BX       net (fanout=2)        0.402   OCXO_pll/phase_loop/integrator_limit<10>
    SLICE_X23Y9.COUT     Tbxcy                 0.953   OCXO_pll/phase_loop/out_sum<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICE_X23Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICE_X23Y10.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICE_X23Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICE_X23Y11.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X23Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X23Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X23Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X23Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X23Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X23Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X23Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X23Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X23Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X23Y16.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X23Y17.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X23Y17.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X23Y18.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X23Y18.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X23Y19.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X23Y19.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X23Y20.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X23Y20.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X23Y21.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X23Y21.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<27>
    SLICE_X19Y17.G2      net (fanout=22)       0.794   OCXO_pll/phase_loop/out_sum<27>
    SLICE_X19Y17.COUT    Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>1_INV_0
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X17Y13.F2      net (fanout=18)       1.574   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X17Y13.CLK     Tfck                  0.728   dac_OCXO/shift_reg<15>
                                                       dac_OCXO/shift_reg_mux0000<15>1
                                                       dac_OCXO/shift_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     13.339ns (7.391ns logic, 5.948ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99986.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_9 (FF)
  Destination:          dac_OCXO/shift_reg_15 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      13.267ns (Levels of Logic = 24)
  Clock Path Skew:      -0.011ns (0.017 - 0.028)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_9 to dac_OCXO/shift_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y12.XQ      Tcko                  0.515   OCXO_pll/phase_loop/integrator<9>
                                                       OCXO_pll/phase_loop/integrator_9
    SLICE_X27Y9.G4       net (fanout=3)        1.078   OCXO_pll/phase_loop/integrator<9>
    SLICE_X27Y9.COUT     Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<3>_INV_0
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X27Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X27Y10.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X27Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X27Y11.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X27Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X27Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X27Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X27Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X27Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X27Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X27Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X27Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X27Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X27Y16.XB      Tcinxb                0.352   OCXO_pll/phase_loop/integrator_limit<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X22Y11.G1      net (fanout=17)       1.962   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X22Y11.Y       Tilo                  0.660   OCXO_pll/phase_loop/integrator_limit<12>
                                                       OCXO_pll/phase_loop/integrator_limit<10>1
    SLICE_X23Y9.BX       net (fanout=2)        0.402   OCXO_pll/phase_loop/integrator_limit<10>
    SLICE_X23Y9.COUT     Tbxcy                 0.953   OCXO_pll/phase_loop/out_sum<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICE_X23Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICE_X23Y10.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICE_X23Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICE_X23Y11.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X23Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X23Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X23Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X23Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X23Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X23Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X23Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X23Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X23Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X23Y16.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X23Y17.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X23Y17.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X23Y18.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X23Y18.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X23Y19.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X23Y19.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X23Y20.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X23Y20.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X23Y21.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X23Y21.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<27>
    SLICE_X19Y17.G2      net (fanout=22)       0.794   OCXO_pll/phase_loop/out_sum<27>
    SLICE_X19Y17.COUT    Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>1_INV_0
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X17Y13.F2      net (fanout=18)       1.574   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X17Y13.CLK     Tfck                  0.728   dac_OCXO/shift_reg<15>
                                                       dac_OCXO/shift_reg_mux0000<15>1
                                                       dac_OCXO/shift_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     13.267ns (7.457ns logic, 5.810ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99986.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_15 (FF)
  Destination:          dac_OCXO/shift_reg_15 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      13.241ns (Levels of Logic = 22)
  Clock Path Skew:      -0.009ns (0.017 - 0.026)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_15 to dac_OCXO/shift_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.XQ      Tcko                  0.515   OCXO_pll/phase_loop/integrator<15>
                                                       OCXO_pll/phase_loop/integrator_15
    SLICE_X27Y11.F1      net (fanout=2)        1.216   OCXO_pll/phase_loop/integrator<15>
    SLICE_X27Y11.COUT    Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X27Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X27Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X27Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X27Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X27Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X27Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X27Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X27Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X27Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X27Y16.XB      Tcinxb                0.352   OCXO_pll/phase_loop/integrator_limit<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X22Y11.G1      net (fanout=17)       1.962   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X22Y11.Y       Tilo                  0.660   OCXO_pll/phase_loop/integrator_limit<12>
                                                       OCXO_pll/phase_loop/integrator_limit<10>1
    SLICE_X23Y9.BX       net (fanout=2)        0.402   OCXO_pll/phase_loop/integrator_limit<10>
    SLICE_X23Y9.COUT     Tbxcy                 0.953   OCXO_pll/phase_loop/out_sum<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICE_X23Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICE_X23Y10.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICE_X23Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICE_X23Y11.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X23Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X23Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X23Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X23Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X23Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X23Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X23Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X23Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X23Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X23Y16.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X23Y17.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X23Y17.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X23Y18.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X23Y18.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X23Y19.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X23Y19.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X23Y20.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X23Y20.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X23Y21.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X23Y21.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<27>
    SLICE_X19Y17.G2      net (fanout=22)       0.794   OCXO_pll/phase_loop/out_sum<27>
    SLICE_X19Y17.COUT    Topcyg                0.773   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X17Y13.F2      net (fanout=18)       1.574   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X17Y13.CLK     Tfck                  0.728   dac_OCXO/shift_reg<15>
                                                       dac_OCXO/shift_reg_mux0000<15>1
                                                       dac_OCXO/shift_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     13.241ns (7.293ns logic, 5.948ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_5 (SLICE_X17Y12.F2), 33387 paths
--------------------------------------------------------------------------------
Slack (setup paths):    99986.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_15 (FF)
  Destination:          dac_OCXO/shift_reg_5 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      13.339ns (Levels of Logic = 22)
  Clock Path Skew:      -0.009ns (0.017 - 0.026)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_15 to dac_OCXO/shift_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.XQ      Tcko                  0.515   OCXO_pll/phase_loop/integrator<15>
                                                       OCXO_pll/phase_loop/integrator_15
    SLICE_X27Y11.F1      net (fanout=2)        1.216   OCXO_pll/phase_loop/integrator<15>
    SLICE_X27Y11.COUT    Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X27Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X27Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X27Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X27Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X27Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X27Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X27Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X27Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X27Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X27Y16.XB      Tcinxb                0.352   OCXO_pll/phase_loop/integrator_limit<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X22Y11.G1      net (fanout=17)       1.962   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X22Y11.Y       Tilo                  0.660   OCXO_pll/phase_loop/integrator_limit<12>
                                                       OCXO_pll/phase_loop/integrator_limit<10>1
    SLICE_X23Y9.BX       net (fanout=2)        0.402   OCXO_pll/phase_loop/integrator_limit<10>
    SLICE_X23Y9.COUT     Tbxcy                 0.953   OCXO_pll/phase_loop/out_sum<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICE_X23Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICE_X23Y10.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICE_X23Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICE_X23Y11.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X23Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X23Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X23Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X23Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X23Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X23Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X23Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X23Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X23Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X23Y16.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X23Y17.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X23Y17.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X23Y18.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X23Y18.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X23Y19.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X23Y19.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X23Y20.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X23Y20.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X23Y21.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X23Y21.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<27>
    SLICE_X19Y17.G2      net (fanout=22)       0.794   OCXO_pll/phase_loop/out_sum<27>
    SLICE_X19Y17.COUT    Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>1_INV_0
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X17Y12.F2      net (fanout=18)       1.574   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X17Y12.CLK     Tfck                  0.728   dac_OCXO/shift_reg<5>
                                                       dac_OCXO/shift_reg_mux0000<5>1
                                                       dac_OCXO/shift_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     13.339ns (7.391ns logic, 5.948ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99986.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_9 (FF)
  Destination:          dac_OCXO/shift_reg_5 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      13.267ns (Levels of Logic = 24)
  Clock Path Skew:      -0.011ns (0.017 - 0.028)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_9 to dac_OCXO/shift_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y12.XQ      Tcko                  0.515   OCXO_pll/phase_loop/integrator<9>
                                                       OCXO_pll/phase_loop/integrator_9
    SLICE_X27Y9.G4       net (fanout=3)        1.078   OCXO_pll/phase_loop/integrator<9>
    SLICE_X27Y9.COUT     Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<3>_INV_0
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X27Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X27Y10.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X27Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X27Y11.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X27Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X27Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X27Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X27Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X27Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X27Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X27Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X27Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X27Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X27Y16.XB      Tcinxb                0.352   OCXO_pll/phase_loop/integrator_limit<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X22Y11.G1      net (fanout=17)       1.962   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X22Y11.Y       Tilo                  0.660   OCXO_pll/phase_loop/integrator_limit<12>
                                                       OCXO_pll/phase_loop/integrator_limit<10>1
    SLICE_X23Y9.BX       net (fanout=2)        0.402   OCXO_pll/phase_loop/integrator_limit<10>
    SLICE_X23Y9.COUT     Tbxcy                 0.953   OCXO_pll/phase_loop/out_sum<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICE_X23Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICE_X23Y10.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICE_X23Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICE_X23Y11.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X23Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X23Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X23Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X23Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X23Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X23Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X23Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X23Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X23Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X23Y16.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X23Y17.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X23Y17.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X23Y18.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X23Y18.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X23Y19.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X23Y19.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X23Y20.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X23Y20.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X23Y21.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X23Y21.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<27>
    SLICE_X19Y17.G2      net (fanout=22)       0.794   OCXO_pll/phase_loop/out_sum<27>
    SLICE_X19Y17.COUT    Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>1_INV_0
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X17Y12.F2      net (fanout=18)       1.574   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X17Y12.CLK     Tfck                  0.728   dac_OCXO/shift_reg<5>
                                                       dac_OCXO/shift_reg_mux0000<5>1
                                                       dac_OCXO/shift_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     13.267ns (7.457ns logic, 5.810ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99986.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_15 (FF)
  Destination:          dac_OCXO/shift_reg_5 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      13.241ns (Levels of Logic = 22)
  Clock Path Skew:      -0.009ns (0.017 - 0.026)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_15 to dac_OCXO/shift_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.XQ      Tcko                  0.515   OCXO_pll/phase_loop/integrator<15>
                                                       OCXO_pll/phase_loop/integrator_15
    SLICE_X27Y11.F1      net (fanout=2)        1.216   OCXO_pll/phase_loop/integrator<15>
    SLICE_X27Y11.COUT    Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X27Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X27Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X27Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X27Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X27Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X27Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X27Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X27Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X27Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X27Y16.XB      Tcinxb                0.352   OCXO_pll/phase_loop/integrator_limit<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X22Y11.G1      net (fanout=17)       1.962   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X22Y11.Y       Tilo                  0.660   OCXO_pll/phase_loop/integrator_limit<12>
                                                       OCXO_pll/phase_loop/integrator_limit<10>1
    SLICE_X23Y9.BX       net (fanout=2)        0.402   OCXO_pll/phase_loop/integrator_limit<10>
    SLICE_X23Y9.COUT     Tbxcy                 0.953   OCXO_pll/phase_loop/out_sum<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICE_X23Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICE_X23Y10.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICE_X23Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICE_X23Y11.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X23Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X23Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X23Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X23Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X23Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X23Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X23Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X23Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X23Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X23Y16.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X23Y17.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X23Y17.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X23Y18.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X23Y18.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X23Y19.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X23Y19.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X23Y20.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X23Y20.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X23Y21.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICE_X23Y21.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<27>
    SLICE_X19Y17.G2      net (fanout=22)       0.794   OCXO_pll/phase_loop/out_sum<27>
    SLICE_X19Y17.COUT    Topcyg                0.773   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X17Y12.F2      net (fanout=18)       1.574   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X17Y12.CLK     Tfck                  0.728   dac_OCXO/shift_reg<5>
                                                       dac_OCXO/shift_reg_mux0000<5>1
                                                       dac_OCXO/shift_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     13.241ns (7.293ns logic, 5.948ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_multi_cycle_100 = MAXDELAY FROM TIMEGRP "multi_cycle_100" TO TIMEGRP
        "multi_cycle_100" TS_clk_10 / 1000;
--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_17 (SLICE_X15Y9.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dac_OCXO/shift_reg_16 (FF)
  Destination:          dac_OCXO/shift_reg_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dac_OCXO/shift_reg_16 to dac_OCXO/shift_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y9.YQ       Tcko                  0.409   dac_OCXO/shift_reg<17>
                                                       dac_OCXO/shift_reg_16
    SLICE_X15Y9.F4       net (fanout=1)        0.253   dac_OCXO/shift_reg<16>
    SLICE_X15Y9.CLK      Tckf        (-Th)    -0.448   dac_OCXO/shift_reg<17>
                                                       dac_OCXO/shift_reg_mux0000<17>1
                                                       dac_OCXO/shift_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.857ns logic, 0.253ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_20 (SLICE_X15Y4.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dac_OCXO/shift_reg_19 (FF)
  Destination:          dac_OCXO/shift_reg_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.006 - 0.004)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dac_OCXO/shift_reg_19 to dac_OCXO/shift_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y6.XQ       Tcko                  0.411   dac_OCXO/shift_reg<19>
                                                       dac_OCXO/shift_reg_19
    SLICE_X15Y4.G3       net (fanout=1)        0.264   dac_OCXO/shift_reg<19>
    SLICE_X15Y4.CLK      Tckg        (-Th)    -0.448   dac_OCXO/shift_reg<21>
                                                       dac_OCXO/shift_reg_mux0000<20>1
                                                       dac_OCXO/shift_reg_20
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (0.859ns logic, 0.264ns route)
                                                       (76.5% logic, 23.5% route)

--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_18 (SLICE_X15Y6.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dac_OCXO/shift_reg_17 (FF)
  Destination:          dac_OCXO/shift_reg_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.004 - 0.002)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dac_OCXO/shift_reg_17 to dac_OCXO/shift_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y9.XQ       Tcko                  0.411   dac_OCXO/shift_reg<17>
                                                       dac_OCXO/shift_reg_17
    SLICE_X15Y6.G3       net (fanout=1)        0.264   dac_OCXO/shift_reg<17>
    SLICE_X15Y6.CLK      Tckg        (-Th)    -0.448   dac_OCXO/shift_reg<19>
                                                       dac_OCXO/shift_reg_mux0000<18>1
                                                       dac_OCXO/shift_reg_18
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (0.859ns logic, 0.264ns route)
                                                       (76.5% logic, 23.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_multi_cycle_LTC = MAXDELAY FROM TIMEGRP "multi_cycle_LTC" 
TO TIMEGRP         "multi_cycle_LTC" TS_clk_148 / 15;

 1520 paths analyzed, 274 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  10.568ns.
--------------------------------------------------------------------------------

Paths for end point LTC_B/LTC_biphase_generator/biphase_code (SLICE_X51Y31.CE), 85 paths
--------------------------------------------------------------------------------
Slack (setup paths):    90.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_clockgenerator/ltc_bitcount_6 (FF)
  Destination:          LTC_B/LTC_biphase_generator/biphase_code (FF)
  Requirement:          100.671ns
  Data Path Delay:      10.068ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_clockgenerator/ltc_bitcount_6 to LTC_B/LTC_biphase_generator/biphase_code
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y22.XQ      Tcko                  0.514   LTC_B/LTC_clockgenerator/ltc_bitcount<6>
                                                       LTC_B/LTC_clockgenerator/ltc_bitcount_6
    SLICE_X50Y12.G2      net (fanout=8)        1.246   LTC_B/LTC_clockgenerator/ltc_bitcount<6>
    SLICE_X50Y12.Y       Tilo                  0.660   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
                                                       LTC_B/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor<5>11
    SLICE_X40Y5.BX       net (fanout=6)        1.381   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
    SLICE_X40Y5.F5       Tbxf5                 0.595   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5
    SLICE_X40Y4.FXINB    net (fanout=1)        0.000   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5
    SLICE_X40Y4.FX       Tinbfx                0.315   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6
    SLICE_X40Y5.FXINA    net (fanout=1)        0.000   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6
    SLICE_X40Y5.Y        Tif6y                 0.354   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X50Y25.F1      net (fanout=1)        1.676   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X50Y25.X       Tilo                  0.660   LTC_B/LTC_biphase_generator/biphase_code_not000223
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000223
    SLICE_X50Y24.G2      net (fanout=1)        0.096   LTC_B/LTC_biphase_generator/biphase_code_not000223
    SLICE_X50Y24.Y       Tilo                  0.660   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICE_X50Y24.F4      net (fanout=1)        0.020   LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICE_X50Y24.X       Tilo                  0.660   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000277
    SLICE_X51Y31.CE      net (fanout=1)        0.748   LTC_B/LTC_biphase_generator/biphase_code_not0002
    SLICE_X51Y31.CLK     Tceck                 0.483   LTC_B/LTC_biphase_generator/biphase_code
                                                       LTC_B/LTC_biphase_generator/biphase_code
    -------------------------------------------------  ---------------------------
    Total                                     10.068ns (4.901ns logic, 5.167ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    90.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_clockgenerator/ltc_bitcount_6 (FF)
  Destination:          LTC_B/LTC_biphase_generator/biphase_code (FF)
  Requirement:          100.671ns
  Data Path Delay:      10.068ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_clockgenerator/ltc_bitcount_6 to LTC_B/LTC_biphase_generator/biphase_code
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y22.XQ      Tcko                  0.514   LTC_B/LTC_clockgenerator/ltc_bitcount<6>
                                                       LTC_B/LTC_clockgenerator/ltc_bitcount_6
    SLICE_X50Y12.G2      net (fanout=8)        1.246   LTC_B/LTC_clockgenerator/ltc_bitcount<6>
    SLICE_X50Y12.Y       Tilo                  0.660   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
                                                       LTC_B/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor<5>11
    SLICE_X40Y4.BX       net (fanout=6)        1.381   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
    SLICE_X40Y4.F5       Tbxf5                 0.595   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f5_0
    SLICE_X40Y4.FXINA    net (fanout=1)        0.000   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
    SLICE_X40Y4.FX       Tinafx                0.315   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6
    SLICE_X40Y5.FXINA    net (fanout=1)        0.000   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6
    SLICE_X40Y5.Y        Tif6y                 0.354   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X50Y25.F1      net (fanout=1)        1.676   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X50Y25.X       Tilo                  0.660   LTC_B/LTC_biphase_generator/biphase_code_not000223
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000223
    SLICE_X50Y24.G2      net (fanout=1)        0.096   LTC_B/LTC_biphase_generator/biphase_code_not000223
    SLICE_X50Y24.Y       Tilo                  0.660   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICE_X50Y24.F4      net (fanout=1)        0.020   LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICE_X50Y24.X       Tilo                  0.660   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000277
    SLICE_X51Y31.CE      net (fanout=1)        0.748   LTC_B/LTC_biphase_generator/biphase_code_not0002
    SLICE_X51Y31.CLK     Tceck                 0.483   LTC_B/LTC_biphase_generator/biphase_code
                                                       LTC_B/LTC_biphase_generator/biphase_code
    -------------------------------------------------  ---------------------------
    Total                                     10.068ns (4.901ns logic, 5.167ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    90.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_clockgenerator/ltc_bitcount_5 (FF)
  Destination:          LTC_B/LTC_biphase_generator/biphase_code (FF)
  Requirement:          100.671ns
  Data Path Delay:      10.028ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_clockgenerator/ltc_bitcount_5 to LTC_B/LTC_biphase_generator/biphase_code
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y21.YQ      Tcko                  0.511   LTC_B/LTC_clockgenerator/ltc_bitcount<4>
                                                       LTC_B/LTC_clockgenerator/ltc_bitcount_5
    SLICE_X50Y12.G3      net (fanout=20)       1.209   LTC_B/LTC_clockgenerator/ltc_bitcount<5>
    SLICE_X50Y12.Y       Tilo                  0.660   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
                                                       LTC_B/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor<5>11
    SLICE_X40Y4.BX       net (fanout=6)        1.381   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
    SLICE_X40Y4.F5       Tbxf5                 0.595   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f5_0
    SLICE_X40Y4.FXINA    net (fanout=1)        0.000   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
    SLICE_X40Y4.FX       Tinafx                0.315   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6
    SLICE_X40Y5.FXINA    net (fanout=1)        0.000   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6
    SLICE_X40Y5.Y        Tif6y                 0.354   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X50Y25.F1      net (fanout=1)        1.676   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X50Y25.X       Tilo                  0.660   LTC_B/LTC_biphase_generator/biphase_code_not000223
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000223
    SLICE_X50Y24.G2      net (fanout=1)        0.096   LTC_B/LTC_biphase_generator/biphase_code_not000223
    SLICE_X50Y24.Y       Tilo                  0.660   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICE_X50Y24.F4      net (fanout=1)        0.020   LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICE_X50Y24.X       Tilo                  0.660   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000277
    SLICE_X51Y31.CE      net (fanout=1)        0.748   LTC_B/LTC_biphase_generator/biphase_code_not0002
    SLICE_X51Y31.CLK     Tceck                 0.483   LTC_B/LTC_biphase_generator/biphase_code
                                                       LTC_B/LTC_biphase_generator/biphase_code
    -------------------------------------------------  ---------------------------
    Total                                     10.028ns (4.898ns logic, 5.130ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point LTC_B/LTC_frame_count/hour_tens_0 (SLICE_X48Y12.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup paths):    90.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_frame_count/sec_tens_1 (FF)
  Destination:          LTC_B/LTC_frame_count/hour_tens_0 (FF)
  Requirement:          100.671ns
  Data Path Delay:      9.295ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.003 - 0.005)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_frame_count/sec_tens_1 to LTC_B/LTC_frame_count/hour_tens_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y16.XQ      Tcko                  0.514   LTC_B/LTC_frame_count/sec_tens<1>
                                                       LTC_B/LTC_frame_count/sec_tens_1
    SLICE_X48Y16.G2      net (fanout=4)        0.706   LTC_B/LTC_frame_count/sec_tens<1>
    SLICE_X48Y16.Y       Tilo                  0.660   LTC_B/LTC_frame_count/frame_units_mux0009<1>26
                                                       LTC_B/LTC_frame_count/frame_units_mux0009<1>221
    SLICE_X44Y6.F3       net (fanout=4)        0.825   LTC_B/LTC_frame_count/N49
    SLICE_X44Y6.X        Tilo                  0.660   N127
                                                       LTC_B/LTC_frame_count/hour_tens_not00021_SW0
    SLICE_X45Y5.G4       net (fanout=1)        0.486   N127
    SLICE_X45Y5.Y        Tilo                  0.612   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not00021
    SLICE_X45Y5.F4       net (fanout=3)        0.027   LTC_B/LTC_frame_count/N9
    SLICE_X45Y5.X        Tilo                  0.612   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not000221
    SLICE_X48Y11.G1      net (fanout=4)        1.461   LTC_B/LTC_frame_count/N111
    SLICE_X48Y11.Y       Tilo                  0.660   LTC_B/LTC_frame_count/hour_tens_not0002
                                                       LTC_B/LTC_frame_count/hour_tens_not0002_SW1
    SLICE_X48Y11.F3      net (fanout=1)        0.020   N354
    SLICE_X48Y11.X       Tilo                  0.660   LTC_B/LTC_frame_count/hour_tens_not0002
                                                       LTC_B/LTC_frame_count/hour_tens_not0002
    SLICE_X48Y12.CE      net (fanout=2)        0.909   LTC_B/LTC_frame_count/hour_tens_not0002
    SLICE_X48Y12.CLK     Tceck                 0.483   LTC_B/LTC_frame_count/hour_tens<0>
                                                       LTC_B/LTC_frame_count/hour_tens_0
    -------------------------------------------------  ---------------------------
    Total                                      9.295ns (4.861ns logic, 4.434ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    90.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_frame_count/sec_tens_0 (FF)
  Destination:          LTC_B/LTC_frame_count/hour_tens_0 (FF)
  Requirement:          100.671ns
  Data Path Delay:      9.190ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.003 - 0.005)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_frame_count/sec_tens_0 to LTC_B/LTC_frame_count/hour_tens_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y16.YQ      Tcko                  0.511   LTC_B/LTC_frame_count/sec_tens<1>
                                                       LTC_B/LTC_frame_count/sec_tens_0
    SLICE_X48Y16.G1      net (fanout=5)        0.604   LTC_B/LTC_frame_count/sec_tens<0>
    SLICE_X48Y16.Y       Tilo                  0.660   LTC_B/LTC_frame_count/frame_units_mux0009<1>26
                                                       LTC_B/LTC_frame_count/frame_units_mux0009<1>221
    SLICE_X44Y6.F3       net (fanout=4)        0.825   LTC_B/LTC_frame_count/N49
    SLICE_X44Y6.X        Tilo                  0.660   N127
                                                       LTC_B/LTC_frame_count/hour_tens_not00021_SW0
    SLICE_X45Y5.G4       net (fanout=1)        0.486   N127
    SLICE_X45Y5.Y        Tilo                  0.612   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not00021
    SLICE_X45Y5.F4       net (fanout=3)        0.027   LTC_B/LTC_frame_count/N9
    SLICE_X45Y5.X        Tilo                  0.612   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not000221
    SLICE_X48Y11.G1      net (fanout=4)        1.461   LTC_B/LTC_frame_count/N111
    SLICE_X48Y11.Y       Tilo                  0.660   LTC_B/LTC_frame_count/hour_tens_not0002
                                                       LTC_B/LTC_frame_count/hour_tens_not0002_SW1
    SLICE_X48Y11.F3      net (fanout=1)        0.020   N354
    SLICE_X48Y11.X       Tilo                  0.660   LTC_B/LTC_frame_count/hour_tens_not0002
                                                       LTC_B/LTC_frame_count/hour_tens_not0002
    SLICE_X48Y12.CE      net (fanout=2)        0.909   LTC_B/LTC_frame_count/hour_tens_not0002
    SLICE_X48Y12.CLK     Tceck                 0.483   LTC_B/LTC_frame_count/hour_tens<0>
                                                       LTC_B/LTC_frame_count/hour_tens_0
    -------------------------------------------------  ---------------------------
    Total                                      9.190ns (4.858ns logic, 4.332ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    91.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_frame_count/sec_tens_2 (FF)
  Destination:          LTC_B/LTC_frame_count/hour_tens_0 (FF)
  Requirement:          100.671ns
  Data Path Delay:      9.063ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.003 - 0.005)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_frame_count/sec_tens_2 to LTC_B/LTC_frame_count/hour_tens_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y17.XQ      Tcko                  0.514   LTC_B/LTC_frame_count/sec_tens<2>
                                                       LTC_B/LTC_frame_count/sec_tens_2
    SLICE_X48Y16.G4      net (fanout=3)        0.474   LTC_B/LTC_frame_count/sec_tens<2>
    SLICE_X48Y16.Y       Tilo                  0.660   LTC_B/LTC_frame_count/frame_units_mux0009<1>26
                                                       LTC_B/LTC_frame_count/frame_units_mux0009<1>221
    SLICE_X44Y6.F3       net (fanout=4)        0.825   LTC_B/LTC_frame_count/N49
    SLICE_X44Y6.X        Tilo                  0.660   N127
                                                       LTC_B/LTC_frame_count/hour_tens_not00021_SW0
    SLICE_X45Y5.G4       net (fanout=1)        0.486   N127
    SLICE_X45Y5.Y        Tilo                  0.612   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not00021
    SLICE_X45Y5.F4       net (fanout=3)        0.027   LTC_B/LTC_frame_count/N9
    SLICE_X45Y5.X        Tilo                  0.612   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not000221
    SLICE_X48Y11.G1      net (fanout=4)        1.461   LTC_B/LTC_frame_count/N111
    SLICE_X48Y11.Y       Tilo                  0.660   LTC_B/LTC_frame_count/hour_tens_not0002
                                                       LTC_B/LTC_frame_count/hour_tens_not0002_SW1
    SLICE_X48Y11.F3      net (fanout=1)        0.020   N354
    SLICE_X48Y11.X       Tilo                  0.660   LTC_B/LTC_frame_count/hour_tens_not0002
                                                       LTC_B/LTC_frame_count/hour_tens_not0002
    SLICE_X48Y12.CE      net (fanout=2)        0.909   LTC_B/LTC_frame_count/hour_tens_not0002
    SLICE_X48Y12.CLK     Tceck                 0.483   LTC_B/LTC_frame_count/hour_tens<0>
                                                       LTC_B/LTC_frame_count/hour_tens_0
    -------------------------------------------------  ---------------------------
    Total                                      9.063ns (4.861ns logic, 4.202ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point LTC_B/LTC_frame_count/hour_tens_1 (SLICE_X49Y12.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup paths):    91.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_frame_count/sec_tens_1 (FF)
  Destination:          LTC_B/LTC_frame_count/hour_tens_1 (FF)
  Requirement:          100.671ns
  Data Path Delay:      8.898ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.003 - 0.005)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_frame_count/sec_tens_1 to LTC_B/LTC_frame_count/hour_tens_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y16.XQ      Tcko                  0.514   LTC_B/LTC_frame_count/sec_tens<1>
                                                       LTC_B/LTC_frame_count/sec_tens_1
    SLICE_X48Y16.G2      net (fanout=4)        0.706   LTC_B/LTC_frame_count/sec_tens<1>
    SLICE_X48Y16.Y       Tilo                  0.660   LTC_B/LTC_frame_count/frame_units_mux0009<1>26
                                                       LTC_B/LTC_frame_count/frame_units_mux0009<1>221
    SLICE_X44Y6.F3       net (fanout=4)        0.825   LTC_B/LTC_frame_count/N49
    SLICE_X44Y6.X        Tilo                  0.660   N127
                                                       LTC_B/LTC_frame_count/hour_tens_not00021_SW0
    SLICE_X45Y5.G4       net (fanout=1)        0.486   N127
    SLICE_X45Y5.Y        Tilo                  0.612   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not00021
    SLICE_X45Y5.F4       net (fanout=3)        0.027   LTC_B/LTC_frame_count/N9
    SLICE_X45Y5.X        Tilo                  0.612   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not000221
    SLICE_X48Y11.G1      net (fanout=4)        1.461   LTC_B/LTC_frame_count/N111
    SLICE_X48Y11.Y       Tilo                  0.660   LTC_B/LTC_frame_count/hour_tens_not0002
                                                       LTC_B/LTC_frame_count/hour_tens_not0002_SW1
    SLICE_X48Y11.F3      net (fanout=1)        0.020   N354
    SLICE_X48Y11.X       Tilo                  0.660   LTC_B/LTC_frame_count/hour_tens_not0002
                                                       LTC_B/LTC_frame_count/hour_tens_not0002
    SLICE_X49Y12.CE      net (fanout=2)        0.512   LTC_B/LTC_frame_count/hour_tens_not0002
    SLICE_X49Y12.CLK     Tceck                 0.483   LTC_B/LTC_frame_count/hour_tens<1>
                                                       LTC_B/LTC_frame_count/hour_tens_1
    -------------------------------------------------  ---------------------------
    Total                                      8.898ns (4.861ns logic, 4.037ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    91.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_frame_count/sec_tens_0 (FF)
  Destination:          LTC_B/LTC_frame_count/hour_tens_1 (FF)
  Requirement:          100.671ns
  Data Path Delay:      8.793ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.003 - 0.005)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_frame_count/sec_tens_0 to LTC_B/LTC_frame_count/hour_tens_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y16.YQ      Tcko                  0.511   LTC_B/LTC_frame_count/sec_tens<1>
                                                       LTC_B/LTC_frame_count/sec_tens_0
    SLICE_X48Y16.G1      net (fanout=5)        0.604   LTC_B/LTC_frame_count/sec_tens<0>
    SLICE_X48Y16.Y       Tilo                  0.660   LTC_B/LTC_frame_count/frame_units_mux0009<1>26
                                                       LTC_B/LTC_frame_count/frame_units_mux0009<1>221
    SLICE_X44Y6.F3       net (fanout=4)        0.825   LTC_B/LTC_frame_count/N49
    SLICE_X44Y6.X        Tilo                  0.660   N127
                                                       LTC_B/LTC_frame_count/hour_tens_not00021_SW0
    SLICE_X45Y5.G4       net (fanout=1)        0.486   N127
    SLICE_X45Y5.Y        Tilo                  0.612   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not00021
    SLICE_X45Y5.F4       net (fanout=3)        0.027   LTC_B/LTC_frame_count/N9
    SLICE_X45Y5.X        Tilo                  0.612   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not000221
    SLICE_X48Y11.G1      net (fanout=4)        1.461   LTC_B/LTC_frame_count/N111
    SLICE_X48Y11.Y       Tilo                  0.660   LTC_B/LTC_frame_count/hour_tens_not0002
                                                       LTC_B/LTC_frame_count/hour_tens_not0002_SW1
    SLICE_X48Y11.F3      net (fanout=1)        0.020   N354
    SLICE_X48Y11.X       Tilo                  0.660   LTC_B/LTC_frame_count/hour_tens_not0002
                                                       LTC_B/LTC_frame_count/hour_tens_not0002
    SLICE_X49Y12.CE      net (fanout=2)        0.512   LTC_B/LTC_frame_count/hour_tens_not0002
    SLICE_X49Y12.CLK     Tceck                 0.483   LTC_B/LTC_frame_count/hour_tens<1>
                                                       LTC_B/LTC_frame_count/hour_tens_1
    -------------------------------------------------  ---------------------------
    Total                                      8.793ns (4.858ns logic, 3.935ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    91.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_frame_count/sec_tens_2 (FF)
  Destination:          LTC_B/LTC_frame_count/hour_tens_1 (FF)
  Requirement:          100.671ns
  Data Path Delay:      8.666ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.003 - 0.005)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_frame_count/sec_tens_2 to LTC_B/LTC_frame_count/hour_tens_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y17.XQ      Tcko                  0.514   LTC_B/LTC_frame_count/sec_tens<2>
                                                       LTC_B/LTC_frame_count/sec_tens_2
    SLICE_X48Y16.G4      net (fanout=3)        0.474   LTC_B/LTC_frame_count/sec_tens<2>
    SLICE_X48Y16.Y       Tilo                  0.660   LTC_B/LTC_frame_count/frame_units_mux0009<1>26
                                                       LTC_B/LTC_frame_count/frame_units_mux0009<1>221
    SLICE_X44Y6.F3       net (fanout=4)        0.825   LTC_B/LTC_frame_count/N49
    SLICE_X44Y6.X        Tilo                  0.660   N127
                                                       LTC_B/LTC_frame_count/hour_tens_not00021_SW0
    SLICE_X45Y5.G4       net (fanout=1)        0.486   N127
    SLICE_X45Y5.Y        Tilo                  0.612   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not00021
    SLICE_X45Y5.F4       net (fanout=3)        0.027   LTC_B/LTC_frame_count/N9
    SLICE_X45Y5.X        Tilo                  0.612   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not000221
    SLICE_X48Y11.G1      net (fanout=4)        1.461   LTC_B/LTC_frame_count/N111
    SLICE_X48Y11.Y       Tilo                  0.660   LTC_B/LTC_frame_count/hour_tens_not0002
                                                       LTC_B/LTC_frame_count/hour_tens_not0002_SW1
    SLICE_X48Y11.F3      net (fanout=1)        0.020   N354
    SLICE_X48Y11.X       Tilo                  0.660   LTC_B/LTC_frame_count/hour_tens_not0002
                                                       LTC_B/LTC_frame_count/hour_tens_not0002
    SLICE_X49Y12.CE      net (fanout=2)        0.512   LTC_B/LTC_frame_count/hour_tens_not0002
    SLICE_X49Y12.CLK     Tceck                 0.483   LTC_B/LTC_frame_count/hour_tens<1>
                                                       LTC_B/LTC_frame_count/hour_tens_1
    -------------------------------------------------  ---------------------------
    Total                                      8.666ns (4.861ns logic, 3.805ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_multi_cycle_LTC = MAXDELAY FROM TIMEGRP "multi_cycle_LTC" TO TIMEGRP
        "multi_cycle_LTC" TS_clk_148 / 15;
--------------------------------------------------------------------------------

Paths for end point LTC_A/LTC_clockgenerator/ltc_bitcount_0 (SLICE_X45Y64.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LTC_A/LTC_clockgenerator/ltc_bitcount_0 (FF)
  Destination:          LTC_A/LTC_clockgenerator/ltc_bitcount_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: LTC_A/LTC_clockgenerator/ltc_bitcount_0 to LTC_A/LTC_clockgenerator/ltc_bitcount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y64.XQ      Tcko                  0.411   LTC_A/LTC_clockgenerator/ltc_bitcount<0>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_0
    SLICE_X45Y64.F4      net (fanout=3)        0.290   LTC_A/LTC_clockgenerator/ltc_bitcount<0>
    SLICE_X45Y64.CLK     Tckf        (-Th)    -0.696   LTC_A/LTC_clockgenerator/ltc_bitcount<0>
                                                       LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_lut<0>_INV_0
                                                       LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_xor<0>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_0
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Paths for end point LTC_A/LTC_clockgenerator/ltc_bitcount_1 (SLICE_X45Y64.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LTC_A/LTC_clockgenerator/ltc_bitcount_0 (FF)
  Destination:          LTC_A/LTC_clockgenerator/ltc_bitcount_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.801ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: LTC_A/LTC_clockgenerator/ltc_bitcount_0 to LTC_A/LTC_clockgenerator/ltc_bitcount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y64.XQ      Tcko                  0.411   LTC_A/LTC_clockgenerator/ltc_bitcount<0>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_0
    SLICE_X45Y64.F4      net (fanout=3)        0.290   LTC_A/LTC_clockgenerator/ltc_bitcount<0>
    SLICE_X45Y64.CLK     Tckf        (-Th)    -1.100   LTC_A/LTC_clockgenerator/ltc_bitcount<0>
                                                       LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_lut<0>_INV_0
                                                       LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_cy<0>
                                                       LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_xor<1>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_1
    -------------------------------------------------  ---------------------------
    Total                                      1.801ns (1.511ns logic, 0.290ns route)
                                                       (83.9% logic, 16.1% route)

--------------------------------------------------------------------------------

Paths for end point LTC_A/LTC_clockgenerator/ltc_bitcount_7 (SLICE_X45Y67.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LTC_A/LTC_clockgenerator/ltc_bitcount_7 (FF)
  Destination:          LTC_A/LTC_clockgenerator/ltc_bitcount_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.518ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: LTC_A/LTC_clockgenerator/ltc_bitcount_7 to LTC_A/LTC_clockgenerator/ltc_bitcount_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y67.YQ      Tcko                  0.409   LTC_A/LTC_clockgenerator/ltc_bitcount<6>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_7
    SLICE_X45Y67.G4      net (fanout=3)        0.294   LTC_A/LTC_clockgenerator/ltc_bitcount<7>
    SLICE_X45Y67.CLK     Tckg        (-Th)    -0.815   LTC_A/LTC_clockgenerator/ltc_bitcount<6>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount<7>_rt
                                                       LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_xor<7>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_7
    -------------------------------------------------  ---------------------------
    Total                                      1.518ns (1.224ns logic, 0.294ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP 
"PLL_clock_gen_CLKFX_BUF"         TS_clk_10 * 10 HIGH 50% INPUT_JITTER 1 ns;

 1819 paths analyzed, 340 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.847ns.
--------------------------------------------------------------------------------

Paths for end point OCXO_pll/phase_detect/phase_counter_4 (SLICE_X35Y2.BY), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_8 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.347ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_8 to OCXO_pll/phase_detect/phase_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y4.XQ       Tcko                  0.514   OCXO_pll/phase_detect/phase_counter<8>
                                                       OCXO_pll/phase_detect/phase_counter_8
    SLICE_X26Y9.G4       net (fanout=4)        1.662   OCXO_pll/phase_detect/phase_counter<8>
    SLICE_X26Y9.Y        Tilo                  0.660   OCXO_pll/phase_detect/update_tick
                                                       OCXO_pll/phase_detect/phase_counter_cmp_eq00004
    SLICE_X31Y8.F1       net (fanout=3)        0.675   OCXO_pll/phase_detect/phase_counter_cmp_eq00004
    SLICE_X31Y8.X        Tilo                  0.612   OCXO_pll/phase_detect/phase_counter_cst
                                                       OCXO_pll/phase_detect/phase_counter_cst1
    SLICE_X35Y2.BY       net (fanout=11)       1.271   OCXO_pll/phase_detect/phase_counter_cst
    SLICE_X35Y2.CLK      Tsrck                 0.953   OCXO_pll/phase_detect/phase_counter<4>
                                                       OCXO_pll/phase_detect/phase_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      6.347ns (2.739ns logic, 3.608ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_14 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.284ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_14 to OCXO_pll/phase_detect/phase_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y7.XQ       Tcko                  0.514   OCXO_pll/phase_detect/phase_counter<14>
                                                       OCXO_pll/phase_detect/phase_counter_14
    SLICE_X33Y9.F3       net (fanout=3)        1.176   OCXO_pll/phase_detect/phase_counter<14>
    SLICE_X33Y9.COUT     Topcyf                1.011   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut<2>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<2>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X33Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X33Y10.XB      Tcinxb                0.352   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X31Y8.F4       net (fanout=4)        0.395   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X31Y8.X        Tilo                  0.612   OCXO_pll/phase_detect/phase_counter_cst
                                                       OCXO_pll/phase_detect/phase_counter_cst1
    SLICE_X35Y2.BY       net (fanout=11)       1.271   OCXO_pll/phase_detect/phase_counter_cst
    SLICE_X35Y2.CLK      Tsrck                 0.953   OCXO_pll/phase_detect/phase_counter<4>
                                                       OCXO_pll/phase_detect/phase_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      6.284ns (3.442ns logic, 2.842ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_22 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.177ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_22 to OCXO_pll/phase_detect/phase_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y11.XQ      Tcko                  0.514   OCXO_pll/phase_detect/phase_counter<22>
                                                       OCXO_pll/phase_detect/phase_counter_22
    SLICE_X33Y8.G3       net (fanout=3)        1.106   OCXO_pll/phase_detect/phase_counter<22>
    SLICE_X33Y8.COUT     Topcyg                0.871   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut<1>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
    SLICE_X33Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
    SLICE_X33Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<2>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X33Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X33Y10.XB      Tcinxb                0.352   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X31Y8.F4       net (fanout=4)        0.395   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X31Y8.X        Tilo                  0.612   OCXO_pll/phase_detect/phase_counter_cst
                                                       OCXO_pll/phase_detect/phase_counter_cst1
    SLICE_X35Y2.BY       net (fanout=11)       1.271   OCXO_pll/phase_detect/phase_counter_cst
    SLICE_X35Y2.CLK      Tsrck                 0.953   OCXO_pll/phase_detect/phase_counter<4>
                                                       OCXO_pll/phase_detect/phase_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      6.177ns (3.405ns logic, 2.772ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point OCXO_pll/phase_detect/phase_counter_5 (SLICE_X35Y2.BY), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_8 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.347ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_8 to OCXO_pll/phase_detect/phase_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y4.XQ       Tcko                  0.514   OCXO_pll/phase_detect/phase_counter<8>
                                                       OCXO_pll/phase_detect/phase_counter_8
    SLICE_X26Y9.G4       net (fanout=4)        1.662   OCXO_pll/phase_detect/phase_counter<8>
    SLICE_X26Y9.Y        Tilo                  0.660   OCXO_pll/phase_detect/update_tick
                                                       OCXO_pll/phase_detect/phase_counter_cmp_eq00004
    SLICE_X31Y8.F1       net (fanout=3)        0.675   OCXO_pll/phase_detect/phase_counter_cmp_eq00004
    SLICE_X31Y8.X        Tilo                  0.612   OCXO_pll/phase_detect/phase_counter_cst
                                                       OCXO_pll/phase_detect/phase_counter_cst1
    SLICE_X35Y2.BY       net (fanout=11)       1.271   OCXO_pll/phase_detect/phase_counter_cst
    SLICE_X35Y2.CLK      Tsrck                 0.953   OCXO_pll/phase_detect/phase_counter<4>
                                                       OCXO_pll/phase_detect/phase_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      6.347ns (2.739ns logic, 3.608ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_14 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.284ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_14 to OCXO_pll/phase_detect/phase_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y7.XQ       Tcko                  0.514   OCXO_pll/phase_detect/phase_counter<14>
                                                       OCXO_pll/phase_detect/phase_counter_14
    SLICE_X33Y9.F3       net (fanout=3)        1.176   OCXO_pll/phase_detect/phase_counter<14>
    SLICE_X33Y9.COUT     Topcyf                1.011   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut<2>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<2>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X33Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X33Y10.XB      Tcinxb                0.352   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X31Y8.F4       net (fanout=4)        0.395   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X31Y8.X        Tilo                  0.612   OCXO_pll/phase_detect/phase_counter_cst
                                                       OCXO_pll/phase_detect/phase_counter_cst1
    SLICE_X35Y2.BY       net (fanout=11)       1.271   OCXO_pll/phase_detect/phase_counter_cst
    SLICE_X35Y2.CLK      Tsrck                 0.953   OCXO_pll/phase_detect/phase_counter<4>
                                                       OCXO_pll/phase_detect/phase_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      6.284ns (3.442ns logic, 2.842ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_22 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.177ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_22 to OCXO_pll/phase_detect/phase_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y11.XQ      Tcko                  0.514   OCXO_pll/phase_detect/phase_counter<22>
                                                       OCXO_pll/phase_detect/phase_counter_22
    SLICE_X33Y8.G3       net (fanout=3)        1.106   OCXO_pll/phase_detect/phase_counter<22>
    SLICE_X33Y8.COUT     Topcyg                0.871   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut<1>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
    SLICE_X33Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
    SLICE_X33Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<2>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X33Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X33Y10.XB      Tcinxb                0.352   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X31Y8.F4       net (fanout=4)        0.395   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X31Y8.X        Tilo                  0.612   OCXO_pll/phase_detect/phase_counter_cst
                                                       OCXO_pll/phase_detect/phase_counter_cst1
    SLICE_X35Y2.BY       net (fanout=11)       1.271   OCXO_pll/phase_detect/phase_counter_cst
    SLICE_X35Y2.CLK      Tsrck                 0.953   OCXO_pll/phase_detect/phase_counter<4>
                                                       OCXO_pll/phase_detect/phase_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      6.177ns (3.405ns logic, 2.772ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point OCXO_pll/phase_detect/phase_counter_6 (SLICE_X35Y3.BY), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_8 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.347ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_8 to OCXO_pll/phase_detect/phase_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y4.XQ       Tcko                  0.514   OCXO_pll/phase_detect/phase_counter<8>
                                                       OCXO_pll/phase_detect/phase_counter_8
    SLICE_X26Y9.G4       net (fanout=4)        1.662   OCXO_pll/phase_detect/phase_counter<8>
    SLICE_X26Y9.Y        Tilo                  0.660   OCXO_pll/phase_detect/update_tick
                                                       OCXO_pll/phase_detect/phase_counter_cmp_eq00004
    SLICE_X31Y8.F1       net (fanout=3)        0.675   OCXO_pll/phase_detect/phase_counter_cmp_eq00004
    SLICE_X31Y8.X        Tilo                  0.612   OCXO_pll/phase_detect/phase_counter_cst
                                                       OCXO_pll/phase_detect/phase_counter_cst1
    SLICE_X35Y3.BY       net (fanout=11)       1.271   OCXO_pll/phase_detect/phase_counter_cst
    SLICE_X35Y3.CLK      Tsrck                 0.953   OCXO_pll/phase_detect/phase_counter<6>
                                                       OCXO_pll/phase_detect/phase_counter_6
    -------------------------------------------------  ---------------------------
    Total                                      6.347ns (2.739ns logic, 3.608ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_14 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.284ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_14 to OCXO_pll/phase_detect/phase_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y7.XQ       Tcko                  0.514   OCXO_pll/phase_detect/phase_counter<14>
                                                       OCXO_pll/phase_detect/phase_counter_14
    SLICE_X33Y9.F3       net (fanout=3)        1.176   OCXO_pll/phase_detect/phase_counter<14>
    SLICE_X33Y9.COUT     Topcyf                1.011   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut<2>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<2>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X33Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X33Y10.XB      Tcinxb                0.352   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X31Y8.F4       net (fanout=4)        0.395   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X31Y8.X        Tilo                  0.612   OCXO_pll/phase_detect/phase_counter_cst
                                                       OCXO_pll/phase_detect/phase_counter_cst1
    SLICE_X35Y3.BY       net (fanout=11)       1.271   OCXO_pll/phase_detect/phase_counter_cst
    SLICE_X35Y3.CLK      Tsrck                 0.953   OCXO_pll/phase_detect/phase_counter<6>
                                                       OCXO_pll/phase_detect/phase_counter_6
    -------------------------------------------------  ---------------------------
    Total                                      6.284ns (3.442ns logic, 2.842ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_22 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.177ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_22 to OCXO_pll/phase_detect/phase_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y11.XQ      Tcko                  0.514   OCXO_pll/phase_detect/phase_counter<22>
                                                       OCXO_pll/phase_detect/phase_counter_22
    SLICE_X33Y8.G3       net (fanout=3)        1.106   OCXO_pll/phase_detect/phase_counter<22>
    SLICE_X33Y8.COUT     Topcyg                0.871   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_lut<1>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
    SLICE_X33Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<1>
    SLICE_X33Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<2>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X33Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<3>
    SLICE_X33Y10.XB      Tcinxb                0.352   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
                                                       OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X31Y8.F4       net (fanout=4)        0.395   OCXO_pll/phase_detect/int_pps_tick_cmp_eq00001_wg_cy<4>
    SLICE_X31Y8.X        Tilo                  0.612   OCXO_pll/phase_detect/phase_counter_cst
                                                       OCXO_pll/phase_detect/phase_counter_cst1
    SLICE_X35Y3.BY       net (fanout=11)       1.271   OCXO_pll/phase_detect/phase_counter_cst
    SLICE_X35Y3.CLK      Tsrck                 0.953   OCXO_pll/phase_detect/phase_counter<6>
                                                       OCXO_pll/phase_detect/phase_counter_6
    -------------------------------------------------  ---------------------------
    Total                                      6.177ns (3.405ns logic, 2.772ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP "PLL_clock_gen_CLKFX_BUF"
        TS_clk_10 * 10 HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------

Paths for end point VCXO_pll/ref_clk_edge_1 (SLICE_X12Y33.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VCXO_pll/ref_clk_edge_0 (FF)
  Destination:          VCXO_pll/ref_clk_edge_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.923ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VCXO_pll/ref_clk_edge_0 to VCXO_pll/ref_clk_edge_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.YQ      Tcko                  0.454   VCXO_pll/ref_clk_edge<1>
                                                       VCXO_pll/ref_clk_edge_0
    SLICE_X12Y33.BX      net (fanout=3)        0.353   VCXO_pll/ref_clk_edge<0>
    SLICE_X12Y33.CLK     Tckdi       (-Th)    -0.116   VCXO_pll/ref_clk_edge<1>
                                                       VCXO_pll/ref_clk_edge_1
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (0.570ns logic, 0.353ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point pps_edge_1 (SLICE_X38Y18.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.929ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pps_edge_0 (FF)
  Destination:          pps_edge_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.929ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pps_edge_0 to pps_edge_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y18.YQ      Tcko                  0.454   pps_edge<1>
                                                       pps_edge_0
    SLICE_X38Y18.BX      net (fanout=2)        0.359   pps_edge<0>
    SLICE_X38Y18.CLK     Tckdi       (-Th)    -0.116   pps_edge<1>
                                                       pps_edge_1
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (0.570ns logic, 0.359ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point dac_OCXO/zsync (SLICE_X16Y2.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dac_OCXO/bit_tick (FF)
  Destination:          dac_OCXO/zsync (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.026ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.008 - 0.006)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dac_OCXO/bit_tick to dac_OCXO/zsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y5.YQ       Tcko                  0.454   dac_OCXO/bit_tick
                                                       dac_OCXO/bit_tick
    SLICE_X16Y2.CE       net (fanout=2)        0.501   dac_OCXO/bit_tick
    SLICE_X16Y2.CLK      Tckce       (-Th)    -0.071   dac_OCXO/zsync
                                                       dac_OCXO/zsync
    -------------------------------------------------  ---------------------------
    Total                                      1.026ns (0.525ns logic, 0.501ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP "PLL_clock_gen_CLKFX_BUF"
        TS_clk_10 * 10 HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: OCXO_pll/phase_detect/update_tick/CLK
  Logical resource: OCXO_pll/phase_detect/update_tick/CK
  Location pin: SLICE_X26Y9.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: OCXO_pll/phase_detect/update_tick/CLK
  Logical resource: OCXO_pll/phase_detect/update_tick/CK
  Location pin: SLICE_X26Y9.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: dac_OCXO/bit_count<3>/CLK
  Logical resource: dac_OCXO/bit_count_3/CK
  Location pin: SLICE_X12Y0.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_10
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_10                      |    100.000ns|     20.000ns|     68.470ns|            0|            0|          324|       651762|
| TS_multi_cycle_100            | 100000.000ns|     14.029ns|          N/A|            0|            0|       649943|            0|
| TS_PLL_clock_gen_CLKFX_BUF    |     10.000ns|      6.847ns|          N/A|            0|            0|         1819|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk_148
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_148                     |      6.711ns|      6.936ns|      0.705ns|            3|            0|        15509|         1520|
| TS_multi_cycle_LTC            |    100.671ns|     10.568ns|          N/A|            0|            0|         1520|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_10_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_10_i       |   14.029|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_148_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_148_n      |   10.568|         |         |         |
clk_148_p      |   10.568|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_148_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_148_n      |   10.568|         |         |         |
clk_148_p      |   10.568|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3  Score: 334  (Setup/Max: 334, Hold: 0)

Constraints cover 669115 paths, 0 nets, and 5480 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)
   Maximum path delay from/to any node:  14.029ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 28 10:02:14 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 114 MB



