#############################
#        YCSB - d         #
#############################
PCM Test Beginning:
===================
[READ], 99thPercentileLatency(us), 161
[READ], Return=OK, 5700185
[CLEANUP], Operations, 10
[CLEANUP], AverageLatency(us), 2.6
[CLEANUP], MinLatency(us), 2
[CLEANUP], MaxLatency(us), 7
[CLEANUP], 95thPercentileLatency(us), 7
[CLEANUP], 99thPercentileLatency(us), 7
[INSERT], Operations, 299815
[INSERT], AverageLatency(us), 64.75151676867402
[INSERT], MinLatency(us), 11
[INSERT], MaxLatency(us), 51583
[INSERT], 95thPercentileLatency(us), 129
[INSERT], 99thPercentileLatency(us), 190
[INSERT], Return=OK, 299815
|---------------------------------------|
|--             Socket  0             --|
|---------------------------------------|
|--     Memory Channel Monitoring     --|
|---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    58.89 --|
|--            Writes(MB/s):    13.26 --|
|-- Mem Ch  1: Reads (MB/s):    62.88 --|
|--            Writes(MB/s):    17.27 --|
|-- NODE 0 Mem Read (MB/s) :   121.77 --|
|-- NODE 0 Mem Write(MB/s) :    30.53 --|
|-- NODE 0 P. Write (T/s):      62726 --|
|-- NODE 0 Memory (MB/s):      152.31 --|
|---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):        121.77                --|
            |--                System Write Throughput(MB/s):         30.53                --|
            |--               System Memory Throughput(MB/s):        152.31                --|
            |---------------------------------------||---------------------------------------|

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.41   0.05    0.71      18 M    143 M    0.87    0.35    0.00    0.01     3248   339951        0     69
   1    0     0.02   0.47   0.05    0.71      22 M    125 M    0.82    0.41    0.00    0.01     3024   797575        0     69
   2    0     0.02   0.44   0.04    0.72      21 M    116 M    0.81    0.40    0.00    0.01     3080   713987        0     69
   3    0     0.03   0.53   0.05    0.73      21 M    124 M    0.82    0.48    0.00    0.01     3080   805343        0     70
   4    0     0.02   0.46   0.05    0.71      15 M    129 M    0.88    0.44    0.00    0.01     3080   530161        0     68
   5    0     0.02   0.44   0.04    0.72      23 M    107 M    0.78    0.38    0.00    0.01     3080   590057        0     68
   6    0     0.02   0.46   0.05    0.71      22 M    123 M    0.82    0.42    0.00    0.01     3080   837899        0     69
   7    0     0.02   0.46   0.04    0.73      25 M    101 M    0.75    0.39    0.00    0.01     3080   749268        0     69
   8    0     0.02   0.42   0.04    0.74      23 M    105 M    0.77    0.36    0.00    0.01     3024   744862        0     70
   9    0     0.02   0.43   0.04    0.72      22 M    105 M    0.78    0.36    0.00    0.01     3080   764774        0     69
  10    0     0.02   0.55   0.04    0.73      27 M    112 M    0.76    0.45    0.00    0.01     3080   611258        0     69
  11    0     0.02   0.47   0.04    0.72      23 M    101 M    0.77    0.39    0.00    0.01     3080   742060        0     69
  12    0     0.02   0.48   0.04    0.72      23 M     95 M    0.76    0.42    0.00    0.01     3080   717627        0     69
  13    0     0.02   0.48   0.03    0.72      22 M     94 M    0.76    0.42    0.00    0.01     3080   856145        0     69
  14    0     0.02   0.46   0.05    0.71      20 M    134 M    0.85    0.41    0.00    0.01     3080   916425        0     69
  15    0     0.02   0.48   0.03    0.73      24 M    105 M    0.77    0.38    0.00    0.01     3080   893895        0     69
  16    0     0.02   0.46   0.04    0.72      19 M    121 M    0.84    0.41    0.00    0.01     3080   791613        0     69
  17    0     0.02   0.46   0.04    0.72      19 M    127 M    0.85    0.39    0.00    0.01     3080   191284        0     70
  18    0     0.02   0.46   0.04    0.72      20 M    129 M    0.84    0.46    0.00    0.01     3192   711771        0     68
  19    0     0.02   0.48   0.04    0.73      20 M    114 M    0.82    0.39    0.00    0.01     3192   577195        0     68
  20    0     0.02   0.48   0.04    0.73      23 M    118 M    0.80    0.37    0.00    0.01     3192   656975        0     69
  21    0     0.02   0.46   0.04    0.73      21 M    116 M    0.82    0.36    0.00    0.01     3192   756358        0     69
  22    0     0.02   0.45   0.04    0.72      20 M    125 M    0.84    0.36    0.00    0.01     3192   736140        0     70
  23    0     0.01   0.45   0.03    0.73      21 M     98 M    0.78    0.34    0.00    0.01     3192   668153        0     69
  24    0     0.01   0.45   0.03    0.74      21 M     90 M    0.76    0.36    0.00    0.01     3192   640805        0     69
  25    0     0.01   0.45   0.03    0.74      22 M     86 M    0.74    0.32    0.00    0.01     3192   594859        0     69
  26    0     0.01   0.45   0.03    0.74      21 M     91 M    0.77    0.33    0.00    0.01     3248   831808        0     69
  27    0     0.01   0.47   0.03    0.73      21 M     91 M    0.76    0.38    0.00    0.01     3248   805341        0     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.46   0.04    0.72     612 M   3135 M    0.80    0.40    0.00    0.01    87528   19573589        0     63
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.02   0.46   0.04    0.72     612 M   3135 M    0.80    0.40    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:  404 G ; Active cycles:  871 G ; Time (TSC):  801 Gticks ; C0 (active,non-halted) core residency: 5.37 %

 C1 core residency: 32.87 %; C3 core residency: 0.00 %; C6 core residency: 61.76 %; C7 core residency: 0.00 %;
 C0 package residency: 99.93 %; C2 package residency: 0.03 %; C3 package residency: 0.00 %; C6 package residency: 0.03 %; C7 package residency: 0.00 %;
                             ┌───────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│0000111111111111111111111111116666666666666666666666666666666666666666666666666│
                             └───────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.93 => corresponds to 23.19 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.90 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------
MEM (GB)->|  READ |  WRITE | LOCAL | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    48.80    12.24  100 %     9652.60       0.00         203.16
---------------------------------------------------------------------------------------------------------------
[READ], 99thPercentileLatency(us), 192
[READ], Return=OK, 5699836
[CLEANUP], Operations, 10
[CLEANUP], AverageLatency(us), 3.0
[CLEANUP], MinLatency(us), 2
[CLEANUP], MaxLatency(us), 8
[CLEANUP], 95thPercentileLatency(us), 8
[CLEANUP], 99thPercentileLatency(us), 8
[INSERT], Operations, 300164
[INSERT], AverageLatency(us), 75.76184685705148
[INSERT], MinLatency(us), 11
[INSERT], MaxLatency(us), 58719
[INSERT], 95thPercentileLatency(us), 157
[INSERT], 99thPercentileLatency(us), 227
[INSERT], Return=OK, 300164
|---------------------------------------|
|--             Socket  0             --|
|---------------------------------------|
|--     Memory Channel Monitoring     --|
|---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    75.76 --|
|--            Writes(MB/s):    16.79 --|
|-- Mem Ch  1: Reads (MB/s):    73.21 --|
|--            Writes(MB/s):    14.27 --|
|-- NODE 0 Mem Read (MB/s) :   148.97 --|
|-- NODE 0 Mem Write(MB/s) :    31.06 --|
|-- NODE 0 P. Write (T/s):      62768 --|
|-- NODE 0 Memory (MB/s):      180.03 --|
|---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):        148.97                --|
            |--                System Write Throughput(MB/s):         31.06                --|
            |--               System Memory Throughput(MB/s):        180.03                --|
            |---------------------------------------||---------------------------------------|

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.40   0.05    0.72      27 M    159 M    0.83    0.33    0.00    0.01     2240   338602        0     68
   1    0     0.02   0.49   0.04    0.74      35 M    129 M    0.72    0.43    0.00    0.01     2128   795885        0     69
   2    0     0.02   0.44   0.04    0.73      29 M    111 M    0.74    0.37    0.00    0.01     2128   712425        0     69
   3    0     0.02   0.44   0.05    0.71      19 M    141 M    0.86    0.43    0.00    0.01     2128   803707        0     69
   4    0     0.02   0.43   0.05    0.72      29 M    131 M    0.77    0.38    0.00    0.01     2128   528883        0     68
   5    0     0.02   0.43   0.04    0.72      29 M    125 M    0.77    0.37    0.00    0.01     2128   588449        0     68
   6    0     0.02   0.48   0.05    0.71      26 M    138 M    0.81    0.45    0.00    0.01     2128   836318        0     68
   7    0     0.02   0.45   0.05    0.71      27 M    130 M    0.79    0.42    0.00    0.01     2128   747522        0     70
   8    0     0.02   0.50   0.04    0.73      31 M    119 M    0.74    0.42    0.00    0.01     2128   743293        0     69
   9    0     0.02   0.46   0.05    0.71      27 M    140 M    0.80    0.44    0.00    0.01     2128   763206        0     69
  10    0     0.02   0.46   0.05    0.72      26 M    136 M    0.80    0.43    0.00    0.01     2128   609213        0     68
  11    0     0.02   0.43   0.05    0.71      21 M    130 M    0.83    0.41    0.00    0.01     2128   740455        0     69
  12    0     0.02   0.47   0.04    0.73      31 M    129 M    0.75    0.39    0.00    0.01     2128   716046        0     69
  13    0     0.02   0.45   0.04    0.73      29 M    109 M    0.74    0.36    0.00    0.01     2128   854665        0     69
  14    0     0.02   0.45   0.04    0.74      28 M    111 M    0.74    0.34    0.00    0.01     2128   914971        0     68
  15    0     0.02   0.53   0.03    0.76      27 M    106 M    0.74    0.41    0.00    0.01     2128   892337        0     69
  16    0     0.02   0.47   0.04    0.74      28 M    110 M    0.74    0.37    0.00    0.01     2128   789892        0     69
  17    0     0.02   0.48   0.04    0.73      28 M    133 M    0.79    0.42    0.00    0.01     2128   189593        0     69
  18    0     0.02   0.46   0.04    0.73      27 M    125 M    0.78    0.37    0.00    0.01     2128   709991        0     68
  19    0     0.02   0.46   0.04    0.73      27 M    118 M    0.77    0.37    0.00    0.01     2128   575509        0     68
  20    0     0.01   0.44   0.03    0.74      28 M    108 M    0.74    0.31    0.00    0.01     2128   654855        0     68
  21    0     0.02   0.46   0.04    0.73      25 M    130 M    0.81    0.39    0.00    0.01     2128   754561        0     70
  22    0     0.02   0.48   0.04    0.74      28 M    111 M    0.74    0.39    0.00    0.01     2240   734424        0     69
  23    0     0.02   0.46   0.04    0.74      27 M    119 M    0.77    0.40    0.00    0.01     2240   666446        0     69
  24    0     0.02   0.44   0.04    0.73      27 M    119 M    0.77    0.37    0.00    0.01     2240   639098        0     68
  25    0     0.02   0.45   0.04    0.73      26 M    116 M    0.77    0.37    0.00    0.01     2296   593136        0     69
  26    0     0.02   0.57   0.03    0.77      28 M     94 M    0.69    0.43    0.00    0.01     2240   830205        0     69
  27    0     0.02   0.49   0.03    0.76      29 M    100 M    0.70    0.35    0.00    0.01     2240   803645        0     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.46   0.04    0.73     784 M   3442 M    0.77    0.39    0.00    0.01    60424   19527332        0     62
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.02   0.46   0.04    0.73     784 M   3442 M    0.77    0.39    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:  431 G ; Active cycles:  934 G ; Time (TSC):  801 Gticks ; C0 (active,non-halted) core residency: 5.72 %

 C1 core residency: 33.88 %; C3 core residency: 0.00 %; C6 core residency: 60.41 %; C7 core residency: 0.00 %;
 C0 package residency: 99.91 %; C2 package residency: 0.05 %; C3 package residency: 0.00 %; C6 package residency: 0.04 %; C7 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000111111111111111111111111111666666666666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.92 => corresponds to 23.06 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.96 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------
MEM (GB)->|  READ |  WRITE | LOCAL | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    59.71    12.45  100 %     9655.40       0.00         205.39
---------------------------------------------------------------------------------------------------------------
[READ], 99thPercentileLatency(us), 116
[READ], Return=OK, 5699556
[CLEANUP], Operations, 10
[CLEANUP], AverageLatency(us), 2.8
[CLEANUP], MinLatency(us), 1
[CLEANUP], MaxLatency(us), 7
[CLEANUP], 95thPercentileLatency(us), 7
[CLEANUP], 99thPercentileLatency(us), 7
[INSERT], Operations, 300444
[INSERT], AverageLatency(us), 64.40466775838426
[INSERT], MinLatency(us), 12
[INSERT], MaxLatency(us), 58239
[INSERT], 95thPercentileLatency(us), 102
[INSERT], 99thPercentileLatency(us), 144
[INSERT], Return=OK, 300444
|---------------------------------------|
|--             Socket  0             --|
|---------------------------------------|
|--     Memory Channel Monitoring     --|
|---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    62.36 --|
|--            Writes(MB/s):    16.82 --|
|-- Mem Ch  1: Reads (MB/s):    58.34 --|
|--            Writes(MB/s):    12.83 --|
|-- NODE 0 Mem Read (MB/s) :   120.70 --|
|-- NODE 0 Mem Write(MB/s) :    29.65 --|
|-- NODE 0 P. Write (T/s):      62687 --|
|-- NODE 0 Memory (MB/s):      150.35 --|
|---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):        120.70                --|
            |--                System Write Throughput(MB/s):         29.65                --|
            |--               System Memory Throughput(MB/s):        150.35                --|
            |---------------------------------------||---------------------------------------|

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.39   0.05    0.72      21 M    151 M    0.86    0.34    0.00    0.01     3472   336866        0     68
   1    0     0.02   0.47   0.04    0.72      23 M    123 M    0.81    0.38    0.00    0.01     3136   793696        0     69
   2    0     0.02   0.44   0.05    0.71      21 M    132 M    0.84    0.39    0.00    0.01     3192   710641        0     69
   3    0     0.02   0.47   0.05    0.71      21 M    131 M    0.84    0.45    0.00    0.01     3024   802277        0     70
   4    0     0.02   0.45   0.04    0.72      24 M    107 M    0.77    0.39    0.00    0.01     3024   527016        0     69
   5    0     0.02   0.44   0.04    0.72      23 M    100 M    0.76    0.38    0.00    0.01     3136   586545        0     68
   6    0     0.02   0.47   0.05    0.71      20 M    142 M    0.85    0.46    0.00    0.01     3192   834427        0     69
   7    0     0.02   0.44   0.04    0.71      22 M    119 M    0.81    0.39    0.00    0.01     3248   745686        0     69
   8    0     0.01   0.44   0.03    0.72      23 M     97 M    0.76    0.37    0.00    0.01     3248   741261        0     70
   9    0     0.02   0.51   0.05    0.72      24 M    124 M    0.81    0.48    0.00    0.01     3192   761271        0     69
  10    0     0.03   0.48   0.05    0.71      18 M    139 M    0.87    0.48    0.00    0.01     3360   607339        0     68
  11    0     0.02   0.46   0.04    0.72      20 M    116 M    0.82    0.44    0.00    0.01     3360   738866        0     69
  12    0     0.02   0.45   0.04    0.72      21 M    112 M    0.81    0.41    0.00    0.01     3360   713937        0     69
  13    0     0.02   0.45   0.04    0.72      25 M    101 M    0.75    0.39    0.00    0.01     3192   852902        0     69
  14    0     0.02   0.44   0.03    0.73      22 M    105 M    0.79    0.37    0.00    0.01     3248   913270        0     69
  15    0     0.02   0.50   0.03    0.75      22 M     99 M    0.77    0.38    0.00    0.01     3360   890750        0     69
  16    0     0.01   0.44   0.03    0.73      21 M     97 M    0.77    0.37    0.00    0.01     3360   787758        0     69
  17    0     0.02   0.45   0.03    0.73      19 M    105 M    0.81    0.39    0.00    0.01     3360   187309        0     70
  18    0     0.02   0.46   0.04    0.73      20 M    120 M    0.83    0.46    0.00    0.01     3360   707911        0     69
  19    0     0.02   0.48   0.04    0.73      21 M    110 M    0.81    0.39    0.00    0.01     3360   573346        0     68
  20    0     0.02   0.47   0.04    0.73      20 M    106 M    0.80    0.40    0.00    0.01     3360   652682        0     69
  21    0     0.01   0.44   0.03    0.73      20 M    106 M    0.80    0.35    0.00    0.01     3360   752558        0     69
  22    0     0.02   0.46   0.04    0.74      23 M    112 M    0.79    0.36    0.00    0.01     3360   732330        0     70
  23    0     0.01   0.48   0.03    0.74      21 M     93 M    0.77    0.41    0.00    0.01     3360   664360        0     69
  24    0     0.02   0.47   0.04    0.73      19 M    105 M    0.81    0.45    0.00    0.01     3416   637101        0     68
  25    0     0.01   0.44   0.03    0.73      21 M     94 M    0.77    0.37    0.00    0.01     3416   591028        0     69
  26    0     0.02   0.47   0.03    0.74      21 M     96 M    0.78    0.40    0.00    0.01     3416   828138        0     69
  27    0     0.01   0.42   0.03    0.73      16 M     87 M    0.82    0.34    0.00    0.01     3416   801407        0     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.46   0.04    0.72     608 M   3144 M    0.81    0.40    0.00    0.01    92288   19472678        0     63
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.02   0.46   0.04    0.72     608 M   3144 M    0.81    0.40    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:  395 G ; Active cycles:  866 G ; Time (TSC):  801 Gticks ; C0 (active,non-halted) core residency: 5.33 %

 C1 core residency: 31.87 %; C3 core residency: 0.00 %; C6 core residency: 62.80 %; C7 core residency: 0.00 %;
 C0 package residency: 99.87 %; C2 package residency: 0.07 %; C3 package residency: 0.00 %; C6 package residency: 0.06 %; C7 package residency: 0.00 %;
                             ┌───────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│0000111111111111111111111111166666666666666666666666666666666666666666666666666│
                             └───────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.91 => corresponds to 22.82 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.88 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------
MEM (GB)->|  READ |  WRITE | LOCAL | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    48.38    11.89  100 %     9655.40       0.00         203.79
---------------------------------------------------------------------------------------------------------------
