{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.08672,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09723,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0132836,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00473916,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00275606,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00473916,
	"finish__design__instance__count__class:fill_cell": 285,
	"finish__design__instance__area__class:fill_cell": 290.206,
	"finish__design__instance__count__class:tap_cell": 48,
	"finish__design__instance__area__class:tap_cell": 12.768,
	"finish__design__instance__count__class:clock_buffer": 7,
	"finish__design__instance__area__class:clock_buffer": 8.246,
	"finish__design__instance__count__class:timing_repair_buffer": 103,
	"finish__design__instance__area__class:timing_repair_buffer": 93.366,
	"finish__design__instance__count__class:inverter": 79,
	"finish__design__instance__area__class:inverter": 56.924,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 0.798,
	"finish__design__instance__count__class:sequential_cell": 35,
	"finish__design__instance__area__class:sequential_cell": 158.802,
	"finish__design__instance__count__class:multi_input_combinational_cell": 374,
	"finish__design__instance__area__class:multi_input_combinational_cell": 521.626,
	"finish__design__instance__count": 932,
	"finish__design__instance__area": 1142.74,
	"finish__timing__setup__tns": -0.524478,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -0.05442,
	"finish__timing__hold__ws": 0.0578286,
	"finish__timing__fmax__clock:core_clock": 1.94394e+09,
	"finish__timing__fmax": 1.94394e+09,
	"finish__clock__skew__setup": 0.00233864,
	"finish__clock__skew__hold": 0.00233864,
	"finish__timing__drv__max_slew_limit": 0.569767,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.879593,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 23,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00218183,
	"finish__power__switching__total": 0.00182224,
	"finish__power__leakage__total": 2.24955e-05,
	"finish__power__total": 0.00402657,
	"finish__design__io": 54,
	"finish__design__die__area": 1313.34,
	"finish__design__core__area": 1142.74,
	"finish__design__instance__count": 647,
	"finish__design__instance__area": 852.53,
	"finish__design__instance__count__stdcell": 647,
	"finish__design__instance__area__stdcell": 852.53,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.746043,
	"finish__design__instance__utilization__stdcell": 0.746043,
	"finish__design__rows": 24,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 24,
	"finish__design__sites": 4296,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 4296,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}