#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 30 19:28:37 2021
# Process ID: 6288
# Current directory: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22080 C:\Users\janpe\Desktop\DE\Labs\07-ffs\flip_flops_and_latches\flip_flops_and_latches.xpr
# Log file: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/vivado.log
# Journal file: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/gkaretka/Desktop/DE1/github/Digital-electronics-1/Labs/07-ffs/flip_flops_and_latches' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.gen/sources_1', nor could it be found using path 'C:/Users/gkaretka/Desktop/DE1/github/Digital-electronics-1/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.gen/sources_1'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.ip_user_files', nor could it be found using path 'C:/Users/gkaretka/Desktop/DE1/github/Digital-electronics-1/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.ip_user_files'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 1083.031 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_jk_ff_rst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_jk_ff_rst_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sources_1/new/jk_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jk_ff_rst'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sources_1/new/d_latch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'd_latch'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sources_1/new/d_ff_arst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'd_ff_arst'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sources_1/new/d_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'd_ff_rst'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sources_1/new/t_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 't_ff_rst'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_ff_arst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_d_ff_arst'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_latch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_d_latch'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_jk_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_jk_ff_rst'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_d_ff_rst'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_t_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_t_ff_rst'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
"xelab -wto c88cb011b8714b0b887b925b5d855d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_jk_ff_rst_behav xil_defaultlib.tb_jk_ff_rst -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c88cb011b8714b0b887b925b5d855d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_jk_ff_rst_behav xil_defaultlib.tb_jk_ff_rst -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.jk_ff_rst [jk_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_jk_ff_rst
Built simulation snapshot tb_jk_ff_rst_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim/xsim.dir/tb_jk_ff_rst_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim/xsim.dir/tb_jk_ff_rst_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar 30 19:29:54 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 30 19:29:54 2021...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1083.031 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_jk_ff_rst_behav -key {Behavioral:sim_1:Functional:tb_jk_ff_rst} -tclbatch {tb_jk_ff_rst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_jk_ff_rst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started. ---------------------------------------
Time: 0 ps  Iteration: 0  Process: /tb_jk_ff_rst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_jk_ff_rst.vhd
Note: Stimulus process ended. ---------------------------------------
Time: 80 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_jk_ff_rst.vhd
xsim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 1083.031 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_jk_ff_rst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1083.031 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1140.941 ; gain = 12.820
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_jk_ff_rst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_jk_ff_rst_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
"xelab -wto c88cb011b8714b0b887b925b5d855d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_jk_ff_rst_behav xil_defaultlib.tb_jk_ff_rst -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c88cb011b8714b0b887b925b5d855d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_jk_ff_rst_behav xil_defaultlib.tb_jk_ff_rst -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_jk_ff_rst_behav -key {Behavioral:sim_1:Functional:tb_jk_ff_rst} -tclbatch {tb_jk_ff_rst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_jk_ff_rst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started. ---------------------------------------
Time: 0 ps  Iteration: 0  Process: /tb_jk_ff_rst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_jk_ff_rst.vhd
Note: Stimulus process ended. ---------------------------------------
Time: 80 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_jk_ff_rst.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_jk_ff_rst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1147.820 ; gain = 6.879
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_jk_ff_rst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_jk_ff_rst_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
"xelab -wto c88cb011b8714b0b887b925b5d855d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_jk_ff_rst_behav xil_defaultlib.tb_jk_ff_rst -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c88cb011b8714b0b887b925b5d855d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_jk_ff_rst_behav xil_defaultlib.tb_jk_ff_rst -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_jk_ff_rst_behav -key {Behavioral:sim_1:Functional:tb_jk_ff_rst} -tclbatch {tb_jk_ff_rst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_jk_ff_rst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started. ---------------------------------------
Time: 0 ps  Iteration: 0  Process: /tb_jk_ff_rst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_jk_ff_rst.vhd
Note: Stimulus process ended. ---------------------------------------
Time: 80 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_jk_ff_rst.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_jk_ff_rst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1206.883 ; gain = 9.723
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_d_ff_arst [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top d_ff_arst [current_fileset]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_d_ff_arst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_d_ff_arst_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
"xelab -wto c88cb011b8714b0b887b925b5d855d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_ff_arst_behav xil_defaultlib.tb_d_ff_arst -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c88cb011b8714b0b887b925b5d855d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_ff_arst_behav xil_defaultlib.tb_d_ff_arst -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.d_ff_arst [d_ff_arst_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_d_ff_arst
Built simulation snapshot tb_d_ff_arst_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim/xsim.dir/tb_d_ff_arst_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim/xsim.dir/tb_d_ff_arst_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar 30 20:13:28 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 30 20:13:28 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1207.059 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_d_ff_arst_behav -key {Behavioral:sim_1:Functional:tb_d_ff_arst} -tclbatch {tb_d_ff_arst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_d_ff_arst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started. ---------------------------------------
Time: 0 ps  Iteration: 0  Process: /tb_d_ff_arst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_ff_arst.vhd
Note: Failed 1
Time: 10 ns  Iteration: 0  Process: /tb_d_ff_arst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_ff_arst.vhd
Note: Failed 3
Time: 30 ns  Iteration: 0  Process: /tb_d_ff_arst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_ff_arst.vhd
Note: Failed 5
Time: 70 ns  Iteration: 0  Process: /tb_d_ff_arst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_ff_arst.vhd
Note: Stimulus process ended. ---------------------------------------
Time: 70 ns  Iteration: 0  Process: /tb_d_ff_arst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_ff_arst.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_d_ff_arst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1210.832 ; gain = 3.773
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1210.832 ; gain = 0.000
set_property top d_latch [current_fileset]
set_property top tb_d_latch [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_d_latch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_d_latch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sources_1/new/d_ff_arst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'd_ff_arst'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_ff_arst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_d_ff_arst'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
"xelab -wto c88cb011b8714b0b887b925b5d855d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_latch_behav xil_defaultlib.tb_d_latch -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c88cb011b8714b0b887b925b5d855d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_latch_behav xil_defaultlib.tb_d_latch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.d_latch [d_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_d_latch
Built simulation snapshot tb_d_latch_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim/xsim.dir/tb_d_latch_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim/xsim.dir/tb_d_latch_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar 30 20:31:39 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 30 20:31:39 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1210.832 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_d_latch_behav -key {Behavioral:sim_1:Functional:tb_d_latch} -tclbatch {tb_d_latch.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_d_latch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started. ---------------------------------------
Time: 0 ps  Iteration: 0  Process: /tb_d_latch/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_latch.vhd
Note: Failed 5
Time: 70 ns  Iteration: 0  Process: /tb_d_latch/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_latch.vhd
Note: Stimulus process end. ---------------------------------------
Time: 70 ns  Iteration: 0  Process: /tb_d_latch/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_latch.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_d_latch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1213.363 ; gain = 2.531
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1213.570 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_d_latch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_d_latch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_ff_arst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_d_ff_arst'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
"xelab -wto c88cb011b8714b0b887b925b5d855d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_latch_behav xil_defaultlib.tb_d_latch -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c88cb011b8714b0b887b925b5d855d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_latch_behav xil_defaultlib.tb_d_latch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_d_latch_behav -key {Behavioral:sim_1:Functional:tb_d_latch} -tclbatch {tb_d_latch.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_d_latch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started. ---------------------------------------
Time: 0 ps  Iteration: 0  Process: /tb_d_latch/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_latch.vhd
Note: Failed 5
Time: 70 ns  Iteration: 0  Process: /tb_d_latch/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_latch.vhd
Note: Stimulus process end. ---------------------------------------
Time: 70 ns  Iteration: 0  Process: /tb_d_latch/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_latch.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_d_latch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1215.301 ; gain = 1.730
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top d_ff_arst [current_fileset]
set_property top tb_d_ff_arst [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top tb_d_ff_rst [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_d_ff_rst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_d_ff_rst_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
"xelab -wto c88cb011b8714b0b887b925b5d855d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_ff_rst_behav xil_defaultlib.tb_d_ff_rst -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c88cb011b8714b0b887b925b5d855d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_ff_rst_behav xil_defaultlib.tb_d_ff_rst -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_d_ff_rst
Built simulation snapshot tb_d_ff_rst_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim/xsim.dir/tb_d_ff_rst_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim/xsim.dir/tb_d_ff_rst_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar 30 20:59:50 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 30 20:59:50 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1215.301 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_d_ff_rst_behav -key {Behavioral:sim_1:Functional:tb_d_ff_rst} -tclbatch {tb_d_ff_rst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_d_ff_rst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started. ---------------------------------------
Time: 0 ps  Iteration: 0  Process: /tb_d_ff_rst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_ff_rst.vhd
Note: Stimulus process ended. ---------------------------------------
Time: 85 ns  Iteration: 0  Process: /tb_d_ff_rst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_ff_rst.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_d_ff_rst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1216.559 ; gain = 1.258
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1216.559 ; gain = 0.000
set_property top tb_d_ff_arst [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_d_ff_arst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_d_ff_arst_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
"xelab -wto c88cb011b8714b0b887b925b5d855d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_ff_arst_behav xil_defaultlib.tb_d_ff_arst -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c88cb011b8714b0b887b925b5d855d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_ff_arst_behav xil_defaultlib.tb_d_ff_arst -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.d_ff_arst [d_ff_arst_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_d_ff_arst
Built simulation snapshot tb_d_ff_arst_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_d_ff_arst_behav -key {Behavioral:sim_1:Functional:tb_d_ff_arst} -tclbatch {tb_d_ff_arst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_d_ff_arst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started. ---------------------------------------
Time: 0 ps  Iteration: 0  Process: /tb_d_ff_arst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_ff_arst.vhd
Note: Failed 1
Time: 10 ns  Iteration: 0  Process: /tb_d_ff_arst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_ff_arst.vhd
Note: Failed 3
Time: 30 ns  Iteration: 0  Process: /tb_d_ff_arst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_ff_arst.vhd
Note: Failed 5
Time: 70 ns  Iteration: 0  Process: /tb_d_ff_arst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_ff_arst.vhd
Note: Stimulus process ended. ---------------------------------------
Time: 70 ns  Iteration: 0  Process: /tb_d_ff_arst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_ff_arst.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_d_ff_arst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1216.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_d_ff_arst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_d_ff_arst_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_ff_arst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_d_ff_arst'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_d_ff_rst'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
"xelab -wto c88cb011b8714b0b887b925b5d855d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_ff_arst_behav xil_defaultlib.tb_d_ff_arst -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c88cb011b8714b0b887b925b5d855d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_ff_arst_behav xil_defaultlib.tb_d_ff_arst -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.d_ff_arst [d_ff_arst_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_d_ff_arst
Built simulation snapshot tb_d_ff_arst_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_d_ff_arst_behav -key {Behavioral:sim_1:Functional:tb_d_ff_arst} -tclbatch {tb_d_ff_arst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_d_ff_arst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started. ---------------------------------------
Time: 0 ps  Iteration: 0  Process: /tb_d_ff_arst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_ff_arst.vhd
Note: Failed 1
Time: 10 ns  Iteration: 0  Process: /tb_d_ff_arst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_ff_arst.vhd
Note: Failed 3
Time: 30 ns  Iteration: 0  Process: /tb_d_ff_arst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_ff_arst.vhd
Note: Failed 5
Time: 70 ns  Iteration: 0  Process: /tb_d_ff_arst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_ff_arst.vhd
Note: Stimulus process ended.
Time: 70 ns  Iteration: 0  Process: /tb_d_ff_arst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_ff_arst.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_d_ff_arst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1217.230 ; gain = 0.672
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_d_ff_rst [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_d_ff_rst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_d_ff_rst_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
"xelab -wto c88cb011b8714b0b887b925b5d855d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_ff_rst_behav xil_defaultlib.tb_d_ff_rst -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c88cb011b8714b0b887b925b5d855d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_ff_rst_behav xil_defaultlib.tb_d_ff_rst -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_d_ff_rst
Built simulation snapshot tb_d_ff_rst_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_d_ff_rst_behav -key {Behavioral:sim_1:Functional:tb_d_ff_rst} -tclbatch {tb_d_ff_rst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_d_ff_rst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started. ---------------------------------------
Time: 0 ps  Iteration: 0  Process: /tb_d_ff_rst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_ff_rst.vhd
Note: Stimulus process ended. ---------------------------------------
Time: 85 ns  Iteration: 0  Process: /tb_d_ff_rst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_d_ff_rst.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_d_ff_rst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1217.734 ; gain = 0.504
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top jk_ff_rst [current_fileset]
set_property top tb_jk_ff_rst [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_jk_ff_rst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_jk_ff_rst_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sources_1/new/jk_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jk_ff_rst'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_jk_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_jk_ff_rst'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
"xelab -wto c88cb011b8714b0b887b925b5d855d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_jk_ff_rst_behav xil_defaultlib.tb_jk_ff_rst -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c88cb011b8714b0b887b925b5d855d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_jk_ff_rst_behav xil_defaultlib.tb_jk_ff_rst -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.jk_ff_rst [jk_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_jk_ff_rst
Built simulation snapshot tb_jk_ff_rst_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_jk_ff_rst_behav -key {Behavioral:sim_1:Functional:tb_jk_ff_rst} -tclbatch {tb_jk_ff_rst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_jk_ff_rst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started. ---------------------------------------
Time: 0 ps  Iteration: 0  Process: /tb_jk_ff_rst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_jk_ff_rst.vhd
Note: Stimulus process ended. ---------------------------------------
Time: 80 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_jk_ff_rst.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_jk_ff_rst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1218.891 ; gain = 0.871
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_t_ff_rst [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top t_ff_rst [current_fileset]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_t_ff_rst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_t_ff_rst_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sources_1/new/t_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 't_ff_rst'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_jk_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_jk_ff_rst'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_t_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_t_ff_rst'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
"xelab -wto c88cb011b8714b0b887b925b5d855d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_t_ff_rst_behav xil_defaultlib.tb_t_ff_rst -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c88cb011b8714b0b887b925b5d855d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_t_ff_rst_behav xil_defaultlib.tb_t_ff_rst -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.t_ff_rst [t_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_t_ff_rst
Built simulation snapshot tb_t_ff_rst_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim/xsim.dir/tb_t_ff_rst_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim/xsim.dir/tb_t_ff_rst_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar 30 21:36:10 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 30 21:36:10 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1218.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_t_ff_rst_behav -key {Behavioral:sim_1:Functional:tb_t_ff_rst} -tclbatch {tb_t_ff_rst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_t_ff_rst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started. 
Time: 0 ps  Iteration: 0  Process: /tb_t_ff_rst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_t_ff_rst.vhd
Note: Stimulus process ended. 
Time: 80 ns  Iteration: 0  Process: /tb_t_ff_rst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_t_ff_rst.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_t_ff_rst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1223.055 ; gain = 4.164
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1223.055 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_t_ff_rst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_t_ff_rst_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_t_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_t_ff_rst'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
"xelab -wto c88cb011b8714b0b887b925b5d855d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_t_ff_rst_behav xil_defaultlib.tb_t_ff_rst -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c88cb011b8714b0b887b925b5d855d3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_t_ff_rst_behav xil_defaultlib.tb_t_ff_rst -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.t_ff_rst [t_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_t_ff_rst
Built simulation snapshot tb_t_ff_rst_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_t_ff_rst_behav -key {Behavioral:sim_1:Functional:tb_t_ff_rst} -tclbatch {tb_t_ff_rst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_t_ff_rst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Stimulus process started. 
Time: 0 ps  Iteration: 0  Process: /tb_t_ff_rst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_t_ff_rst.vhd
Note: Stimulus process ended. 
Time: 100 ns  Iteration: 0  Process: /tb_t_ff_rst/p_stimulus  File: C:/Users/janpe/Desktop/DE/Labs/07-ffs/flip_flops_and_latches/flip_flops_and_latches.srcs/sim_1/new/tb_t_ff_rst.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_t_ff_rst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1225.809 ; gain = 2.754
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 30 21:57:30 2021...
