{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 09 20:07:20 2021 " "Info: Processing started: Tue Nov 09 20:07:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TEST -c TEST --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TEST -c TEST --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/1/TEST.bdf" { { 176 856 1024 192 "CP" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst14~24 " "Info: Detected gated clock \"inst14~24\" as buffer" {  } { { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/1/TEST.bdf" { { 208 1488 1552 288 "inst14" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "inst14~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "7474:inst4\|9 " "Info: Detected ripple clock \"7474:inst4\|9\" as buffer" {  } { { "7474.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "7474:inst4\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "7474:inst4\|10 " "Info: Detected ripple clock \"7474:inst4\|10\" as buffer" {  } { { "7474.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "7474:inst4\|10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "7474:inst7\|9 " "Info: Detected ripple clock \"7474:inst7\|9\" as buffer" {  } { { "7474.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "7474:inst7\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "7474:inst7\|10 " "Info: Detected ripple clock \"7474:inst7\|10\" as buffer" {  } { { "7474.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "7474:inst7\|10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP register register 74112:inst\|7 74112:inst\|7 422.12 MHz Internal " "Info: Clock \"CP\" Internal fmax is restricted to 422.12 MHz between source register \"74112:inst\|7\" and destination register \"74112:inst\|7\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.369 ns " "Info: fmax restricted to clock pin edge rate 2.369 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.731 ns + Longest register register " "Info: + Longest register to register delay is 0.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74112:inst\|7 1 REG LC_X1_Y17_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y17_N3; Fanout = 2; REG Node = '74112:inst\|7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74112:inst|7 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 304 280 344 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.319 ns) 0.731 ns 74112:inst\|7 2 REG LC_X1_Y17_N3 2 " "Info: 2: + IC(0.412 ns) + CELL(0.319 ns) = 0.731 ns; Loc. = LC_X1_Y17_N3; Fanout = 2; REG Node = '74112:inst\|7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.731 ns" { 74112:inst|7 74112:inst|7 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 304 280 344 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.319 ns ( 43.64 % ) " "Info: Total cell delay = 0.319 ns ( 43.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.412 ns ( 56.36 % ) " "Info: Total interconnect delay = 0.412 ns ( 56.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.731 ns" { 74112:inst|7 74112:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.731 ns" { 74112:inst|7 74112:inst|7 } { 0.000ns 0.412ns } { 0.000ns 0.319ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.539 ns - Smallest " "Info: - Smallest clock skew is -0.539 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 6.805 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 6.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns CP 1 CLK PIN_M20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 4; CLK Node = 'CP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/1/TEST.bdf" { { 176 856 1024 192 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.698 ns) 3.215 ns 7474:inst4\|9 2 REG LC_X1_Y17_N5 3 " "Info: 2: + IC(1.689 ns) + CELL(0.698 ns) = 3.215 ns; Loc. = LC_X1_Y17_N5; Fanout = 3; REG Node = '7474:inst4\|9'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.387 ns" { CP 7474:inst4|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.230 ns) 3.445 ns inst14~24 3 COMB LC_X1_Y17_N5 3 " "Info: 3: + IC(0.000 ns) + CELL(0.230 ns) = 3.445 ns; Loc. = LC_X1_Y17_N5; Fanout = 3; COMB Node = 'inst14~24'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.230 ns" { 7474:inst4|9 inst14~24 } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/1/TEST.bdf" { { 208 1488 1552 288 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.818 ns) + CELL(0.542 ns) 6.805 ns 74112:inst\|7 4 REG LC_X1_Y17_N3 2 " "Info: 4: + IC(2.818 ns) + CELL(0.542 ns) = 6.805 ns; Loc. = LC_X1_Y17_N3; Fanout = 2; REG Node = '74112:inst\|7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.360 ns" { inst14~24 74112:inst|7 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 304 280 344 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.298 ns ( 33.77 % ) " "Info: Total cell delay = 2.298 ns ( 33.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.507 ns ( 66.23 % ) " "Info: Total interconnect delay = 4.507 ns ( 66.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.805 ns" { CP 7474:inst4|9 inst14~24 74112:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.805 ns" { CP CP~out0 7474:inst4|9 inst14~24 74112:inst|7 } { 0.000ns 0.000ns 1.689ns 0.000ns 2.818ns } { 0.000ns 0.828ns 0.698ns 0.230ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 7.344 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 7.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns CP 1 CLK PIN_M20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 4; CLK Node = 'CP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/1/TEST.bdf" { { 176 856 1024 192 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.698 ns) 3.215 ns 7474:inst7\|9 2 REG LC_X1_Y17_N7 3 " "Info: 2: + IC(1.689 ns) + CELL(0.698 ns) = 3.215 ns; Loc. = LC_X1_Y17_N7; Fanout = 3; REG Node = '7474:inst7\|9'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.387 ns" { CP 7474:inst7|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.366 ns) 3.984 ns inst14~24 3 COMB LC_X1_Y17_N5 3 " "Info: 3: + IC(0.403 ns) + CELL(0.366 ns) = 3.984 ns; Loc. = LC_X1_Y17_N5; Fanout = 3; COMB Node = 'inst14~24'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.769 ns" { 7474:inst7|9 inst14~24 } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/1/TEST.bdf" { { 208 1488 1552 288 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.818 ns) + CELL(0.542 ns) 7.344 ns 74112:inst\|7 4 REG LC_X1_Y17_N3 2 " "Info: 4: + IC(2.818 ns) + CELL(0.542 ns) = 7.344 ns; Loc. = LC_X1_Y17_N3; Fanout = 2; REG Node = '74112:inst\|7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.360 ns" { inst14~24 74112:inst|7 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 304 280 344 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.434 ns ( 33.14 % ) " "Info: Total cell delay = 2.434 ns ( 33.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.910 ns ( 66.86 % ) " "Info: Total interconnect delay = 4.910 ns ( 66.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.344 ns" { CP 7474:inst7|9 inst14~24 74112:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.344 ns" { CP CP~out0 7474:inst7|9 inst14~24 74112:inst|7 } { 0.000ns 0.000ns 1.689ns 0.403ns 2.818ns } { 0.000ns 0.828ns 0.698ns 0.366ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.805 ns" { CP 7474:inst4|9 inst14~24 74112:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.805 ns" { CP CP~out0 7474:inst4|9 inst14~24 74112:inst|7 } { 0.000ns 0.000ns 1.689ns 0.000ns 2.818ns } { 0.000ns 0.828ns 0.698ns 0.230ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.344 ns" { CP 7474:inst7|9 inst14~24 74112:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.344 ns" { CP CP~out0 7474:inst7|9 inst14~24 74112:inst|7 } { 0.000ns 0.000ns 1.689ns 0.403ns 2.818ns } { 0.000ns 0.828ns 0.698ns 0.366ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 304 280 344 384 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 304 280 344 384 "7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.731 ns" { 74112:inst|7 74112:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.731 ns" { 74112:inst|7 74112:inst|7 } { 0.000ns 0.412ns } { 0.000ns 0.319ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.805 ns" { CP 7474:inst4|9 inst14~24 74112:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.805 ns" { CP CP~out0 7474:inst4|9 inst14~24 74112:inst|7 } { 0.000ns 0.000ns 1.689ns 0.000ns 2.818ns } { 0.000ns 0.828ns 0.698ns 0.230ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.344 ns" { CP 7474:inst7|9 inst14~24 74112:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "7.344 ns" { CP CP~out0 7474:inst7|9 inst14~24 74112:inst|7 } { 0.000ns 0.000ns 1.689ns 0.403ns 2.818ns } { 0.000ns 0.828ns 0.698ns 0.366ns 0.542ns } } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74112:inst|7 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { 74112:inst|7 } {  } {  } } } { "74112.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 304 280 344 384 "7" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP 1 7474:inst7\|9 9.007 ns register " "Info: tco from clock \"CP\" to destination pin \"1\" through register \"7474:inst7\|9\" is 9.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 3.059 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 3.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns CP 1 CLK PIN_M20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 4; CLK Node = 'CP'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/1/TEST.bdf" { { 176 856 1024 192 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.542 ns) 3.059 ns 7474:inst7\|9 2 REG LC_X1_Y17_N7 3 " "Info: 2: + IC(1.689 ns) + CELL(0.542 ns) = 3.059 ns; Loc. = LC_X1_Y17_N7; Fanout = 3; REG Node = '7474:inst7\|9'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.231 ns" { CP 7474:inst7|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 44.79 % ) " "Info: Total cell delay = 1.370 ns ( 44.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.689 ns ( 55.21 % ) " "Info: Total interconnect delay = 1.689 ns ( 55.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.059 ns" { CP 7474:inst7|9 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.059 ns" { CP CP~out0 7474:inst7|9 } { 0.000ns 0.000ns 1.689ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "7474.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.792 ns + Longest register pin " "Info: + Longest register to pin delay is 5.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7474:inst7\|9 1 REG LC_X1_Y17_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y17_N7; Fanout = 3; REG Node = '7474:inst7\|9'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 7474:inst7|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "c:/altera/quartus60/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.366 ns) 0.769 ns inst14~24 2 COMB LC_X1_Y17_N5 3 " "Info: 2: + IC(0.403 ns) + CELL(0.366 ns) = 0.769 ns; Loc. = LC_X1_Y17_N5; Fanout = 3; COMB Node = 'inst14~24'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.769 ns" { 7474:inst7|9 inst14~24 } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/1/TEST.bdf" { { 208 1488 1552 288 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.647 ns) + CELL(2.376 ns) 5.792 ns 1 3 PIN PIN_K21 0 " "Info: 3: + IC(2.647 ns) + CELL(2.376 ns) = 5.792 ns; Loc. = PIN_K21; Fanout = 0; PIN Node = '1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.023 ns" { inst14~24 1 } "NODE_NAME" } } { "TEST.bdf" "" { Schematic "C:/Users/Administrator/Desktop/1/TEST.bdf" { { 240 1736 1912 256 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.742 ns ( 47.34 % ) " "Info: Total cell delay = 2.742 ns ( 47.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.050 ns ( 52.66 % ) " "Info: Total interconnect delay = 3.050 ns ( 52.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.792 ns" { 7474:inst7|9 inst14~24 1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.792 ns" { 7474:inst7|9 inst14~24 1 } { 0.000ns 0.403ns 2.647ns } { 0.000ns 0.366ns 2.376ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.059 ns" { CP 7474:inst7|9 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.059 ns" { CP CP~out0 7474:inst7|9 } { 0.000ns 0.000ns 1.689ns } { 0.000ns 0.828ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.792 ns" { 7474:inst7|9 inst14~24 1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.792 ns" { 7474:inst7|9 inst14~24 1 } { 0.000ns 0.403ns 2.647ns } { 0.000ns 0.366ns 2.376ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 09 20:07:20 2021 " "Info: Processing ended: Tue Nov 09 20:07:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
