{
  name: darjeeling
  type: top
  rnd_cnst_seed: 4881560218908238235
  datawidth: "32"
  power:
  {
    domains:
    [
      Aon
      "0"
    ]
    default: "0"
  }
  clocks:
  {
    hier_paths:
    {
      top: clkmgr_aon_clocks.
      ext: ""
      lpg: clkmgr_aon_cg_en.
    }
    srcs:
    [
      {
        name: main
        aon: no
        freq: "100000000"
      }
      {
        name: io
        aon: no
        freq: "96000000"
      }
      {
        name: usb
        aon: no
        freq: "48000000"
      }
      {
        name: aon
        aon: yes
        freq: "200000"
        ref: true
      }
    ]
    derived_srcs:
    [
      {
        name: io_div2
        aon: no
        div: 2
        src: io
        freq: "48000000"
      }
      {
        name: io_div4
        aon: no
        div: 4
        src: io
        freq: "24000000"
      }
    ]
    groups:
    [
      {
        name: ast
        src: ext
        sw_cg: no
      }
      {
        name: powerup
        src: top
        sw_cg: no
      }
      {
        name: trans
        src: top
        sw_cg: hint
        unique: yes
      }
      {
        name: infra
        src: top
        sw_cg: no
      }
      {
        name: secure
        src: top
        sw_cg: no
      }
      {
        name: peri
        src: top
        sw_cg: yes
        unique: no
      }
      {
        name: timers
        src: top
        sw_cg: no
      }
    ]
  }
  resets:
  {
    hier_paths:
    {
      top: rstmgr_aon_resets.
      ext: ""
      lpg: rstmgr_aon_rst_en.
    }
    nodes:
    [
      {
        name: por_aon
        gen: false
        type: top
        clk: aon
      }
      {
        name: lc_src
        gen: false
        type: int
        clk: io_div4
      }
      {
        name: sys_src
        gen: false
        type: int
        clk: io_div4
      }
      {
        name: por
        gen: true
        type: top
        parent: por_aon
        clk: main
      }
      {
        name: por_io
        gen: true
        type: top
        parent: por_aon
        clk: io
      }
      {
        name: por_io_div2
        gen: true
        type: top
        parent: por_aon
        clk: io_div2
      }
      {
        name: por_io_div4
        gen: true
        type: top
        parent: por_aon
        clk: io_div4
      }
      {
        name: por_usb
        gen: true
        type: top
        parent: por_aon
        clk: usb
      }
      {
        name: lc
        gen: true
        type: top
        parent: lc_src
        clk: main
      }
      {
        name: lc_aon
        gen: true
        type: top
        parent: lc_src
        clk: aon
      }
      {
        name: lc_io
        gen: true
        type: top
        parent: lc_src
        clk: io
      }
      {
        name: lc_io_div2
        gen: true
        type: top
        parent: lc_src
        clk: io_div2
      }
      {
        name: lc_io_div4
        gen: true
        type: top
        parent: lc_src
        clk: io_div4
      }
      {
        name: lc_usb
        gen: true
        type: top
        parent: lc_src
        clk: usb
      }
      {
        name: sys
        gen: true
        type: top
        parent: sys_src
        clk: main
      }
      {
        name: sys_io_div4
        gen: true
        type: top
        parent: sys_src
        clk: io_div4
      }
      {
        name: spi_device
        gen: true
        type: top
        parent: lc_src
        clk: io_div4
        sw: true
      }
      {
        name: spi_host0
        gen: true
        type: top
        parent: lc_src
        clk: io_div4
        sw: true
      }
      {
        name: spi_host1
        gen: true
        type: top
        parent: lc_src
        clk: io_div2
        sw: true
      }
      {
        name: usb
        gen: true
        type: top
        parent: lc_src
        clk: usb
        sw: true
      }
      {
        name: usb_aon
        gen: true
        type: top
        parent: lc_src
        clk: aon
        sw: true
      }
      {
        name: i2c0
        gen: true
        type: top
        parent: lc_src
        clk: io_div4
        sw: true
      }
      {
        name: i2c1
        gen: true
        type: top
        parent: lc_src
        clk: io_div4
        sw: true
      }
      {
        name: i2c2
        gen: true
        type: top
        parent: lc_src
        clk: io_div4
        sw: true
      }
    ]
  }
  num_cores: "1"
  module:
  [
    {
      name: gpio
      type: gpio
      clock_srcs:
      {
        clk_i: io_div4
      }
      clock_group: peri
      reset_connections:
      {
        rst_ni: lc_io_div4
      }
      base_addr: 0x30000000
      param_decl:
      {
        GpioAsyncOn: "1"
      }
    }
    {
      name: rv_timer
      type: rv_timer
      clock_srcs:
      {
        clk_i: io_div4
      }
      clock_group: timers
      reset_connections:
      {
        rst_ni: lc_io_div4
      }
      base_addr: 0x30100000
    }
    {
      name: alert_handler
      type: alert_handler
      clock_srcs:
      {
        clk_i: io_div4
        clk_edn_i: main
      }
      clock_group: secure
      reset_connections:
      {
        rst_ni: lc_io_div4
        rst_edn_ni: lc
      }
      base_addr: 0x30150000
      attr: ipgen
    }
    {
      name: pwrmgr_aon
      type: pwrmgr
      clock_group: powerup
      clock_srcs:
      {
        clk_i: io_div4
        clk_slow_i: aon
        clk_lc_i: io_div4
        clk_esc_i:
        {
          clock: io_div4
          group: secure
        }
      }
      reset_connections:
      {
        rst_ni:
        {
          name: por_io_div4
          domain: Aon
        }
        rst_main_ni:
        {
          name: por_aon
          domain: "0"
        }
        rst_lc_ni:
        {
          name: lc_io_div4
          domain: Aon
        }
        rst_esc_ni:
        {
          name: lc_io_div4
          domain: Aon
        }
        rst_slow_ni:
        {
          name: por_aon
          domain: Aon
        }
      }
      domain:
      [
        Aon
        "0"
      ]
      base_addr: 0x30400000
      attr: templated
    }
    {
      name: rstmgr_aon
      type: rstmgr
      clock_srcs:
      {
        clk_i:
        {
          clock: io_div4
          group: powerup
        }
        clk_por_i: io_div4
        clk_aon_i: aon
        clk_main_i: main
        clk_io_i: io
        clk_usb_i: usb
        clk_io_div2_i: io_div2
        clk_io_div4_i: io_div4
      }
      clock_group: powerup
      reset_connections:
      {
        rst_ni:
        {
          name: lc_io_div4
          domain: Aon
        }
        rst_por_ni:
        {
          name: por_io_div4
          domain: Aon
        }
      }
      domain:
      [
        Aon
        "0"
      ]
      base_addr: 0x30410000
      attr: templated
    }
    {
      name: clkmgr_aon
      type: clkmgr
      clock_srcs:
      {
        clk_i: io_div4
        clk_main_i:
        {
          group: ast
          clock: main
        }
        clk_io_i:
        {
          group: ast
          clock: io
        }
        clk_usb_i:
        {
          group: ast
          clock: usb
        }
        clk_aon_i:
        {
          group: ast
          clock: aon
        }
      }
      clock_group: powerup
      reset_connections:
      {
        rst_ni: lc_io_div4
        rst_aon_ni: lc_aon
        rst_io_ni: lc_io
        rst_io_div2_ni: lc_io_div2
        rst_io_div4_ni: lc_io_div4
        rst_main_ni: lc
        rst_usb_ni: lc_usb
        rst_root_ni: por_io_div4
        rst_root_io_ni: por_io
        rst_root_io_div2_ni: por_io_div2
        rst_root_io_div4_ni: por_io_div4
        rst_root_main_ni: por
        rst_root_usb_ni: por_usb
      }
      domain:
      [
        Aon
      ]
      base_addr: 0x30420000
      attr: templated
    }
    {
      name: pinmux_aon
      type: pinmux
      clock_srcs:
      {
        clk_i: io_div4
        clk_aon_i: aon
      }
      clock_group: powerup
      reset_connections:
      {
        rst_ni: lc_io_div4
        rst_aon_ni: lc_aon
        rst_sys_ni: sys_io_div4
      }
      domain:
      [
        Aon
      ]
      base_addr: 0x30460000
      attr: templated
      param_decl:
      {
        UsbWkupModuleEn: "1"
        HwStrapSamplingEn: "0"
        SecVolatileRawUnlockEn: top_pkg::SecVolatileRawUnlockEn
      }
    }
    {
      name: aon_timer_aon
      type: aon_timer
      clock_srcs:
      {
        clk_i: io_div4
        clk_aon_i: aon
      }
      clock_group: timers
      reset_connections:
      {
        rst_ni: lc_io_div4
        rst_aon_ni: lc_aon
      }
      domain:
      [
        Aon
      ]
      base_addr: 0x30470000
    }
    {
      name: ast
      type: ast
      clock_srcs:
      {
        clk_ast_tlul_i:
        {
          clock: io_div4
          group: infra
        }
        clk_ast_adc_i:
        {
          clock: aon
          group: peri
        }
        clk_ast_alert_i:
        {
          clock: io_div4
          group: secure
        }
        clk_ast_es_i:
        {
          clock: main
          group: secure
        }
        clk_ast_rng_i:
        {
          clock: main
          group: secure
        }
        clk_ast_usb_i:
        {
          clock: usb
          group: peri
        }
      }
      clock_group: secure
      reset_connections:
      {
        rst_ast_tlul_ni:
        {
          name: lc_io_div4
          domain: "0"
        }
        rst_ast_adc_ni:
        {
          name: lc_aon
          domain: Aon
        }
        rst_ast_alert_ni:
        {
          name: lc_io_div4
          domain: "0"
        }
        rst_ast_es_ni:
        {
          name: lc
          domain: "0"
        }
        rst_ast_rng_ni:
        {
          name: lc
          domain: "0"
        }
        rst_ast_usb_ni:
        {
          name: usb
          domain: "0"
        }
      }
      domain:
      [
        Aon
        "0"
      ]
      base_addr: 0x30480000
      attr: reggen_only
    }
    {
      name: sram_ctrl_ret_aon
      type: sram_ctrl
      clock_srcs:
      {
        clk_i: io_div4
        clk_otp_i: io_div4
      }
      clock_group: infra
      reset_connections:
      {
        rst_ni: lc_io_div4
        rst_otp_ni: lc_io_div4
      }
      domain:
      [
        Aon
      ]
      param_decl:
      {
        InstrExec: "0"
      }
      base_addrs:
      {
        regs: 0x30500000
        ram: 0x40600000
      }
      memory:
      {
        ram:
        {
          label: ram_ret_aon
          swaccess: rw
          data_intg_passthru: "true"
          exec: True
          byte_write: True
          size: 0x1000
        }
      }
    }
    {
      name: rv_dm
      type: rv_dm
      clock_srcs:
      {
        clk_i: main
      }
      clock_group: infra
      reset_connections:
      {
        rst_ni: sys
      }
      base_addrs:
      {
        mem: 0x40000
        regs: 0x21200000
      }
    }
    {
      name: rv_plic
      type: rv_plic
      clock_srcs:
      {
        clk_i: main
      }
      clock_group: secure
      reset_connections:
      {
        rst_ni: lc
      }
      base_addr: 0x28000000
      attr: ipgen
    }
    {
      name: otbn
      type: otbn
      clock_srcs:
      {
        clk_i:
        {
          clock: main
          group: trans
        }
        clk_edn_i:
        {
          clock: main
          group: secure
        }
        clk_otp_i:
        {
          clock: io_div4
          group: secure
        }
      }
      clock_group: trans
      reset_connections:
      {
        rst_ni: lc
        rst_edn_ni: lc
        rst_otp_ni: lc_io_div4
      }
      base_addr: 0x21130000
    }
    {
      name: sram_ctrl_main
      type: sram_ctrl
      clock_srcs:
      {
        clk_i: main
        clk_otp_i: io_div4
      }
      clock_group: infra
      reset_connections:
      {
        rst_ni: lc
        rst_otp_ni: lc_io_div4
      }
      param_decl:
      {
        InstrExec: "1"
      }
      base_addrs:
      {
        regs: 0x211c0000
        ram: 0x10000000
      }
      memory:
      {
        ram:
        {
          label: ram_main
          swaccess: rw
          data_intg_passthru: "true"
          exec: True
          byte_write: True
          size: 0x10000
        }
      }
    }
    {
      name: sram_ctrl_mbox
      type: sram_ctrl
      clock_srcs:
      {
        clk_i: main
        clk_otp_i: io_div4
      }
      clock_group: infra
      reset_connections:
      {
        rst_ni: lc
        rst_otp_ni: lc_io_div4
      }
      param_decl:
      {
        InstrExec: "0"
      }
      base_addrs:
      {
        regs: 0x211d0000
        ram: 0x11000000
      }
      memory:
      {
        ram:
        {
          label: ram_mbox
          swaccess: rw
          data_intg_passthru: "true"
          exec: False
          byte_write: True
          size: 0x1000
        }
      }
    }
    {
      name: rv_core_ibex
      type: rv_core_ibex
      param_decl:
      {
        PMPEnable: "1"
        PMPGranularity: "0"
        PMPNumRegions: "16"
        MHPMCounterNum: "10"
        MHPMCounterWidth: "32"
        RV32E: "0"
        RV32M: ibex_pkg::RV32MSingleCycle
        RV32B: ibex_pkg::RV32BOTEarlGrey
        RegFile: ibex_pkg::RegFileFF
        BranchTargetALU: "1"
        WritebackStage: "1"
        ICache: "1"
        ICacheECC: "1"
        ICacheScramble: "1"
        BranchPredictor: "0"
        DbgTriggerEn: "1"
        DbgHwBreakNum: "4"
        SecureIbex: "1"
        DmHaltAddr: tl_main_pkg::ADDR_SPACE_RV_DM__MEM + dm::HaltAddress[31:0]
        DmExceptionAddr: tl_main_pkg::ADDR_SPACE_RV_DM__MEM + dm::ExceptionAddress[31:0]
        PipeLine: "0"
      }
      clock_srcs:
      {
        clk_i: main
        clk_edn_i: main
        clk_esc_i:
        {
          clock: io_div4
          group: secure
        }
        clk_otp_i:
        {
          clock: io_div4
          group: secure
        }
      }
      clock_group: infra
      reset_connections:
      {
        rst_ni: lc
        rst_edn_ni: lc
        rst_esc_ni: lc_io_div4
        rst_otp_ni: lc_io_div4
      }
      base_addr: 0x211f0000
    }
  ]
  memory: []
  port:
  [
    {
      name: ast
      inter_signal_list:
      [
        {
          struct: edn
          type: req_rsp
          name: edn
          act: rsp
          package: edn_pkg
        }
        {
          struct: lc_tx
          type: uni
          name: lc_dft_en
          act: req
          package: lc_ctrl_pkg
        }
        {
          struct: lc_tx
          type: uni
          name: lc_hw_debug_en
          act: req
          package: lc_ctrl_pkg
        }
        {
          struct: ram_1p_cfg
          package: prim_ram_1p_pkg
          type: uni
          name: ram_1p_cfg
          act: rcv
        }
        {
          struct: ram_2p_cfg
          package: prim_ram_2p_pkg
          type: uni
          name: spi_ram_2p_cfg
          act: rcv
        }
        {
          struct: ram_2p_cfg
          package: prim_ram_2p_pkg
          type: uni
          name: usb_ram_2p_cfg
          act: rcv
        }
        {
          struct: rom_cfg
          package: prim_rom_pkg
          type: uni
          name: rom_cfg
          act: rcv
        }
        {
          struct: ast_obs_ctrl
          type: uni
          name: obs_ctrl
          act: rcv
          package: ast_pkg
        }
      ]
    }
  ]
  inter_module:
  {
    connect:
    {
      ast.obs_ctrl: []
      ast.ram_1p_cfg:
      [
        otbn.ram_cfg
        sram_ctrl_main.cfg
        sram_ctrl_ret_aon.cfg
        sram_ctrl_mbox.cfg
        rv_core_ibex.ram_cfg
      ]
      ast.spi_ram_2p_cfg: []
      ast.usb_ram_2p_cfg: []
      ast.rom_cfg: []
      alert_handler.crashdump:
      [
        rstmgr_aon.alert_dump
      ]
      alert_handler.esc_rx:
      [
        rv_core_ibex.esc_rx
        pwrmgr_aon.esc_rst_rx
      ]
      alert_handler.esc_tx:
      [
        rv_core_ibex.esc_tx
        pwrmgr_aon.esc_rst_tx
      ]
      aon_timer_aon.nmi_wdog_timer_bark:
      [
        rv_core_ibex.nmi_wdog
      ]
      pwrmgr_aon.pwr_flash: []
      pwrmgr_aon.pwr_rst:
      [
        rstmgr_aon.pwr
      ]
      pwrmgr_aon.pwr_clk:
      [
        clkmgr_aon.pwr
      ]
      pwrmgr_aon.pwr_otp: []
      pwrmgr_aon.pwr_lc: []
      pwrmgr_aon.strap:
      [
        pinmux_aon.strap_en
      ]
      pwrmgr_aon.low_power:
      [
        pinmux_aon.sleep_en
        aon_timer_aon.sleep_mode
      ]
      pwrmgr_aon.fetch_en:
      [
        rv_core_ibex.pwrmgr_cpu_en
      ]
      pwrmgr_aon.rom_ctrl: []
      otbn.lc_rma_ack: []
      pinmux_aon.usbdev_wake_detect_active: []
      clkmgr_aon.idle: []
      rv_plic.msip:
      [
        rv_core_ibex.irq_software
      ]
      rv_plic.irq:
      [
        rv_core_ibex.irq_external
      ]
      rv_dm.debug_req:
      [
        rv_core_ibex.debug_req
      ]
      rv_core_ibex.crash_dump:
      [
        rstmgr_aon.cpu_dump
      ]
      rv_core_ibex.pwrmgr:
      [
        pwrmgr_aon.pwr_cpu
      ]
      rv_dm.ndmreset_req:
      [
        pwrmgr_aon.ndmreset_req
      ]
      rstmgr_aon.sw_rst_req:
      [
        pwrmgr_aon.sw_rst_req
      ]
    }
    top:
    [
      clkmgr_aon.clocks
      clkmgr_aon.cg_en
      rstmgr_aon.resets
      rstmgr_aon.rst_en
      rv_core_ibex.irq_timer
      rv_core_ibex.hart_id
      rv_core_ibex.boot_addr
      sram_ctrl_main.otp_en_sram_ifetch
    ]
    external:
    {
      ast.edn: ""
      ast.lc_dft_en: ""
      ast.lc_hw_debug_en: ""
      ast.obs_ctrl: obs_ctrl
      ast.ram_1p_cfg: ram_1p_cfg
      ast.spi_ram_2p_cfg: spi_ram_2p_cfg
      ast.usb_ram_2p_cfg: usb_ram_2p_cfg
      ast.rom_cfg: rom_cfg
      clkmgr_aon.jitter_en: clk_main_jitter_en
      clkmgr_aon.io_clk_byp_req: io_clk_byp_req
      clkmgr_aon.io_clk_byp_ack: io_clk_byp_ack
      clkmgr_aon.all_clk_byp_req: all_clk_byp_req
      clkmgr_aon.all_clk_byp_ack: all_clk_byp_ack
      clkmgr_aon.hi_speed_sel: hi_speed_sel
      clkmgr_aon.div_step_down_req: div_step_down_req
      clkmgr_aon.calib_rdy: calib_rdy
      rv_dm.dmi_tl_h2d: rv_dm_dmi_h2d
      rv_dm.dmi_tl_d2h: rv_dm_dmi_d2h
      pwrmgr_aon.strap: pwrmgr_strap_en
      rv_dm.pinmux_hw_debug_en: rv_pinmux_hw_debug_en
      peri.tl_ast: ast_tl
      pinmux_aon.dft_strap_test: dft_strap_test
      pinmux_aon.dft_hold_tap_sel: dft_hold_tap_sel
      pinmux_aon.usb_dppullup_en: usb_dp_pullup_en
      pinmux_aon.usb_dnpullup_en: usb_dn_pullup_en
      pwrmgr_aon.pwr_ast: pwrmgr_ast
      rstmgr_aon.por_n: por_n
      rv_core_ibex.fpga_info: fpga_info
    }
  }
  xbar:
  [
    {
      name: main
      clock_srcs:
      {
        clk_main_i: main
        clk_fixed_i: io_div4
        clk_usb_i: usb
        clk_spi_host1_i: io_div2
      }
      clock_group: infra
      reset: lc
      reset_connections:
      {
        rst_main_ni: lc
        rst_fixed_ni: lc_io_div4
        rst_usb_ni: lc_usb
        rst_spi_host1_ni: lc_io_div2
      }
    }
    {
      name: peri
      clock_srcs:
      {
        clk_peri_i: io_div4
      }
      clock_group: infra
      reset: lc_io_div4
      reset_connections:
      {
        rst_peri_ni: lc_io_div4
      }
    }
  ]
  pinout:
  {
    banks:
    [
      VCC
      AVCC
      VIOA
      VIOB
    ]
    pads:
    [
      {
        name: MIO_SPARE_0
        type: BidirStd
        bank: VIOA
        connection: muxed
        desc: Floating pad
      }
    ]
  }
  pinmux:
  {
    signals:
    [
      {
        instance: gpio
        port: ""
        connection: muxed
        pad: ""
        desc: ""
      }
    ]
    num_wkup_detect: 8
    wkup_cnt_width: 8
  }
  targets:
  [
    {
      name: mio
      pinout:
      {
        remove_ports: []
        remove_pads: []
        add_pads: []
      }
      pinmux:
      {
        special_signals: []
      }
    }
  ]
}