--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml papilio_one_top.twx papilio_one_top.ncd -o
papilio_one_top.twr papilio_one_top.pcf

Design file:              papilio_one_top.ncd
Physical constraint file: papilio_one_top.pcf
Device,package,speed:     xc3s500e,vq100,-4 (PRODUCTION 1.27 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clkgen_inst/clkin_i" PERIOD = 31 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clkgen_inst/clkin_i" PERIOD = 31 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.000ns
  Low pulse: 15.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clkgen_inst/DCM_inst/CLKIN
  Logical resource: clkgen_inst/DCM_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen_inst/clkin_i
--------------------------------------------------------------------------------
Slack: 21.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.000ns
  High pulse: 15.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clkgen_inst/DCM_inst/CLKIN
  Logical resource: clkgen_inst/DCM_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen_inst/clkin_i
--------------------------------------------------------------------------------
Slack: 26.834ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: clkgen_inst/DCM_inst/CLKIN
  Logical resource: clkgen_inst/DCM_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen_inst/clkin_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen_inst/dcmclock" derived from  
NET "clkgen_inst/clkin_i" PERIOD = 31 ns HIGH 50%;  divided by 3.00 to 10.333 
nS and duty cycle corrected to HIGH 5.166 nS  

 117415 paths analyzed, 11369 endpoints analyzed, 15 failing endpoints
 15 timing errors detected. (15 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.485ns.
--------------------------------------------------------------------------------

Paths for end point mixer/audio_mix_19 (SLICE_X3Y59.CIN), 283 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slot14/sid/voice_mixed<12>_FRB (FF)
  Destination:          mixer/audio_mix_19 (FF)
  Requirement:          10.333ns
  Data Path Delay:      9.896ns (Levels of Logic = 4)
  Clock Path Skew:      -1.589ns (2.025 - 3.614)
  Source Clock:         sysclk_1mhz rising at 0.000ns
  Destination Clock:    sysclk rising at 10.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: slot14/sid/voice_mixed<12>_FRB to mixer/audio_mix_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y53.XQ       Tcko                  0.592   slot14/sid/voice_mixed<12>_FRB
                                                       slot14/sid/voice_mixed<12>_FRB
    MULT18X18_X0Y6.A12   net (fanout=1)        1.316   slot14/sid/voice_mixed<12>_FRB
    MULT18X18_X0Y6.P14   Tmult                 4.808   slot14/sid/Mmult_voice_volume_mult0000
                                                       slot14/sid/Mmult_voice_volume_mult0000
    SLICE_X3Y57.F1       net (fanout=1)        0.898   sid_audio_data<14>
    SLICE_X3Y57.COUT     Topcyf                1.162   mixer/audio_mix<14>
                                                       mixer/Maccum_audio_mix_lut<14>
                                                       mixer/Maccum_audio_mix_cy<14>
                                                       mixer/Maccum_audio_mix_cy<15>
    SLICE_X3Y58.CIN      net (fanout=1)        0.000   mixer/Maccum_audio_mix_cy<15>
    SLICE_X3Y58.COUT     Tbyp                  0.118   mixer/audio_mix<16>
                                                       mixer/Maccum_audio_mix_cy<16>
                                                       mixer/Maccum_audio_mix_cy<17>
    SLICE_X3Y59.CIN      net (fanout=1)        0.000   mixer/Maccum_audio_mix_cy<17>
    SLICE_X3Y59.CLK      Tcinck                1.002   mixer/audio_mix<18>
                                                       mixer/Maccum_audio_mix_cy<18>
                                                       mixer/Maccum_audio_mix_xor<19>
                                                       mixer/audio_mix_19
    -------------------------------------------------  ---------------------------
    Total                                      9.896ns (7.682ns logic, 2.214ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slot14/sid/voice_mixed<4>_FRB (FF)
  Destination:          mixer/audio_mix_19 (FF)
  Requirement:          10.333ns
  Data Path Delay:      9.797ns (Levels of Logic = 4)
  Clock Path Skew:      -1.592ns (2.025 - 3.617)
  Source Clock:         sysclk_1mhz rising at 0.000ns
  Destination Clock:    sysclk rising at 10.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: slot14/sid/voice_mixed<4>_FRB to mixer/audio_mix_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.XQ       Tcko                  0.592   slot14/sid/voice_mixed<4>_FRB
                                                       slot14/sid/voice_mixed<4>_FRB
    MULT18X18_X0Y6.A4    net (fanout=1)        1.217   slot14/sid/voice_mixed<4>_FRB
    MULT18X18_X0Y6.P14   Tmult                 4.808   slot14/sid/Mmult_voice_volume_mult0000
                                                       slot14/sid/Mmult_voice_volume_mult0000
    SLICE_X3Y57.F1       net (fanout=1)        0.898   sid_audio_data<14>
    SLICE_X3Y57.COUT     Topcyf                1.162   mixer/audio_mix<14>
                                                       mixer/Maccum_audio_mix_lut<14>
                                                       mixer/Maccum_audio_mix_cy<14>
                                                       mixer/Maccum_audio_mix_cy<15>
    SLICE_X3Y58.CIN      net (fanout=1)        0.000   mixer/Maccum_audio_mix_cy<15>
    SLICE_X3Y58.COUT     Tbyp                  0.118   mixer/audio_mix<16>
                                                       mixer/Maccum_audio_mix_cy<16>
                                                       mixer/Maccum_audio_mix_cy<17>
    SLICE_X3Y59.CIN      net (fanout=1)        0.000   mixer/Maccum_audio_mix_cy<17>
    SLICE_X3Y59.CLK      Tcinck                1.002   mixer/audio_mix<18>
                                                       mixer/Maccum_audio_mix_cy<18>
                                                       mixer/Maccum_audio_mix_xor<19>
                                                       mixer/audio_mix_19
    -------------------------------------------------  ---------------------------
    Total                                      9.797ns (7.682ns logic, 2.115ns route)
                                                       (78.4% logic, 21.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slot14/sid/voice_mixed<8>_FRB (FF)
  Destination:          mixer/audio_mix_19 (FF)
  Requirement:          10.333ns
  Data Path Delay:      9.797ns (Levels of Logic = 4)
  Clock Path Skew:      -1.591ns (2.025 - 3.616)
  Source Clock:         sysclk_1mhz rising at 0.000ns
  Destination Clock:    sysclk rising at 10.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: slot14/sid/voice_mixed<8>_FRB to mixer/audio_mix_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y51.XQ       Tcko                  0.592   slot14/sid/voice_mixed<8>_FRB
                                                       slot14/sid/voice_mixed<8>_FRB
    MULT18X18_X0Y6.A8    net (fanout=1)        1.217   slot14/sid/voice_mixed<8>_FRB
    MULT18X18_X0Y6.P14   Tmult                 4.808   slot14/sid/Mmult_voice_volume_mult0000
                                                       slot14/sid/Mmult_voice_volume_mult0000
    SLICE_X3Y57.F1       net (fanout=1)        0.898   sid_audio_data<14>
    SLICE_X3Y57.COUT     Topcyf                1.162   mixer/audio_mix<14>
                                                       mixer/Maccum_audio_mix_lut<14>
                                                       mixer/Maccum_audio_mix_cy<14>
                                                       mixer/Maccum_audio_mix_cy<15>
    SLICE_X3Y58.CIN      net (fanout=1)        0.000   mixer/Maccum_audio_mix_cy<15>
    SLICE_X3Y58.COUT     Tbyp                  0.118   mixer/audio_mix<16>
                                                       mixer/Maccum_audio_mix_cy<16>
                                                       mixer/Maccum_audio_mix_cy<17>
    SLICE_X3Y59.CIN      net (fanout=1)        0.000   mixer/Maccum_audio_mix_cy<17>
    SLICE_X3Y59.CLK      Tcinck                1.002   mixer/audio_mix<18>
                                                       mixer/Maccum_audio_mix_cy<18>
                                                       mixer/Maccum_audio_mix_xor<19>
                                                       mixer/audio_mix_19
    -------------------------------------------------  ---------------------------
    Total                                      9.797ns (7.682ns logic, 2.115ns route)
                                                       (78.4% logic, 21.6% route)

--------------------------------------------------------------------------------

Paths for end point mixer/audio_mix_17 (SLICE_X3Y58.CIN), 237 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slot14/sid/voice_mixed<12>_FRB (FF)
  Destination:          mixer/audio_mix_17 (FF)
  Requirement:          10.333ns
  Data Path Delay:      9.778ns (Levels of Logic = 3)
  Clock Path Skew:      -1.589ns (2.025 - 3.614)
  Source Clock:         sysclk_1mhz rising at 0.000ns
  Destination Clock:    sysclk rising at 10.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: slot14/sid/voice_mixed<12>_FRB to mixer/audio_mix_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y53.XQ       Tcko                  0.592   slot14/sid/voice_mixed<12>_FRB
                                                       slot14/sid/voice_mixed<12>_FRB
    MULT18X18_X0Y6.A12   net (fanout=1)        1.316   slot14/sid/voice_mixed<12>_FRB
    MULT18X18_X0Y6.P14   Tmult                 4.808   slot14/sid/Mmult_voice_volume_mult0000
                                                       slot14/sid/Mmult_voice_volume_mult0000
    SLICE_X3Y57.F1       net (fanout=1)        0.898   sid_audio_data<14>
    SLICE_X3Y57.COUT     Topcyf                1.162   mixer/audio_mix<14>
                                                       mixer/Maccum_audio_mix_lut<14>
                                                       mixer/Maccum_audio_mix_cy<14>
                                                       mixer/Maccum_audio_mix_cy<15>
    SLICE_X3Y58.CIN      net (fanout=1)        0.000   mixer/Maccum_audio_mix_cy<15>
    SLICE_X3Y58.CLK      Tcinck                1.002   mixer/audio_mix<16>
                                                       mixer/Maccum_audio_mix_cy<16>
                                                       mixer/Maccum_audio_mix_xor<17>
                                                       mixer/audio_mix_17
    -------------------------------------------------  ---------------------------
    Total                                      9.778ns (7.564ns logic, 2.214ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slot14/sid/voice_mixed<4>_FRB (FF)
  Destination:          mixer/audio_mix_17 (FF)
  Requirement:          10.333ns
  Data Path Delay:      9.679ns (Levels of Logic = 3)
  Clock Path Skew:      -1.592ns (2.025 - 3.617)
  Source Clock:         sysclk_1mhz rising at 0.000ns
  Destination Clock:    sysclk rising at 10.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: slot14/sid/voice_mixed<4>_FRB to mixer/audio_mix_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.XQ       Tcko                  0.592   slot14/sid/voice_mixed<4>_FRB
                                                       slot14/sid/voice_mixed<4>_FRB
    MULT18X18_X0Y6.A4    net (fanout=1)        1.217   slot14/sid/voice_mixed<4>_FRB
    MULT18X18_X0Y6.P14   Tmult                 4.808   slot14/sid/Mmult_voice_volume_mult0000
                                                       slot14/sid/Mmult_voice_volume_mult0000
    SLICE_X3Y57.F1       net (fanout=1)        0.898   sid_audio_data<14>
    SLICE_X3Y57.COUT     Topcyf                1.162   mixer/audio_mix<14>
                                                       mixer/Maccum_audio_mix_lut<14>
                                                       mixer/Maccum_audio_mix_cy<14>
                                                       mixer/Maccum_audio_mix_cy<15>
    SLICE_X3Y58.CIN      net (fanout=1)        0.000   mixer/Maccum_audio_mix_cy<15>
    SLICE_X3Y58.CLK      Tcinck                1.002   mixer/audio_mix<16>
                                                       mixer/Maccum_audio_mix_cy<16>
                                                       mixer/Maccum_audio_mix_xor<17>
                                                       mixer/audio_mix_17
    -------------------------------------------------  ---------------------------
    Total                                      9.679ns (7.564ns logic, 2.115ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slot14/sid/voice_mixed<8>_FRB (FF)
  Destination:          mixer/audio_mix_17 (FF)
  Requirement:          10.333ns
  Data Path Delay:      9.679ns (Levels of Logic = 3)
  Clock Path Skew:      -1.591ns (2.025 - 3.616)
  Source Clock:         sysclk_1mhz rising at 0.000ns
  Destination Clock:    sysclk rising at 10.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: slot14/sid/voice_mixed<8>_FRB to mixer/audio_mix_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y51.XQ       Tcko                  0.592   slot14/sid/voice_mixed<8>_FRB
                                                       slot14/sid/voice_mixed<8>_FRB
    MULT18X18_X0Y6.A8    net (fanout=1)        1.217   slot14/sid/voice_mixed<8>_FRB
    MULT18X18_X0Y6.P14   Tmult                 4.808   slot14/sid/Mmult_voice_volume_mult0000
                                                       slot14/sid/Mmult_voice_volume_mult0000
    SLICE_X3Y57.F1       net (fanout=1)        0.898   sid_audio_data<14>
    SLICE_X3Y57.COUT     Topcyf                1.162   mixer/audio_mix<14>
                                                       mixer/Maccum_audio_mix_lut<14>
                                                       mixer/Maccum_audio_mix_cy<14>
                                                       mixer/Maccum_audio_mix_cy<15>
    SLICE_X3Y58.CIN      net (fanout=1)        0.000   mixer/Maccum_audio_mix_cy<15>
    SLICE_X3Y58.CLK      Tcinck                1.002   mixer/audio_mix<16>
                                                       mixer/Maccum_audio_mix_cy<16>
                                                       mixer/Maccum_audio_mix_xor<17>
                                                       mixer/audio_mix_17
    -------------------------------------------------  ---------------------------
    Total                                      9.679ns (7.564ns logic, 2.115ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------

Paths for end point mixer/audio_mix_18 (SLICE_X3Y59.CIN), 283 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slot14/sid/voice_mixed<12>_FRB (FF)
  Destination:          mixer/audio_mix_18 (FF)
  Requirement:          10.333ns
  Data Path Delay:      9.489ns (Levels of Logic = 4)
  Clock Path Skew:      -1.589ns (2.025 - 3.614)
  Source Clock:         sysclk_1mhz rising at 0.000ns
  Destination Clock:    sysclk rising at 10.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: slot14/sid/voice_mixed<12>_FRB to mixer/audio_mix_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y53.XQ       Tcko                  0.592   slot14/sid/voice_mixed<12>_FRB
                                                       slot14/sid/voice_mixed<12>_FRB
    MULT18X18_X0Y6.A12   net (fanout=1)        1.316   slot14/sid/voice_mixed<12>_FRB
    MULT18X18_X0Y6.P14   Tmult                 4.808   slot14/sid/Mmult_voice_volume_mult0000
                                                       slot14/sid/Mmult_voice_volume_mult0000
    SLICE_X3Y57.F1       net (fanout=1)        0.898   sid_audio_data<14>
    SLICE_X3Y57.COUT     Topcyf                1.162   mixer/audio_mix<14>
                                                       mixer/Maccum_audio_mix_lut<14>
                                                       mixer/Maccum_audio_mix_cy<14>
                                                       mixer/Maccum_audio_mix_cy<15>
    SLICE_X3Y58.CIN      net (fanout=1)        0.000   mixer/Maccum_audio_mix_cy<15>
    SLICE_X3Y58.COUT     Tbyp                  0.118   mixer/audio_mix<16>
                                                       mixer/Maccum_audio_mix_cy<16>
                                                       mixer/Maccum_audio_mix_cy<17>
    SLICE_X3Y59.CIN      net (fanout=1)        0.000   mixer/Maccum_audio_mix_cy<17>
    SLICE_X3Y59.CLK      Tcinck                0.595   mixer/audio_mix<18>
                                                       mixer/Maccum_audio_mix_xor<18>
                                                       mixer/audio_mix_18
    -------------------------------------------------  ---------------------------
    Total                                      9.489ns (7.275ns logic, 2.214ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slot14/sid/voice_mixed<4>_FRB (FF)
  Destination:          mixer/audio_mix_18 (FF)
  Requirement:          10.333ns
  Data Path Delay:      9.390ns (Levels of Logic = 4)
  Clock Path Skew:      -1.592ns (2.025 - 3.617)
  Source Clock:         sysclk_1mhz rising at 0.000ns
  Destination Clock:    sysclk rising at 10.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: slot14/sid/voice_mixed<4>_FRB to mixer/audio_mix_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.XQ       Tcko                  0.592   slot14/sid/voice_mixed<4>_FRB
                                                       slot14/sid/voice_mixed<4>_FRB
    MULT18X18_X0Y6.A4    net (fanout=1)        1.217   slot14/sid/voice_mixed<4>_FRB
    MULT18X18_X0Y6.P14   Tmult                 4.808   slot14/sid/Mmult_voice_volume_mult0000
                                                       slot14/sid/Mmult_voice_volume_mult0000
    SLICE_X3Y57.F1       net (fanout=1)        0.898   sid_audio_data<14>
    SLICE_X3Y57.COUT     Topcyf                1.162   mixer/audio_mix<14>
                                                       mixer/Maccum_audio_mix_lut<14>
                                                       mixer/Maccum_audio_mix_cy<14>
                                                       mixer/Maccum_audio_mix_cy<15>
    SLICE_X3Y58.CIN      net (fanout=1)        0.000   mixer/Maccum_audio_mix_cy<15>
    SLICE_X3Y58.COUT     Tbyp                  0.118   mixer/audio_mix<16>
                                                       mixer/Maccum_audio_mix_cy<16>
                                                       mixer/Maccum_audio_mix_cy<17>
    SLICE_X3Y59.CIN      net (fanout=1)        0.000   mixer/Maccum_audio_mix_cy<17>
    SLICE_X3Y59.CLK      Tcinck                0.595   mixer/audio_mix<18>
                                                       mixer/Maccum_audio_mix_xor<18>
                                                       mixer/audio_mix_18
    -------------------------------------------------  ---------------------------
    Total                                      9.390ns (7.275ns logic, 2.115ns route)
                                                       (77.5% logic, 22.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               slot14/sid/voice_mixed<8>_FRB (FF)
  Destination:          mixer/audio_mix_18 (FF)
  Requirement:          10.333ns
  Data Path Delay:      9.390ns (Levels of Logic = 4)
  Clock Path Skew:      -1.591ns (2.025 - 3.616)
  Source Clock:         sysclk_1mhz rising at 0.000ns
  Destination Clock:    sysclk rising at 10.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: slot14/sid/voice_mixed<8>_FRB to mixer/audio_mix_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y51.XQ       Tcko                  0.592   slot14/sid/voice_mixed<8>_FRB
                                                       slot14/sid/voice_mixed<8>_FRB
    MULT18X18_X0Y6.A8    net (fanout=1)        1.217   slot14/sid/voice_mixed<8>_FRB
    MULT18X18_X0Y6.P14   Tmult                 4.808   slot14/sid/Mmult_voice_volume_mult0000
                                                       slot14/sid/Mmult_voice_volume_mult0000
    SLICE_X3Y57.F1       net (fanout=1)        0.898   sid_audio_data<14>
    SLICE_X3Y57.COUT     Topcyf                1.162   mixer/audio_mix<14>
                                                       mixer/Maccum_audio_mix_lut<14>
                                                       mixer/Maccum_audio_mix_cy<14>
                                                       mixer/Maccum_audio_mix_cy<15>
    SLICE_X3Y58.CIN      net (fanout=1)        0.000   mixer/Maccum_audio_mix_cy<15>
    SLICE_X3Y58.COUT     Tbyp                  0.118   mixer/audio_mix<16>
                                                       mixer/Maccum_audio_mix_cy<16>
                                                       mixer/Maccum_audio_mix_cy<17>
    SLICE_X3Y59.CIN      net (fanout=1)        0.000   mixer/Maccum_audio_mix_cy<17>
    SLICE_X3Y59.CLK      Tcinck                0.595   mixer/audio_mix<18>
                                                       mixer/Maccum_audio_mix_xor<18>
                                                       mixer/audio_mix_18
    -------------------------------------------------  ---------------------------
    Total                                      9.390ns (7.275ns logic, 2.115ns route)
                                                       (77.5% logic, 22.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clkgen_inst/dcmclock" derived from
 NET "clkgen_inst/clkin_i" PERIOD = 31 ns HIGH 50%;
 divided by 3.00 to 10.333 nS and duty cycle corrected to HIGH 5.166 nS 

--------------------------------------------------------------------------------

Paths for end point uart_inst/fifo_instance/Mram_memory.A (RAMB16_X0Y8.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.723ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_inst/rx_inst/datao_1 (FF)
  Destination:          uart_inst/fifo_instance/Mram_memory.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.738ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.119 - 0.104)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    sysclk rising at 10.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart_inst/rx_inst/datao_1 to uart_inst/fifo_instance/Mram_memory.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y68.YQ       Tcko                  0.470   uart_inst/rx_inst/datao<0>
                                                       uart_inst/rx_inst/datao_1
    RAMB16_X0Y8.DIA1     net (fanout=1)        0.394   uart_inst/rx_inst/datao<1>
    RAMB16_X0Y8.CLKA     Tbckd       (-Th)     0.126   uart_inst/fifo_instance/Mram_memory
                                                       uart_inst/fifo_instance/Mram_memory.A
    -------------------------------------------------  ---------------------------
    Total                                      0.738ns (0.344ns logic, 0.394ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point uart_inst/fifo_instance/Mram_memory.A (RAMB16_X0Y8.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.726ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_inst/rx_inst/datao_0 (FF)
  Destination:          uart_inst/fifo_instance/Mram_memory.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.741ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.119 - 0.104)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    sysclk rising at 10.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart_inst/rx_inst/datao_0 to uart_inst/fifo_instance/Mram_memory.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y68.XQ       Tcko                  0.473   uart_inst/rx_inst/datao<0>
                                                       uart_inst/rx_inst/datao_0
    RAMB16_X0Y8.DIA0     net (fanout=1)        0.394   uart_inst/rx_inst/datao<0>
    RAMB16_X0Y8.CLKA     Tbckd       (-Th)     0.126   uart_inst/fifo_instance/Mram_memory
                                                       uart_inst/fifo_instance/Mram_memory.A
    -------------------------------------------------  ---------------------------
    Total                                      0.741ns (0.347ns logic, 0.394ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point uart_inst/fifo_instance/Mram_memory.A (RAMB16_X0Y8.DIA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.817ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_inst/rx_inst/datao_5 (FF)
  Destination:          uart_inst/fifo_instance/Mram_memory.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.833ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.119 - 0.103)
  Source Clock:         sysclk rising at 0.000ns
  Destination Clock:    sysclk rising at 10.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart_inst/rx_inst/datao_5 to uart_inst/fifo_instance/Mram_memory.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y67.YQ       Tcko                  0.470   uart_inst/rx_inst/datao<5>
                                                       uart_inst/rx_inst/datao_5
    RAMB16_X0Y8.DIA5     net (fanout=1)        0.489   uart_inst/rx_inst/datao<5>
    RAMB16_X0Y8.CLKA     Tbckd       (-Th)     0.126   uart_inst/fifo_instance/Mram_memory
                                                       uart_inst/fifo_instance/Mram_memory.A
    -------------------------------------------------  ---------------------------
    Total                                      0.833ns (0.344ns logic, 0.489ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clkgen_inst/dcmclock" derived from
 NET "clkgen_inst/clkin_i" PERIOD = 31 ns HIGH 50%;
 divided by 3.00 to 10.333 nS and duty cycle corrected to HIGH 5.166 nS 

--------------------------------------------------------------------------------
Slack: 6.166ns (period - min period limit)
  Period: 10.333ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_P)
  Physical resource: zpuino/core/shl/Mmult_r_mult0000_submult_0/CLK
  Logical resource: zpuino/core/shl/Mmult_r_mult0000_submult_0/CLK
  Location pin: MULT18X18_X1Y5.CLK
  Clock network: sysclk
--------------------------------------------------------------------------------
Slack: 6.166ns (period - min period limit)
  Period: 10.333ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_P)
  Physical resource: zpuino/core/shl/Mmult_r_mult0000_submult_1/CLK
  Logical resource: zpuino/core/shl/Mmult_r_mult0000_submult_1/CLK
  Location pin: MULT18X18_X1Y2.CLK
  Clock network: sysclk
--------------------------------------------------------------------------------
Slack: 6.166ns (period - min period limit)
  Period: 10.333ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_P)
  Physical resource: zpuino/core/mul/Mmult_r_mult0000_submult_01/CLK
  Logical resource: zpuino/core/mul/Mmult_r_mult0000_submult_01/CLK
  Location pin: MULT18X18_X1Y8.CLK
  Clock network: sysclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen_inst/clk0" derived from  NET 
"clkgen_inst/clkin_i" PERIOD = 31 ns HIGH 50%;  duty cycle corrected to 31 nS  
HIGH 15.500 nS  

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clkgen_inst/clk0" derived from
 NET "clkgen_inst/clkin_i" PERIOD = 31 ns HIGH 50%;
 duty cycle corrected to 31 nS  HIGH 15.500 nS 

--------------------------------------------------------------------------------
Slack: 26.834ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpco)
  Physical resource: clkgen_inst/DCM_inst/CLK0
  Logical resource: clkgen_inst/DCM_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: clkgen_inst/clk0
--------------------------------------------------------------------------------
Slack: 28.918ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 2.082ns (480.307MHz) (Tdcmpc)
  Physical resource: clkgen_inst/DCM_inst_1mhz/CLKIN
  Logical resource: clkgen_inst/DCM_inst_1mhz/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clkgen_inst/clk0
--------------------------------------------------------------------------------
Slack: 38.000ns (max period limit - period)
  Period: 62.000ns
  Max period limit: 100.000ns (10.000MHz) (Tdcmpco)
  Physical resource: clkgen_inst/DCM_inst_1mhz/CLK0
  Logical resource: clkgen_inst/DCM_inst_1mhz/CLK0
  Location pin: DCM_X0Y0.CLK0
  Clock network: clkgen_inst/clk0_1mhz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen_inst/dcmclock_1mhz" derived 
from  NET "clkgen_inst/clkin_i" PERIOD = 31 ns HIGH 50%;  multiplied by 32.00 
to 992 nS and duty cycle corrected to HIGH 496 nS  

 121510 paths analyzed, 2549 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 982.784ns.
--------------------------------------------------------------------------------

Paths for end point slot14/sid/sid_voice_1/exp_table_value_8 (SLICE_X22Y22.BY), 91 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rstgen/rstcount_zero_q (FF)
  Destination:          slot14/sid/sid_voice_1/exp_table_value_8 (FF)
  Requirement:          10.334ns
  Data Path Delay:      10.238ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         sysclk rising at 981.666ns
  Destination Clock:    sysclk_1mhz rising at 992.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rstgen/rstcount_zero_q to slot14/sid/sid_voice_1/exp_table_value_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.YQ      Tcko                  0.652   rstgen/rstcount_zero_q
                                                       rstgen/rstcount_zero_q
    SLICE_X28Y32.G4      net (fanout=112)      0.631   rstgen/rstcount_zero_q
    SLICE_X28Y32.Y       Tilo                  0.759   slot11/rx_inst/state_FSM_FFd2_BRB0
                                                       rstgen/rstout_or00001
    SLICE_X21Y26.G1      net (fanout=336)      2.447   sysrst
    SLICE_X21Y26.Y       Tilo                  0.704   slot14/sid/Voice_2_Control<2>
                                                       slot14/sid/sid_voice_1/env_cnt_up_inv2
    SLICE_X24Y20.G3      net (fanout=51)       1.298   slot14/sid/sid_voice_1/env_cnt_up_inv
    SLICE_X24Y20.Y       Tilo                  0.759   slot14/sid/sid_voice_3/divider_attack<4>
                                                       slot14/sid/sid_voice_1/divider_value<6>1
    SLICE_X23Y25.F2      net (fanout=5)        0.762   slot14/sid/sid_voice_1/divider_value<6>
    SLICE_X23Y25.X       Tilo                  0.704   slot11/tx_timer/clkout
                                                       slot14/sid/sid_voice_1/exp_table_value_mux0002<8>4
    SLICE_X22Y22.BY      net (fanout=1)        0.405   slot14/sid/sid_voice_1/exp_table_value_mux0002<8>4
    SLICE_X22Y22.CLK     Tsrck                 1.117   slot14/sid/sid_voice_1/exp_table_value<8>
                                                       slot14/sid/sid_voice_1/exp_table_value_8
    -------------------------------------------------  ---------------------------
    Total                                     10.238ns (4.695ns logic, 5.543ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkgen_inst/rst1_q (FF)
  Destination:          slot14/sid/sid_voice_1/exp_table_value_8 (FF)
  Requirement:          10.334ns
  Data Path Delay:      10.203ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         sysclk rising at 981.666ns
  Destination Clock:    sysclk_1mhz rising at 992.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clkgen_inst/rst1_q to slot14/sid/sid_voice_1/exp_table_value_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y34.YQ      Tcko                  0.587   clkgen_inst/rst1_q
                                                       clkgen_inst/rst1_q
    SLICE_X28Y32.G3      net (fanout=129)      0.661   clkgen_inst/rst1_q
    SLICE_X28Y32.Y       Tilo                  0.759   slot11/rx_inst/state_FSM_FFd2_BRB0
                                                       rstgen/rstout_or00001
    SLICE_X21Y26.G1      net (fanout=336)      2.447   sysrst
    SLICE_X21Y26.Y       Tilo                  0.704   slot14/sid/Voice_2_Control<2>
                                                       slot14/sid/sid_voice_1/env_cnt_up_inv2
    SLICE_X24Y20.G3      net (fanout=51)       1.298   slot14/sid/sid_voice_1/env_cnt_up_inv
    SLICE_X24Y20.Y       Tilo                  0.759   slot14/sid/sid_voice_3/divider_attack<4>
                                                       slot14/sid/sid_voice_1/divider_value<6>1
    SLICE_X23Y25.F2      net (fanout=5)        0.762   slot14/sid/sid_voice_1/divider_value<6>
    SLICE_X23Y25.X       Tilo                  0.704   slot11/tx_timer/clkout
                                                       slot14/sid/sid_voice_1/exp_table_value_mux0002<8>4
    SLICE_X22Y22.BY      net (fanout=1)        0.405   slot14/sid/sid_voice_1/exp_table_value_mux0002<8>4
    SLICE_X22Y22.CLK     Tsrck                 1.117   slot14/sid/sid_voice_1/exp_table_value<8>
                                                       slot14/sid/sid_voice_1/exp_table_value_8
    -------------------------------------------------  ---------------------------
    Total                                     10.203ns (4.630ns logic, 5.573ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rstgen/rstcount_zero_q (FF)
  Destination:          slot14/sid/sid_voice_1/exp_table_value_8 (FF)
  Requirement:          10.334ns
  Data Path Delay:      9.563ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         sysclk rising at 981.666ns
  Destination Clock:    sysclk_1mhz rising at 992.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rstgen/rstcount_zero_q to slot14/sid/sid_voice_1/exp_table_value_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.YQ      Tcko                  0.652   rstgen/rstcount_zero_q
                                                       rstgen/rstcount_zero_q
    SLICE_X28Y32.G4      net (fanout=112)      0.631   rstgen/rstcount_zero_q
    SLICE_X28Y32.Y       Tilo                  0.759   slot11/rx_inst/state_FSM_FFd2_BRB0
                                                       rstgen/rstout_or00001
    SLICE_X21Y26.G1      net (fanout=336)      2.447   sysrst
    SLICE_X21Y26.Y       Tilo                  0.704   slot14/sid/Voice_2_Control<2>
                                                       slot14/sid/sid_voice_1/env_cnt_up_inv2
    SLICE_X24Y23.F4      net (fanout=51)       0.794   slot14/sid/sid_voice_1/env_cnt_up_inv
    SLICE_X24Y23.X       Tilo                  0.759   slot14/sid/sid_voice_2/divider_dec_rel<1>
                                                       slot14/sid/sid_voice_1/divider_value<7>1
    SLICE_X23Y25.F1      net (fanout=5)        0.591   slot14/sid/sid_voice_1/divider_value<7>
    SLICE_X23Y25.X       Tilo                  0.704   slot11/tx_timer/clkout
                                                       slot14/sid/sid_voice_1/exp_table_value_mux0002<8>4
    SLICE_X22Y22.BY      net (fanout=1)        0.405   slot14/sid/sid_voice_1/exp_table_value_mux0002<8>4
    SLICE_X22Y22.CLK     Tsrck                 1.117   slot14/sid/sid_voice_1/exp_table_value<8>
                                                       slot14/sid/sid_voice_1/exp_table_value_8
    -------------------------------------------------  ---------------------------
    Total                                      9.563ns (4.695ns logic, 4.868ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point slot14/sid/sid_voice_3/exp_table_value_11 (SLICE_X23Y4.BY), 91 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rstgen/rstcount_zero_q (FF)
  Destination:          slot14/sid/sid_voice_3/exp_table_value_11 (FF)
  Requirement:          10.334ns
  Data Path Delay:      10.190ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         sysclk rising at 981.666ns
  Destination Clock:    sysclk_1mhz rising at 992.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rstgen/rstcount_zero_q to slot14/sid/sid_voice_3/exp_table_value_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.YQ      Tcko                  0.652   rstgen/rstcount_zero_q
                                                       rstgen/rstcount_zero_q
    SLICE_X28Y32.G4      net (fanout=112)      0.631   rstgen/rstcount_zero_q
    SLICE_X28Y32.Y       Tilo                  0.759   slot11/rx_inst/state_FSM_FFd2_BRB0
                                                       rstgen/rstout_or00001
    SLICE_X22Y11.G4      net (fanout=336)      2.378   sysrst
    SLICE_X22Y11.Y       Tilo                  0.759   slot14/sid/sid_voice_3/divider_value<1>
                                                       slot14/sid/sid_voice_3/env_cnt_up_inv2
    SLICE_X25Y10.G1      net (fanout=51)       1.111   slot14/sid/sid_voice_3/env_cnt_up_inv
    SLICE_X25Y10.Y       Tilo                  0.704   slot14/sid/sid_voice_3/exp_table_value_mux0002<14>18
                                                       slot14/sid/sid_voice_3/divider_value<10>1
    SLICE_X22Y4.F3       net (fanout=5)        0.627   slot14/sid/sid_voice_3/divider_value<10>
    SLICE_X22Y4.X        Tilo                  0.759   slot14/sid/sid_voice_1/accu_bit_prev_or0000_shift6
                                                       slot14/sid/sid_voice_3/exp_table_value_mux0002<11>4
    SLICE_X23Y4.BY       net (fanout=1)        0.714   slot14/sid/sid_voice_3/exp_table_value_mux0002<11>4
    SLICE_X23Y4.CLK      Tsrck                 1.096   slot14/sid/sid_voice_3/exp_table_value<11>
                                                       slot14/sid/sid_voice_3/exp_table_value_11
    -------------------------------------------------  ---------------------------
    Total                                     10.190ns (4.729ns logic, 5.461ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkgen_inst/rst1_q (FF)
  Destination:          slot14/sid/sid_voice_3/exp_table_value_11 (FF)
  Requirement:          10.334ns
  Data Path Delay:      10.155ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         sysclk rising at 981.666ns
  Destination Clock:    sysclk_1mhz rising at 992.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clkgen_inst/rst1_q to slot14/sid/sid_voice_3/exp_table_value_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y34.YQ      Tcko                  0.587   clkgen_inst/rst1_q
                                                       clkgen_inst/rst1_q
    SLICE_X28Y32.G3      net (fanout=129)      0.661   clkgen_inst/rst1_q
    SLICE_X28Y32.Y       Tilo                  0.759   slot11/rx_inst/state_FSM_FFd2_BRB0
                                                       rstgen/rstout_or00001
    SLICE_X22Y11.G4      net (fanout=336)      2.378   sysrst
    SLICE_X22Y11.Y       Tilo                  0.759   slot14/sid/sid_voice_3/divider_value<1>
                                                       slot14/sid/sid_voice_3/env_cnt_up_inv2
    SLICE_X25Y10.G1      net (fanout=51)       1.111   slot14/sid/sid_voice_3/env_cnt_up_inv
    SLICE_X25Y10.Y       Tilo                  0.704   slot14/sid/sid_voice_3/exp_table_value_mux0002<14>18
                                                       slot14/sid/sid_voice_3/divider_value<10>1
    SLICE_X22Y4.F3       net (fanout=5)        0.627   slot14/sid/sid_voice_3/divider_value<10>
    SLICE_X22Y4.X        Tilo                  0.759   slot14/sid/sid_voice_1/accu_bit_prev_or0000_shift6
                                                       slot14/sid/sid_voice_3/exp_table_value_mux0002<11>4
    SLICE_X23Y4.BY       net (fanout=1)        0.714   slot14/sid/sid_voice_3/exp_table_value_mux0002<11>4
    SLICE_X23Y4.CLK      Tsrck                 1.096   slot14/sid/sid_voice_3/exp_table_value<11>
                                                       slot14/sid/sid_voice_3/exp_table_value_11
    -------------------------------------------------  ---------------------------
    Total                                     10.155ns (4.664ns logic, 5.491ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkgen_inst/rst1_q (FF)
  Destination:          slot14/sid/sid_voice_3/exp_table_value_11 (FF)
  Requirement:          10.334ns
  Data Path Delay:      9.354ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         sysclk rising at 981.666ns
  Destination Clock:    sysclk_1mhz rising at 992.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clkgen_inst/rst1_q to slot14/sid/sid_voice_3/exp_table_value_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y34.YQ      Tcko                  0.587   clkgen_inst/rst1_q
                                                       clkgen_inst/rst1_q
    SLICE_X24Y11.G2      net (fanout=129)      3.448   clkgen_inst/rst1_q
    SLICE_X24Y11.Y       Tilo                  0.759   slot14/sid/sid_voice_3/divider_value<14>
                                                       slot14/sid/sid_voice_3/divider_value<0>11
    SLICE_X22Y8.G1       net (fanout=31)       0.908   slot14/sid/sid_voice_3/N7
    SLICE_X22Y8.Y        Tilo                  0.759   slot14/sid/sid_voice_3/divider_value<7>
                                                       slot14/sid/sid_voice_3/divider_value<9>1
    SLICE_X22Y4.F4       net (fanout=5)        0.324   slot14/sid/sid_voice_3/divider_value<9>
    SLICE_X22Y4.X        Tilo                  0.759   slot14/sid/sid_voice_1/accu_bit_prev_or0000_shift6
                                                       slot14/sid/sid_voice_3/exp_table_value_mux0002<11>4
    SLICE_X23Y4.BY       net (fanout=1)        0.714   slot14/sid/sid_voice_3/exp_table_value_mux0002<11>4
    SLICE_X23Y4.CLK      Tsrck                 1.096   slot14/sid/sid_voice_3/exp_table_value<11>
                                                       slot14/sid/sid_voice_3/exp_table_value_11
    -------------------------------------------------  ---------------------------
    Total                                      9.354ns (3.960ns logic, 5.394ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point slot14/sid/sid_voice_1/exp_table_value_13 (SLICE_X23Y31.BY), 91 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rstgen/rstcount_zero_q (FF)
  Destination:          slot14/sid/sid_voice_1/exp_table_value_13 (FF)
  Requirement:          10.334ns
  Data Path Delay:      10.077ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         sysclk rising at 981.666ns
  Destination Clock:    sysclk_1mhz rising at 992.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rstgen/rstcount_zero_q to slot14/sid/sid_voice_1/exp_table_value_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.YQ      Tcko                  0.652   rstgen/rstcount_zero_q
                                                       rstgen/rstcount_zero_q
    SLICE_X28Y32.G4      net (fanout=112)      0.631   rstgen/rstcount_zero_q
    SLICE_X28Y32.Y       Tilo                  0.759   slot11/rx_inst/state_FSM_FFd2_BRB0
                                                       rstgen/rstout_or00001
    SLICE_X21Y26.G1      net (fanout=336)      2.447   sysrst
    SLICE_X21Y26.Y       Tilo                  0.704   slot14/sid/Voice_2_Control<2>
                                                       slot14/sid/sid_voice_1/env_cnt_up_inv2
    SLICE_X23Y32.F4      net (fanout=51)       1.143   slot14/sid/sid_voice_1/env_cnt_up_inv
    SLICE_X23Y32.X       Tilo                  0.704   slot14/sid/sid_voice_1/exp_table_value<14>
                                                       slot14/sid/sid_voice_1/divider_value<11>1
    SLICE_X21Y30.F1      net (fanout=5)        0.797   slot14/sid/sid_voice_1/divider_value<11>
    SLICE_X21Y30.X       Tilo                  0.704   slot14/sid/sid_voice_1/divider_attack<8>
                                                       slot14/sid/sid_voice_1/exp_table_value_mux0002<13>4
    SLICE_X23Y31.BY      net (fanout=1)        0.440   slot14/sid/sid_voice_1/exp_table_value_mux0002<13>4
    SLICE_X23Y31.CLK     Tsrck                 1.096   slot14/sid/sid_voice_1/exp_table_value<13>
                                                       slot14/sid/sid_voice_1/exp_table_value_13
    -------------------------------------------------  ---------------------------
    Total                                     10.077ns (4.619ns logic, 5.458ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkgen_inst/rst1_q (FF)
  Destination:          slot14/sid/sid_voice_1/exp_table_value_13 (FF)
  Requirement:          10.334ns
  Data Path Delay:      10.042ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         sysclk rising at 981.666ns
  Destination Clock:    sysclk_1mhz rising at 992.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clkgen_inst/rst1_q to slot14/sid/sid_voice_1/exp_table_value_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y34.YQ      Tcko                  0.587   clkgen_inst/rst1_q
                                                       clkgen_inst/rst1_q
    SLICE_X28Y32.G3      net (fanout=129)      0.661   clkgen_inst/rst1_q
    SLICE_X28Y32.Y       Tilo                  0.759   slot11/rx_inst/state_FSM_FFd2_BRB0
                                                       rstgen/rstout_or00001
    SLICE_X21Y26.G1      net (fanout=336)      2.447   sysrst
    SLICE_X21Y26.Y       Tilo                  0.704   slot14/sid/Voice_2_Control<2>
                                                       slot14/sid/sid_voice_1/env_cnt_up_inv2
    SLICE_X23Y32.F4      net (fanout=51)       1.143   slot14/sid/sid_voice_1/env_cnt_up_inv
    SLICE_X23Y32.X       Tilo                  0.704   slot14/sid/sid_voice_1/exp_table_value<14>
                                                       slot14/sid/sid_voice_1/divider_value<11>1
    SLICE_X21Y30.F1      net (fanout=5)        0.797   slot14/sid/sid_voice_1/divider_value<11>
    SLICE_X21Y30.X       Tilo                  0.704   slot14/sid/sid_voice_1/divider_attack<8>
                                                       slot14/sid/sid_voice_1/exp_table_value_mux0002<13>4
    SLICE_X23Y31.BY      net (fanout=1)        0.440   slot14/sid/sid_voice_1/exp_table_value_mux0002<13>4
    SLICE_X23Y31.CLK     Tsrck                 1.096   slot14/sid/sid_voice_1/exp_table_value<13>
                                                       slot14/sid/sid_voice_1/exp_table_value_13
    -------------------------------------------------  ---------------------------
    Total                                     10.042ns (4.554ns logic, 5.488ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rstgen/rstcount_zero_q (FF)
  Destination:          slot14/sid/sid_voice_1/exp_table_value_13 (FF)
  Requirement:          10.334ns
  Data Path Delay:      9.528ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         sysclk rising at 981.666ns
  Destination Clock:    sysclk_1mhz rising at 992.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rstgen/rstcount_zero_q to slot14/sid/sid_voice_1/exp_table_value_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.YQ      Tcko                  0.652   rstgen/rstcount_zero_q
                                                       rstgen/rstcount_zero_q
    SLICE_X28Y32.G4      net (fanout=112)      0.631   rstgen/rstcount_zero_q
    SLICE_X28Y32.Y       Tilo                  0.759   slot11/rx_inst/state_FSM_FFd2_BRB0
                                                       rstgen/rstout_or00001
    SLICE_X21Y26.G1      net (fanout=336)      2.447   sysrst
    SLICE_X21Y26.Y       Tilo                  0.704   slot14/sid/Voice_2_Control<2>
                                                       slot14/sid/sid_voice_1/env_cnt_up_inv2
    SLICE_X22Y30.F3      net (fanout=51)       0.845   slot14/sid/sid_voice_1/env_cnt_up_inv
    SLICE_X22Y30.X       Tilo                  0.759   slot14/sid/sid_voice_3/accu_bit_prev_or0000_shift3
                                                       slot14/sid/sid_voice_1/divider_value<12>1
    SLICE_X21Y30.F2      net (fanout=5)        0.491   slot14/sid/sid_voice_1/divider_value<12>
    SLICE_X21Y30.X       Tilo                  0.704   slot14/sid/sid_voice_1/divider_attack<8>
                                                       slot14/sid/sid_voice_1/exp_table_value_mux0002<13>4
    SLICE_X23Y31.BY      net (fanout=1)        0.440   slot14/sid/sid_voice_1/exp_table_value_mux0002<13>4
    SLICE_X23Y31.CLK     Tsrck                 1.096   slot14/sid/sid_voice_1/exp_table_value<13>
                                                       slot14/sid/sid_voice_1/exp_table_value_13
    -------------------------------------------------  ---------------------------
    Total                                      9.528ns (4.674ns logic, 4.854ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clkgen_inst/dcmclock_1mhz" derived from
 NET "clkgen_inst/clkin_i" PERIOD = 31 ns HIGH 50%;
 multiplied by 32.00 to 992 nS and duty cycle corrected to HIGH 496 nS 

--------------------------------------------------------------------------------

Paths for end point slot14/sid/sid_voice_3/Mshreg_LFSR_10_BRB0 (SLICE_X14Y15.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.750ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slot14/sid/sid_voice_3/LFSR_0_BRB0 (FF)
  Destination:          slot14/sid/sid_voice_3/Mshreg_LFSR_10_BRB0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.748ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         sysclk_1mhz rising at 992.000ns
  Destination Clock:    sysclk_1mhz rising at 992.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: slot14/sid/sid_voice_3/LFSR_0_BRB0 to slot14/sid/sid_voice_3/Mshreg_LFSR_10_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y16.YQ      Tcko                  0.522   slot14/sid/sid_voice_3/LFSR<22>
                                                       slot14/sid/sid_voice_3/LFSR_0_BRB0
    SLICE_X14Y15.BY      net (fanout=1)        0.353   slot14/sid/sid_voice_3/LFSR_0_BRB0
    SLICE_X14Y15.CLK     Tdh         (-Th)     0.127   slot14/sid/sid_voice_3/LFSR_10_BRB01
                                                       slot14/sid/sid_voice_3/Mshreg_LFSR_10_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      0.748ns (0.395ns logic, 0.353ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point slot14/sid/sid_voice_2/Mshreg_LFSR_10_BRB0 (SLICE_X16Y0.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.779ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slot14/sid/sid_voice_2/LFSR_0_BRB0 (FF)
  Destination:          slot14/sid/sid_voice_2/Mshreg_LFSR_10_BRB0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.772ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.025 - 0.032)
  Source Clock:         sysclk_1mhz rising at 992.000ns
  Destination Clock:    sysclk_1mhz rising at 992.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: slot14/sid/sid_voice_2/LFSR_0_BRB0 to slot14/sid/sid_voice_2/Mshreg_LFSR_10_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y1.YQ       Tcko                  0.522   slot14/sid/sid_voice_2/LFSR<18>
                                                       slot14/sid/sid_voice_2/LFSR_0_BRB0
    SLICE_X16Y0.BY       net (fanout=1)        0.377   slot14/sid/sid_voice_2/LFSR_0_BRB0
    SLICE_X16Y0.CLK      Tdh         (-Th)     0.127   slot14/sid/sid_voice_2/LFSR_10_BRB01
                                                       slot14/sid/sid_voice_2/Mshreg_LFSR_10_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      0.772ns (0.395ns logic, 0.377ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Paths for end point slot14/sid/sid_voice_2/Mshreg_LFSR_10_BRB1 (SLICE_X14Y0.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.810ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slot14/sid/sid_voice_2/LFSR_22 (FF)
  Destination:          slot14/sid/sid_voice_2/Mshreg_LFSR_10_BRB1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.805ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.032 - 0.037)
  Source Clock:         sysclk_1mhz rising at 992.000ns
  Destination Clock:    sysclk_1mhz rising at 992.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: slot14/sid/sid_voice_2/LFSR_22 to slot14/sid/sid_voice_2/Mshreg_LFSR_10_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y1.XQ       Tcko                  0.473   slot14/sid/sid_voice_2/LFSR<22>
                                                       slot14/sid/sid_voice_2/LFSR_22
    SLICE_X14Y0.BY       net (fanout=3)        0.459   slot14/sid/sid_voice_2/LFSR<22>
    SLICE_X14Y0.CLK      Tdh         (-Th)     0.127   slot14/sid/sid_voice_2/LFSR_10_BRB11
                                                       slot14/sid/sid_voice_2/Mshreg_LFSR_10_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      0.805ns (0.346ns logic, 0.459ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clkgen_inst/dcmclock_1mhz" derived from
 NET "clkgen_inst/clkin_i" PERIOD = 31 ns HIGH 50%;
 multiplied by 32.00 to 992 nS and duty cycle corrected to HIGH 496 nS 

--------------------------------------------------------------------------------
Slack: 620.900ns (max period limit - period)
  Period: 992.000ns
  Max period limit: 1612.900ns (0.620MHz) (Tdcmpdv)
  Physical resource: clkgen_inst/DCM_inst_1mhz/CLKDV
  Logical resource: clkgen_inst/DCM_inst_1mhz/CLKDV
  Location pin: DCM_X0Y0.CLKDV
  Clock network: clkgen_inst/dcmclock_1mhz
--------------------------------------------------------------------------------
Slack: 988.875ns (period - min period limit)
  Period: 992.000ns
  Min period limit: 3.125ns (320.000MHz) (Tdcmpdv)
  Physical resource: clkgen_inst/DCM_inst_1mhz/CLKDV
  Logical resource: clkgen_inst/DCM_inst_1mhz/CLKDV
  Location pin: DCM_X0Y0.CLKDV
  Clock network: clkgen_inst/dcmclock_1mhz
--------------------------------------------------------------------------------
Slack: 990.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 992.000ns
  Low pulse: 496.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: slot14/sid/sid_voice_2/divider_attack<0>/CLK
  Logical resource: slot14/sid/sid_voice_2/divider_attack_0/CK
  Location pin: SLICE_X30Y17.CLK
  Clock network: sysclk_1mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clkgen_inst/clkin_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clkgen_inst/clkin_i            |     31.000ns|     10.000ns|     34.455ns|            0|           15|            0|       238925|
| clkgen_inst/dcmclock          |     10.333ns|     11.485ns|          N/A|           15|            0|       117415|            0|
| clkgen_inst/clk0              |     31.000ns|     10.000ns|     30.712ns|            0|            0|            0|       121510|
|  clkgen_inst/dcmclock_1mhz    |    992.000ns|    982.784ns|          N/A|            0|            0|       121510|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   19.089|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 15  Score: 6668  (Setup/Max: 6668, Hold: 0)

Constraints cover 238925 paths, 0 nets, and 27797 connections

Design statistics:
   Minimum period: 982.784ns{1}   (Maximum frequency:   1.018MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 04 12:49:15 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 254 MB



