JDF E
// Created by ISE ver 1.0
PROJECT fpga_debug
DESIGN fpga_debug Normal
DEVKIT xc2s300e-6fg456
DEVFAM spartan2e
FLOW XST VHDL
MODULE F:\PT-HD_eval\Xilinx\Hw-debug\Fpga\fpga_debug.vhd
MODSTYLE fpga_debug Normal

[STRATEGY-LIST]
Normal=True, 1074857427

[Normal]
xilxBitgStart_Clk=xstvhd, SPARTAN2E, Implementation.t_bitFile, 1074860213, JTAG Clock
xilxBitgStart_Clk_DriveDone=xstvhd, SPARTAN2E, Implementation.t_bitFile, 1075890637, True
xilxBitgCfg_GenOpt_MaskFile=xstvhd, SPARTAN2E, Implementation.t_bitFile, 1074860880, True
xilxPAReffortLevel=xstvhd, SPARTAN2E, Implementation.t_placeAndRouteDes, 1075889867, Normal
xilxPARdetailedReport=xstvhd, SPARTAN2E, Implementation.t_placeAndRouteDes, 1075889867, True
