<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2682811-A1" country="EP" doc-number="2682811" kind="A1" date="20140108" family-id="47754258" file-reference-id="311186" date-produced="20180824" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146584941" ucid="EP-2682811-A1"><document-id><country>EP</country><doc-number>2682811</doc-number><kind>A1</kind><date>20140108</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-12008574-A" is-representative="YES"><document-id mxw-id="PAPP154847133" load-source="docdb" format="epo"><country>EP</country><doc-number>12008574</doc-number><kind>A</kind><date>20121221</date><lang>EN</lang></document-id><document-id mxw-id="PAPP186168089" load-source="docdb" format="original"><country>EP</country><doc-number>12008574.1</doc-number><date>20121221</date><lang>EN</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140551151" ucid="KR-20120073086-A" load-source="docdb"><document-id format="epo"><country>KR</country><doc-number>20120073086</doc-number><kind>A</kind><date>20120704</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1989318131" load-source="docdb">G02F   1/1362      20060101AFI20130419BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-2017197648" load-source="docdb" scheme="CPC">G02F   1/136209    20130101 LI20151006BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2017198100" load-source="docdb" scheme="CPC">G02F   1/136227    20130101 LI20151006BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2017199078" load-source="docdb" scheme="CPC">G02F   1/136286    20130101 LI20151006BHEP        </classification-cpc><classification-cpc mxw-id="PCL2001017109" load-source="docdb" scheme="CPC">H01L  29/66765     20130101 LI20140102BHEP        </classification-cpc><classification-cpc mxw-id="PCL2001017110" load-source="docdb" scheme="CPC">H01L  29/78633     20130101 FI20140102BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132359456" lang="DE" load-source="patent-office">Array-Substrat-Flüssigkristallanzeigevorrichtung und Herstellungsverfahren dafür</invention-title><invention-title mxw-id="PT132359457" lang="EN" load-source="patent-office">Array substrate for liquid crystal display device and method for fabricating the same</invention-title><invention-title mxw-id="PT132359458" lang="FR" load-source="patent-office">Substrat de réseau pour dispositif d'affichage à cristaux liquides et son procédé de fabrication</invention-title><citations><patent-citations><patcit mxw-id="PCIT242942661" load-source="docdb" ucid="JP-2004214691-A"><document-id format="epo"><country>JP</country><doc-number>2004214691</doc-number><kind>A</kind><date>20040729</date></document-id><sources><source name="SEA" category="A" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242942663" load-source="docdb" ucid="US-20020057403-A1"><document-id format="epo"><country>US</country><doc-number>20020057403</doc-number><kind>A1</kind><date>20020516</date></document-id><sources><source name="SEA" category="I" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242942664" load-source="docdb" ucid="US-20040008295-A1"><document-id format="epo"><country>US</country><doc-number>20040008295</doc-number><kind>A1</kind><date>20040115</date></document-id><sources><source name="SEA" category="I" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242942662" load-source="docdb" ucid="US-6567136-B1"><document-id format="epo"><country>US</country><doc-number>6567136</doc-number><kind>B1</kind><date>20030520</date></document-id><sources><source name="SEA" category="I" created-by-npl="N"/></sources></patcit></patent-citations><non-patent-citations><nplcit><text>None</text><sources><source mxw-id="PNPL45210655" load-source="docdb" name="APP"/></sources></nplcit></non-patent-citations></citations></technical-data><parties><applicants><applicant mxw-id="PPAR919514914" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>LG DISPLAY CO LTD</last-name><address><country>KR</country></address></addressbook></applicant><applicant mxw-id="PPAR919545506" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>LG DISPLAY CO., LTD.</last-name></addressbook></applicant><applicant mxw-id="PPAR919011022" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>LG Display Co., Ltd.</last-name><iid>101324490</iid><address><street>128, Yeoui-daero Yeongdeungpo-gu</street><city>Seoul 150-721</city><country>KR</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR919530572" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>SHIM YURI</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919545665" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>SHIM, YURI</last-name></addressbook></inventor><inventor mxw-id="PPAR919011728" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>SHIM, YURI</last-name><address><street>LG-Philips LCD Dongrakwon Dormitory C-1003 Imsu-Dong, Gumi</street><city>Gyeongsangbuk-do</city><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919544784" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>KANG SUNGGU</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919512750" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>KANG, SUNGGU</last-name></addressbook></inventor><inventor mxw-id="PPAR919016092" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>KANG, SUNGGU</last-name><address><street>Sehanidaum 1-danji Apt. 104-1202 578, Inui-dong, Gumi</street><city>Gyeongsangbuk-do</city><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919534031" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>CHUNG EUIHYUN</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919529578" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>CHUNG, EUIHYUN</last-name></addressbook></inventor><inventor mxw-id="PPAR919008362" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>CHUNG, EUIHYUN</last-name><address><street>Gangseon Maeul Samhwan Apt. 707-2204, Juyeop-Dong Ilsanseo-Gu, Goyang</street><city>Gyeonggi-do</city><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919544657" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>LEE SUNYONG</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919544775" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>Lee, SunYong</last-name></addressbook></inventor><inventor mxw-id="PPAR919009912" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>Lee, SunYong</last-name><address><street>Buyeong Apt. 106-1508, Jung-Ri, Seokjeok-Eup, Chilgok-Gun</street><city>Gyeongsangbuk-do</city><country>KR</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR919019033" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Urner, Peter</last-name><iid>100754255</iid><address><street>Ter Meer Steinmeister &amp; Partner Mauerkircherstrasse 45</street><city>81679 München</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS549740932" load-source="docdb">AL</country><country mxw-id="DS549812634" load-source="docdb">AT</country><country mxw-id="DS549740934" load-source="docdb">BE</country><country mxw-id="DS549813380" load-source="docdb">BG</country><country mxw-id="DS549740425" load-source="docdb">CH</country><country mxw-id="DS549815271" load-source="docdb">CY</country><country mxw-id="DS549812635" load-source="docdb">CZ</country><country mxw-id="DS549740935" load-source="docdb">DE</country><country mxw-id="DS549815272" load-source="docdb">DK</country><country mxw-id="DS549815273" load-source="docdb">EE</country><country mxw-id="DS549742822" load-source="docdb">ES</country><country mxw-id="DS549813381" load-source="docdb">FI</country><country mxw-id="DS549740426" load-source="docdb">FR</country><country mxw-id="DS549740936" load-source="docdb">GB</country><country mxw-id="DS549815286" load-source="docdb">GR</country><country mxw-id="DS549740937" load-source="docdb">HR</country><country mxw-id="DS549812636" load-source="docdb">HU</country><country mxw-id="DS549742823" load-source="docdb">IE</country><country mxw-id="DS549815287" load-source="docdb">IS</country><country mxw-id="DS549740427" load-source="docdb">IT</country><country mxw-id="DS549815288" load-source="docdb">LI</country><country mxw-id="DS549813386" load-source="docdb">LT</country><country mxw-id="DS549907719" load-source="docdb">LU</country><country mxw-id="DS549813387" load-source="docdb">LV</country><country mxw-id="DS549813388" load-source="docdb">MC</country><country mxw-id="DS549907720" load-source="docdb">MK</country><country mxw-id="DS549907721" load-source="docdb">MT</country><country mxw-id="DS549907722" load-source="docdb">NL</country><country mxw-id="DS549740428" load-source="docdb">NO</country><country mxw-id="DS549907723" load-source="docdb">PL</country><country mxw-id="DS549742824" load-source="docdb">PT</country><country mxw-id="DS549741285" load-source="docdb">RO</country><country mxw-id="DS549742829" load-source="docdb">RS</country><country mxw-id="DS549907724" load-source="docdb">SE</country><country mxw-id="DS549740939" load-source="docdb">SI</country><country mxw-id="DS549740429" load-source="docdb">SK</country><country mxw-id="DS549740430" load-source="docdb">SM</country><country mxw-id="DS549815289" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA128673113" lang="EN" load-source="patent-office"><p id="pa01" num="0001">An array substrate for the liquid crystal display device, the array substrate includes: a first insulating film pattern on an insulating substrate and having an opening; a first light shielding film pattern on the first insulating film pattern including the opening; a gate insulating film over the entire surface of the insulating substrate including the first light shielding film pattern; an active layer on top of the gate insulating film and overlapping the first light shielding film pattern; a pixel electrode on top of the gate insulating film to be separated from the active layer; a source electrode and a drain electrode on top of the active layer, the drain electrode being separated from the source electrode and directly connected to the pixel electrode; a passivation film over the entire surface of the insulating substrate including the source electrode and the drain electrode; a second insulating film pattern on top of the passivation film and overlapping the first light shielding film pattern; a second light shielding film pattern on the second insulating film pattern; and a plurality of divided common electrodes on top of the passivation film and overlapping the pixel electrode.
<img id="iaf01" file="imgaf001.tif" wi="78" he="75" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA128737260" lang="EN" source="EPO" load-source="docdb"><p>An array substrate for the liquid crystal display device, the array substrate includes: a first insulating film pattern on an insulating substrate and having an opening; a first light shielding film pattern on the first insulating film pattern including the opening; a gate insulating film over the entire surface of the insulating substrate including the first light shielding film pattern; an active layer on top of the gate insulating film and overlapping the first light shielding film pattern; a pixel electrode on top of the gate insulating film to be separated from the active layer; a source electrode and a drain electrode on top of the active layer, the drain electrode being separated from the source electrode and directly connected to the pixel electrode; a passivation film over the entire surface of the insulating substrate including the source electrode and the drain electrode; a second insulating film pattern on top of the passivation film and overlapping the first light shielding film pattern; a second light shielding film pattern on the second insulating film pattern; and a plurality of divided common electrodes on top of the passivation film and overlapping the pixel electrode.</p></abstract><description mxw-id="PDES63959101" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001">BACKGROUND</heading><heading id="h0002">1. Field of the Disclosure</heading><p id="p0001" num="0001">The present disclosure relates to a liquid crystal display device (hereinafter, abbreviated as LCD), and more particularly, to an array substrate for a liquid crystal display device having a light shielding film structure formed above and below a thin film transistor to block light, such as sunlight, from a high-luminance backlight, and a method for fabricating the same.</p><heading id="h0003">2. Background</heading><p id="p0002" num="0002">In general, the driving principle of a liquid crystal display (LCD) device uses an optical anisotropy and polarization properties of liquid crystal. Liquid crystals have a thin, long structure, so they have orientation in an alignment of molecules, and the direction of the alignment of molecules can be controlled by intentionally applying an electric field to the liquid crystal.</p><p id="p0003" num="0003">Thus, when the direction of the alignment of molecules of the liquid crystal is adjusted, the alignment of molecules of the liquid crystal can be changed, and light is refracted in the direction of the molecular alignment of the liquid crystal by optical anisotropy, thus displaying image information.</p><p id="p0004" num="0004">Currently, an active matrix liquid crystal display (AM-LCD) (which will be referred to as an 'LCD', hereinafter) in which thin film transistors and pixel electrodes connected to the thin film transistors are arranged in a matrix form has<!-- EPO <DP n="2"> --> come to prominence because of its excellent resolution and video implementation capabilities.</p><p id="p0005" num="0005">The LCD includes a color filter substrate (i.e., an upper substrate) on which a common electrode is formed), an array substrate (i.e., a lower substrate) on which pixel electrodes are formed, and liquid crystal filled between the upper substrate and the lower substrate. In the LCD, the common electrode and the pixel electrodes drive liquid crystal by an electric field applied vertically, having excellent characteristics of transmittance, aperture ratio, and the like.</p><p id="p0006" num="0006">However, the driving of liquid crystal by the electric field applied vertically is disadvantageous in that viewing angle characteristics are not good. Thus, in order to overcome the shortcomings, a method for driving liquid crystal by in-plane field has been newly proposed. The method for driving liquid crystal by in-plane field has excellent viewing angle characteristics.</p><p id="p0007" num="0007">Although not shown, the in-plane switching mode LCD is configured such that a color filter substrate and a thin film transistor substrate face each other, and a liquid crystal is interposed therebetween.</p><p id="p0008" num="0008">A thin film transistor, a common electrode, and a pixel electrode are formed on each of a plurality of pixels defined on the thin film transistor substrate. Also, the common electrode and the pixel electrode are separated to be parallel on the same substrate.</p><p id="p0009" num="0009">The color filter substrate includes gate lines and data lines formed on the thin film transistor substrate, a black matrix formed at portions corresponding to the crossings of the gate lines and the data lines, and color filters provided to corresponds to the pixels. The liquid crystal layer is driven by an in-plane field of the common electrode and the pixel electrode.<!-- EPO <DP n="3"> --></p><p id="p0010" num="0010">In the in-plane switching mode LCD configured as described above, the common electrode and the pixel electrode are formed as transparent electrodes in order to secure luminance, but only portions of both ends of the common electrode and the pixel electrode contribute to improvement of the luminance due to the distance between the common electrode and the pixel electrode in terms of design and most regions block light.</p><p id="p0011" num="0011">Thus, a fringe field switching (FFS) technique has been proposed to maximize the luminance improvement effect. The FFS technique precisely controls liquid crystal to eliminate a color shift and obtain high contract ratio, implementing high screen quality compared with the general in-plane switching technique.</p><p id="p0012" num="0012">The related art FFS mode LCD device having the merit of implementing such high screen quality will now be described with reference to <figref idrefs="f0001">FIGS. 1 and 2</figref>.</p><p id="p0013" num="0013"><figref idrefs="f0001">FIG. 1</figref> is a plan view of a thin film transistor arrary substrate of the related art FFS mode LCD device.</p><p id="p0014" num="0014"><figref idrefs="f0001">FIG. 2</figref> is a cross-sectional view taken along line II-II of <figref idrefs="f0001">FIG. 1</figref>, schematically illustrating the thin film transistor array substrate of the related art FFS mode LCD device.</p><p id="p0015" num="0015">As shown in <figref idrefs="f0001">FIGS. 1 and 2</figref>, the thin film transistor array substrate for the related art LCD device includes: a plurality of gate lines 13 extending in one direction and separated to be parallel on a transparent insulating substrate 11 and a gate electrode 13a extending from the gate lines 13; a gate insulating film 15 formed over the entire surface of the substrate including the gate electrode 13a; a plurality of data lines 21 formed on top of the gate insulating film 15 and defining pixel regions at the crossings of the gate lines 13 and the data lines 21; and a thin<!-- EPO <DP n="4"> --> film transistor T provided at the crossing of the gate line 13 and the data line 21 and including the gate electrode 13a, an active layer 19 located above the gate insulating film 15, an ohmic contact layer 20, and a source electrode 21a and a drain electrode 21b separate from each other.</p><p id="p0016" num="0016">The gate electrode 13a is formed to cover the regions of the source electrode 21a, drain electrode 21b, and active layer 19 of the thin film transistor T, where a channel is formed.</p><p id="p0017" num="0017">Thus, the gate electrode 13a prevents leakage current generated in response to light 30 coming from below the substrate and vertically incident from a backlight.</p><p id="p0018" num="0018">Moreover, a pixel electrode 17 having a large area is disposed on the insulating substrate 11 in the pixel regions defined at the crossings of the gate lines 13 and the data lines 21, and a plurality of divided common electrodes 25 are disposed on top of the pixel electrode 17 to be separated from each other, with a passivation film 23 interposed therebetween.</p><p id="p0019" num="0019">The pixel electrode 17 overlaps the divided common electrodes 25, and is directly connected to the drain electrode.</p><p id="p0020" num="0020">According to the thus-configured thin film transistor array substrate for the related art LCD device, when a data signal is supplied to the pixel electrode 17 via the thin film transistor T, the common electrodes 25 to which a common voltage is supplied form a fringe field, making the liquid crystal molecules arranged in a horizontal direction between the substrate 11 and the color filter substrate (not shown) rotate according to dielectric anisotropy. The transmittance of light that transmits through the pixel regions vary according to the degree of rotation of the liquid crystal molecules, thus implementing gray scales.<!-- EPO <DP n="5"> --></p><p id="p0021" num="0021">According to the thus-configured array substrate for the related art FFS mode LCD device, the gate electrode is formed to cover the source electrode, drain electrode, and active layer regions of the thin film transistor T, where a channel is formed. As such, as shown in <figref idrefs="f0001">FIG. 2</figref>, the gate electrode prevents leakage current generated in response to light 30 coming from below the substrate and vertically incident from the backlight.</p><p id="p0022" num="0022">In the thin film transistor for the related art LCD device, however, the source electrode, drain electrode, and active layer regions where the channel is formed are directly exposed by light 40, such as sunlight, coming from an outside environment, whereby light scattered or reflected inside the device, including the light incident from the outside, enters the channel.</p><p id="p0023" num="0023">Accordingly, according to the related art, it is not possible to prevent the light 40 scattered or reflected inside the device, including the light incident from the outside, from being incident from above the thin film transistor and entering the channel. As a result, leakage current is generated, and this makes it impossible to display a proper image under the driving condition of the display device. Especially, when the channel portion of the active layer is exposed to light, it fails to function as a channel because of the generation of leakage current.</p><p id="p0024" num="0024">Consequently, it is not possible to control various voltages required for the driving of the LCD device, thereby lowering display performance.</p><heading id="h0004">SUMMARY</heading><p id="p0025" num="0025">An array substrate for a liquid crystal display device includes: a first insulating film pattern on an insulating substrate and having an opening; a first<!-- EPO <DP n="6"> --> light shielding film pattern on the first insulating film pattern including the opening; a gate insulating film disposed over the entire surface of the insulating substrate including the first light shielding film pattern; an active layer on top of the gate insulating film and overlapping the first light shielding film pattern; a pixel electrode on top of the gate insulating film to be separated from the active layer; a source electrode and a drain electrode on top of the active layer, the drain electrode being separated from the source electrode and directly connected to the pixel electrode; a passivation film over the entire surface of the insulating substrate including the source electrode and the drain electrode; a second insulating film pattern on top of the passivation film and overlapping the first light shielding film pattern; a second light shielding film pattern on the second insulating film pattern; and a plurality of divided common electrodes on top of the passivation film and overlapping the pixel electrode.</p><heading id="h0005">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p0026" num="0026">The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate exemplary embodiments and together with the description serve to explain the principles of the invention. In the drawings:
<ul><li><figref idrefs="f0001">FIG. 1</figref> is a plan view of a thin film transistor array substrate of the related art FFS mode liquid crystal display device;</li><li><figref idrefs="f0001">FIG. 2</figref> is a cross-sectional view taken along line II-II of <figref idrefs="f0001">FIG. 1</figref>, schematically illustrating the thin film transistor array substrate of the related art FFS mode liquid crystal display device;<!-- EPO <DP n="7"> --></li><li><figref idrefs="f0002">FIG. 3</figref> is a plan view of a thin film transistor array substrate for an FFS mode liquid crystal display device according to an embodiment of the present invention;</li><li><figref idrefs="f0003">FIG. 4</figref> is a cross-sectional view taken along line IV-IV of <figref idrefs="f0002">FIG. 3</figref>, schematically illustrating a thin film transistor array substrate for an FFS mode liquid crystal display device according to an embodiment of the present invention;</li><li><figref idrefs="f0004 f0005 f0006 f0007 f0008 f0009">FIGs. 5a to 5m</figref> are cross-sectional views of a fabrication process of a thin film transistor array substrate for an FFS mode liquid crystal display device according to an embodiment of the present invention;</li><li><figref idrefs="f0010">FIG. 6</figref> is a plan view of a thin film transistor array substrate for an FFS mode liquid crystal display device according to another embodiment of the present invention;</li><li><figref idrefs="f0011">FIG. 7</figref> is a cross-sectional view taken along line VII-VII of <figref idrefs="f0010">FIG. 6</figref>, schematically illustrating a thin film transistor array substrate for an FFS mode liquid crystal display device according to another embodiment of the present invention;</li><li><figref idrefs="f0012 f0013 f0014 f0015 f0016">FIGs. 8a to 8k</figref> are cross-sectional views of a fabrication process of a thin film transistor array substrate for an FFS mode liquid crystal display device according to another exemplary embodiment of the present invention;</li><li><figref idrefs="f0017">FIG. 9</figref> is a cross-sectional view taken along line VII-VII of <figref idrefs="f0010">FIG. 6</figref>, schematically illustrating a thin film transistor array substrate for an FFS mode liquid crystal display device according to yet another embodiment of the present invention; and</li><li><figref idrefs="f0018 f0019 f0020 f0021">FIGs. 10a to 10j</figref> are cross-sectional views of a fabrication process of a thin film transistor array substrate for an FFS mode liquid crystal display device<!-- EPO <DP n="8"> --> according to yet another exemplary embodiment of the present invention.</li></ul></p><heading id="h0006">DETAILED DESCRIPTION OF THE EXEMPLARY EMBODIMENTS</heading><p id="p0027" num="0027">An array substrate for an FFS mode liquid crystal display device according to a preferred embodiment of the present invention will be described in detail with reference to the accompanying drawings.</p><p id="p0028" num="0028"><figref idrefs="f0002">FIG. 3</figref> is a plan view of a thin film transistor array substrate for an FFS mode liquid crystal display device according to an embodiment of the present invention.</p><p id="p0029" num="0029"><figref idrefs="f0003">FIG. 4</figref> is a cross-sectional view taken along line IV-IV of <figref idrefs="f0002">FIG. 3</figref>, schematically illustrating a thin film transistor array substrate for an FFS mode liquid crystal display device according to an embodiment of the present invention.</p><p id="p0030" num="0030">A liquid crystal display device according to the present invention maybe considered an FFS (Fringe Field Switching), IPS (In-Plane Switching), TN (Twisted Nematic), or other LCD driving mode liquid crystal display device. Here, a description will be given of an FFS mode liquid crystal display device.</p><p id="p0031" num="0031">An array substrate for a liquid crystal display device according to an embodiment of the present invention includes: a first insulating film 103 formed on an insulating substrate 101 and having an opening 103a; a first light shielding film pattern 105a formed on the first insulating film 103 including the opening 103a; a first gate insulating film 109 formed over the entire surface of the insulating substrate 101 including the first light shielding film pattern 105a; a gate electrode 111b formed on the first gate insulating film 109 within the opening 103a; a second gate insulating film 115 formed on the first gate insulating film 109 including the<!-- EPO <DP n="9"> --> gate electrode 111b; an active layer 117a formed on top of the second gate insulating film 115 and overlapping the first light shielding film pattern 105a; a pixel electrode 121a formed on top of the second gate insulating film 115 to be separated from the active layer 117a; a source electrode 125b and a drain electrode 125c formed on top of the active layer 117a, the source electrode 125b being separated from the source electrode 125b and directly connected to the pixel electrode 121 a; a passivation film 129 formed over the entire surface of the insulating substrate 101 including the source electrode 125b and the drain electrode 125c; a second insulating film pattern 131a formed on top of the passivation film 129 and overlapping the first light shielding film pattern 105a; a second light shielding film pattern 133a formed on the second insulating film pattern 131a and overlapping the first light shielding film pattern 105a; and a plurality of divided common electrodes 137a formed on top of the passivation film 129 and overlapping the pixel electrode 121a.</p><p id="p0032" num="0032">The first light shielding film pattern 105a may be made of at least one selected from a conductive metal group consisting of aluminum (Al), tungsten (W), copper (Cu), molybdenum (Mo), chromium (Cr), titanium (Ti), molytungsten (MoV), molytitanium (MoTi), and copper/molytitanium (Cu/MoTi). The first light shielding film pattern 105a serves to block or reflect light coming from a backlight. Also, as shown in <figref idrefs="f0003">FIG. 4</figref>, the area A1 of the first light shielding film pattern 105a is larger than the area A3 of the regions of the source electrode 125b, drain electrode 125c, and active layer 117a and the area A2 of the second light shielding film pattern 133a.</p><p id="p0033" num="0033">Accordingly, light entering a channel area of the thin film transistor T from the backlight can be blocked by providing the structure of the first light shielding<!-- EPO <DP n="10"> --> film pattern 105a below the thin film transistor T. As a result, leakage current of the thin film transistor for the liquid crystal display device can be prevented.</p><p id="p0034" num="0034">Moreover, the first insulating film 103 has the opening 103a formed thereon to have a stepped portion of a given height, and is made of an organic insulating material, such as a photo soluble gate insulator (photo SGI), photo acryl (PAC), and PSG, or an inorganic insulating material. Here, an example will be given of the first insulating film 103 made of photo acryl, which is an organic insulating material. Accordingly, the structure of the first light shielding film pattern 105a is formed below the thin film transistor by using a stepped portion of the first insulating film 103, thereby blocking even reflected or scattered light.</p><p id="p0035" num="0035">Referring to <figref idrefs="f0002">FIG. 3</figref>, the gate electrode 111b extends vertically from a gate line 111a formed in one direction on the insulating substrate 101. The gate electrode 111b including the gate line 111a may be made of a conductive metal material, for example, at least one selected from a conductive metal group consisting of aluminum (Al), tungsten (W), copper (Cu), molybdenum (Mo), chromium (Cr), titanium (Ti), molytungsten (MoW), molytitanium (MoTi), and copper/molytitanium (Cu/MoTi).</p><p id="p0036" num="0036">Moreover, the pixel electrode 121a is formed over the entire surface of a pixel region of the insulating substrate 101 corresponding to the space between the gate line 111a and a data line 125a. The pixel electrode 121a may be made of any one selected from a transparent material group consisting of ITO (Indium Tin Oxide) and IZO (Indium Zinc Oxide).</p><p id="p0037" num="0037">Referring to <figref idrefs="f0002">FIG. 3</figref>, the source electrode 125b extends from the data line 125a perpendicularly crossing the gate line 111a formed in one direction of the insulating substrate 101, and is formed on the second gate insulating film 115<!-- EPO <DP n="11"> --> including the active layer 117a.</p><p id="p0038" num="0038">The drain electrode 125c is spaced apart from the source electrode 125b by a channel region, and directly connected to the pixel electrode 121a.</p><p id="p0039" num="0039">In this way, a thin film transistor T is formed at a point where the gate line 111a and the data line 125a perpendicularly cross each other. The thin film transistor T includes the gate electrode 111b, the second gate insulating film 115, the active layer 117a, the source electrode 125b, and the drain electrode 125c. Especially, the gate electrode 111b, the second gate insulating film 115, the active layer 117a, the source electrode 125b, and the drain electrode 125c, which constitute the thin film transistor T, overlap the opening 103a of the first insulating film 103.</p><p id="p0040" num="0040">The second insulating film pattern 131a overlaps the thin film transistor T, and is made of an organic insulating material, such as photo acryl, or an inorganic insulating material. Here, an example will be given of the second insulating film pattern 131a made of photo acryl, which is an organic insulating material.</p><p id="p0041" num="0041">As show in <figref idrefs="f0003">FIG. 4</figref>, the second light shielding film pattern 133a is formed on the second insulating film pattern 131a to overlap the thin film transistor T and the first light shielding film pattern 105a. The area A2 of the second light shielding film pattern 133a is larger than the area A3 of the thin film transistor T, for example, the source electrode 125b, drain electrode 125c, and active layer 117a, but smaller than the area A1 of the first light shielding film pattern 105a. Accordingly, the structure of the second light shielding film pattern 133a is provided above the thin film transistor T by using a stepped portion of the second insulating film pattern 131a, thereby blocking even reflected or scattered light.</p><p id="p0042" num="0042">The common electrodes 137a are formed to overlap the pixel electrode<!-- EPO <DP n="12"> --> 121a, with the passivation film 129 interposed therebetween. The common electrodes 137a overlap the pixel electrode 121a having a large area disposed in the pixel region. The common electrodes 137a are made of any one selected from a transparent material group consisting of ITO (Indium Tin Oxide) and IZO (Indium Zinc Oxide). In the present invention, an example will be given of the common electrodes 137a made of ITO (Indium Tin Oxide).</p><p id="p0043" num="0043">Accordingly, the common electrodes 137a supply a reference voltage, i.e., common voltage, to each pixel in order to drive liquid crystals. The common electrodes 137a form a fringe field by overlapping the large-area pixel electrode 121a, with the passivation film 129 interposed therebetween.</p><p id="p0044" num="0044">Although not shown, a lower alignment film (not shown) is formed over the entire surface of the substrate including the plurality of common electrodes 137a.</p><p id="p0045" num="0045">A black matrix BM (not shown) is formed on a color filter substrate (not shown), which is separated from the thin film transistor array substrate, i.e., the insulating substrate 101, and is to be bonded thereto, in order to prevent light transmission into the regions excluding the pixel region.</p><p id="p0046" num="0046">Although not shown, color filter layers of red, green, and blue are formed in the pixel region of the color filter substrate. The black matrix is formed between the red, green, and blue color filter layers of the color filter substrate.</p><p id="p0047" num="0047">When bonding the color filter substrate and the insulating substrate, which is the thin film transistor substrate, the black matrix overlaps the regions excluding the pixel region of the insulating substrate 101, for example, the top parts of the thin film transistor T, gate line 111a, and data line 125a.</p><p id="p0048" num="0048">Although not shown, an upper alignment film (not shown) is formed on the color filter layers to align liquid crystals in a given direction.<!-- EPO <DP n="13"> --></p><p id="p0049" num="0049">In this way, when a data signal is supplied to the pixel electrode 121a via the thin film transistor T, a fringe field is formed between the common electrodes 137a supplied with a common voltage and the pixel electrode 121a, making the liquid crystal molecules arranged in a horizontal direction between the insulating substrate 101 and the color filter substrate rotate according to dielectric anisotropy. The transmittance of light that transmits through the pixel regions vary according to the degree of rotation of the liquid crystal molecules, thus implementing gray scales.</p><p id="p0050" num="0050">A method for fabricating the thus-configured array substrate for the FFS mode liquid crystal display device according to an embodiment of the present invention will now be described with reference to <figref idrefs="f0004 f0005 f0006 f0007 f0008 f0009">FIGs. 5a to 5m</figref>.</p><p id="p0051" num="0051"><figref idrefs="f0004 f0005 f0006 f0007 f0008 f0009">FIGs. 5a to 5m</figref> are cross-sectional views of a fabrication process of a thin film transistor array substrate for an FFS mode liquid crystal display device according to an exemplary embodiment of the present invention.</p><p id="p0052" num="0052">As shown in <figref idrefs="f0004">FIG. 5a</figref>, a first insulating film 103 made of a photosensitive organic insulating material, such as a photo soluble gate insulator (photo SGI), photo acryl (PAC), and PSG, or an inorganic insulating material is formed on the transparent insulating substrate 101. Here, an example will be given of the first insulating film 103 made of photo acryl, which is an organic insulating material.</p><p id="p0053" num="0053">Next, as shown in <figref idrefs="f0004">FIG. 5b</figref>, the first insulating film 103 undergoes an exposure process using a first mask (not shown), and then an exposed portion of the first insulating film 103 is selectively removed by a developing process, thereby forming an opening 103a having a stepped portion of a given height.</p><p id="p0054" num="0054">Next, a first conductive layer 105 is deposited on top of the first insulating film 103 including the opening 103a by sputtering, and a first photosensitive film<!-- EPO <DP n="14"> --> (not shown) is applied thereon. The first conductive layer 105 is made of at least one selected from a conductive metal group consisting of aluminum (Al), tungsten (W), copper (Cu), molybdenum (Mo), chromium (Cr), titanium (Ti), molytungsten (MoW), molytitanium (MoTi), and copper/molytitanium (Cu/MoTi).</p><p id="p0055" num="0055">Next, the first photosensitive film undergoes an exposure process using a second mask (not shown), and then an exposed portion of the first photosensitive film is selectively removed by a developing process, thereby forming a first photosensitive film pattern 107.</p><p id="p0056" num="0056">Next, as shown in <figref idrefs="f0004">FIG. 5c</figref>. the first conductive layer 105 is selectively etched by using the first photosensitive film pattern 107 as an etching mask, thereby forming a first light shielding film pattern 105a. The first light shielding film pattern 105a is formed across a top part of the first insulating film 103 including the inside of the opening 103a.</p><p id="p0057" num="0057">The first light shielding film pattern 105a serves to block or reflect light coming from a backlight. Also, the area of the first light shielding film pattern 105a is larger than the area of the regions of a source electrode 125b, drain electrode 125c, and active layer 117a to be formed in a subsequent process and the area of the second light shielding film pattern 133a.</p><p id="p0058" num="0058">Next, the first photosensitive film pattern 107 is removed, and then a first gate insulating film 109 is formed on a top part of the first insulating film 103 including the first light shielding film pattern 105a. The first gate insulating film 109 is made of any one inorganic insulating material selected from the group consisting of a silicon oxide film SiO<sub>2</sub> and a silicon nitride film.</p><p id="p0059" num="0059">Next, a second conductive layer 111 is deposited on top of the first gate insulating film 109 by sputtering, and then a second photosensitive film (not<!-- EPO <DP n="15"> --> shown) is applied thereon. The second conductive layer 111 is made of an opaque metal material, for example, at least one selected from a conductive metal group consisting of aluminum (Al), tungsten (W), copper (Cu), molybdenum (Mo), chromium (Cr), titanium (Ti), molytungsten (MoW), molytitanium (MoTi), and copper/molytitanium (Cu/MoTi).</p><p id="p0060" num="0060">Next, the second photosensitive film undergoes an exposure process using a third mask (not shown), and then an exposed portion of the second photosensitive film is selectively removed by a developing process, thereby forming a second photosensitive film pattern 113.</p><p id="p0061" num="0061">Next, as shown in <figref idrefs="f0005">FIG. 5d</figref>, the second conductive layer 111 is etched by using the second photosensitive film pattern 113 as an etching mask to thereby form a gate line 111a (see <figref idrefs="f0002">FIG. 3</figref>) and a gate electrode 111b vertically extending from the gate line 111a. The gate electrode 111b overlaps the first light shielding film pattern 105a, and is located within the opening 103a of the first insulating film 103. The area of the gate electrode 111b is smaller than the area of the first light shielding film pattern 105a.</p><p id="p0062" num="0062">Next, as shown in <figref idrefs="f0005">FIG. 5e</figref>, the second photosensitive film pattern 113 is removed, a pure amorphous silicon layer (a-Si:H) 117 and an amorphous silicon layer (n+ or p+) 118 containing impurities, together with a second gate insulating film 115, are sequentially stacked on top of the first gate insulating film 109 including the gate electrode 111b, and then a third photosensitive film (not shown) is applied thereon. The amorphous silicon layer (a-Si:H) 117 and the amorphous silicon layer (n+ or p+) 118 containing impurities are deposited by a chemical vapor deposition (CVD) method.</p><p id="p0063" num="0063">Next, the third photosensitive film undergoes an exposure process using a<!-- EPO <DP n="16"> --> fourth mask (not shown), and an exposed portion of the third photosensitive film is selectively removed by a developing process, thereby forming a third photosensitive film pattern 119.</p><p id="p0064" num="0064">Next, as shown in <figref idrefs="f0005">FIG. 5f</figref>, the pure amorphous silicon layer (a-Si:H) 117 and the amorphous silicon layer (n+ or p+) 118 containing impurities are selectively etched by using the third photosensitive film pattern 119 as an etching mask, thereby forming an active layer 117a and an ohmic contact layer 118a on the second gate insulating film 115 above the gate electrode 111b.</p><p id="p0065" num="0065">Next, as shown in <figref idrefs="f0006">FIG. 5g</figref>, the third photosensitive film pattern 119 is removed, a first transparent conductive layer 121 is deposited by sputtering on top of the second gate insulating film 115 including the active layer 117a and the ohmic contact layer 118a, and then a fourth photosensitive film (not shown) is applied thereon. The first transparent conductive layer 121 is made of any one selected from the group consisting of ITO (Indium Tin Oxide) and IZO (Indium Zinc Oxide). Here, an example will be given of the first transparent conductive layer 121 made of ITO (Indium Tin Oxide).</p><p id="p0066" num="0066">Next, the fourth photosensitive film undergoes an exposure process using a fifth mask (not shown), and then an exposed portion of the fourth photosensitive film is selectively removed by a developing process, thereby forming a fourth photosensitive film pattern 123.</p><p id="p0067" num="0067">Next, as shown in <figref idrefs="f0006">FIG. 5h</figref>, the first transparent conductive layer 121 is selectively etched by using the fourth photosensitive film pattern 123 as an etching mask to thereby form a pixel electrode 121a. The pixel electrode 121a is formed over the entire surface of a pixel region of the insulating substrate 101 corresponding to the space between the gate line 111a and the data line 125a<!-- EPO <DP n="17"> --> (see <figref idrefs="f0002">FIG. 3</figref>).</p><p id="p0068" num="0068">Next, the fourth photosensitive film pattern 123 is removed, a third conductive layer 125 is deposited by sputtering over the entire surface of the substrate including the pixel electrode 121a, and then a fifth photosensitive film (not shown) is applied thereon. The third conductive layer 125 is made of at least one selected from a conductive metal group consisting of aluminum (Al), tungsten (W), copper (Cu), molybdenum (Mo), chromium (Cr), titanium (Ti), molytungsten (MoW), molytitanium (MoTi), and copper/molytitanium (Cu/MoTi).</p><p id="p0069" num="0069">Next, the fifth photosensitive film undergoes an exposure process using a sixth mask (not shown), and an exposed portion of the fifth photosensitive film is selectively removed by a developing process, thereby forming a fifth photosensitive film pattern 127.</p><p id="p0070" num="0070">Next, as shown in <figref idrefs="f0007">FIG. 5i</figref>, the third conductive layer 125 is selectively etched by using the fifth photosensitive film pattern 127 as an etching mask to thereby form a data line 125a (see <figref idrefs="f0002">FIG. 3</figref>), a source electrode 125b extending from the data line 125a, and a drain electrode 125c spaced apart from the source electrode 125b by a channel region. After etching the third conductive layer 125, the ohmic contact layer 118a under the third conductive layer 125 is additionally etched and separated in twos. The drain electrode 125c is directly connected to the pixel electrode 121a.</p><p id="p0071" num="0071">In this way, a thin film transistor T is formed at a point where the gate line 111a and the data line 125a perpendicularly cross each other. The thin film transistor T includes the gate electrode 111b, the second gate insulating film 115, the active layer 117a, the source electrode 125b, and the drain electrode 125c. Especially, the gate electrode 111b, the second gate insulating film 115, the active<!-- EPO <DP n="18"> --> layer 117a, the source electrode 125b, and the drain electrode 125c, which constitute the thin film transistor T, overlap the opening 103a of the first insulating film 103.</p><p id="p0072" num="0072">Next, the fifth photosensitive film pattern 127 is removed, and then an inorganic insulating material or organic insulating material is deposited over the entire surface of the substrate including the source electrode 125b and the drain electrode 125c, thereby forming a passivation film 129.</p><p id="p0073" num="0073">Next, as shown in <figref idrefs="f0007">FIG. 5j</figref>, a second insulating film 131 made of a photosensitive organic insulating material, such as a photo soluble gate insulator (photo SGI), photo acryl (PAC), and PSG, or an inorganic insulating material is formed on top of the passivation film 129. Here, an example will be given of the second insulating film 131 made of photo acryl, which is an organic insulating material.</p><p id="p0074" num="0074">Next, the second insulating film 131 undergoes an exposure process using a seventh mask (not shown), and then an exposed portion of the second insulating film 131 is selectively removed by a developing process, thereby forming a second insulating film pattern 131a. The second insulating film pattern 131a overlaps the thin film transistor T.</p><p id="p0075" num="0075">Next, as shown in <figref idrefs="f0008">FIG. 5k</figref>, a fourth conductive layer 133 is deposited on top of the passivation film 129 including the second insulating film pattern 131a by sputtering, and a sixth photosensitive film (not shown) is applied thereon. The fourth conductive layer 133 is made of at least one selected from a conductive metal group consisting of aluminum (Al), tungsten (W), copper (Cu), molybdenum (Mo), chromium (Cr), titanium (Ti), molytungsten (MoW), molytitanium (MoTi), and copper/molytitanium (Cu/MoTi).<!-- EPO <DP n="19"> --></p><p id="p0076" num="0076">Next, the forth photosensitive film undergoes an exposure process using an eighth mask (not shown), and then an exposed portion of the sixth photosensitive film is selectively removed by a developing process, thereby forming a sixth photosensitive film pattern 135.</p><p id="p0077" num="0077">Next, as shown in <figref idrefs="f0007">FIG. 5I</figref>, the fourth conductive layer 133 is selectively etched by using the sixth photosensitive film pattern 135 as an etching mask, thereby forming a second light shielding film pattern 133a. The second light shielding film pattern 133a is formed on the second insulating film pattern 131a to overlap the thin film transistor T and the first light shielding film pattern 105a.</p><p id="p0078" num="0078">The area of the second light shielding film pattern 133a is larger than the area of the thin film transistor T, for example, the source electrode 125b, drain electrode 125c, and active layer 117a, but smaller than the area of the first light shielding film pattern 105a.</p><p id="p0079" num="0079">Accordingly, the structure of the second light shielding film pattern 133a is provided above the thin film transistor T by using a stepped portion of the second insulating film pattern 131a, thereby blocking even reflected or scattered light.</p><p id="p0080" num="0080">Next, the sixth photosensitive film pattern 135 is removed, a second transparent conductive layer 137 is deposited by sputtering on top of the passivation film 129 including the second light shielding film pattern 133a, and then a seventh photosensitive film (not shown) is applied thereon. The second transparent conductive layer 137 is made of any one selected from the group consisting of ITO (Indium Tin Oxide) and IZO (Indium Zinc Oxide). Here, an example will be given of the second transparent conductive layer 137 made of ITO (Indium Tin Oxide).</p><p id="p0081" num="0081">Next, the seventh photosensitive film undergoes an exposure process<!-- EPO <DP n="20"> --> using a ninth mask (not shown), and then an exposed portion of the seventh photosensitive film is selectively removed by a developing process, thereby forming a seventh photosensitive film pattern 139.</p><p id="p0082" num="0082">Next, as shown in <figref idrefs="f0009">FIG. 5m</figref>, the second transparent conductive layer 137 is selectively etched by using the seventh photosensitive film pattern 139 as an etching mask to thereby form a plurality of divided common electrodes 137a overlapping the pixel electrode 121a.</p><p id="p0083" num="0083">Accordingly, the common electrodes 137a supply a reference voltage, i.e., common voltage, to each pixel in order to drive liquid crystals. The common electrodes 137a form a fringe field by overlapping the large-area pixel electrode 121a, with the passivation film 129 interposed therebetween.</p><p id="p0084" num="0084">Afterwards, the seventh photosensitive film pattern 139 is removed, and then although not shown, a lower alignment film (not shown) is formed over the entire surface of the substrate including the plurality of common electrodes 137a, thereby completing the fabrication process of the thin film transistor array substrate.</p><p id="p0085" num="0085">A black matrix BM (not shown) is formed on a color filter substrate (not shown), which is separated from the thin film transistor array substrate, i.e., the insulating substrate 101, and is to be bonded thereto, in order to prevent light transmission into the regions excluding the pixel region.</p><p id="p0086" num="0086">Although not shown, color filter layers of red, green, and blue are formed in the pixel region of the color filter substrate. The black matrix is formed between the red, green, and blue color filter layers of the color filter substrate.</p><p id="p0087" num="0087">When bonding the color filter substrate and the insulating substrate, which is the thin film transistor substrate, the black matrix overlaps the regions excluding<!-- EPO <DP n="21"> --> the pixel region of the insulating substrate 101, for example, the top parts of the thin film transistor T, gate line 111a, and data line 125a.</p><p id="p0088" num="0088">Although not shown, an upper alignment film (not shown) is formed on the color filter layers to align liquid crystals in a given direction, thereby completing a color filter array fabrication process.</p><p id="p0089" num="0089">In this way, when a data signal is supplied to the pixel electrode 121a via the thin film transistor T, a fringe field is formed between the common electrodes 137a supplied with a common voltage and the pixel electrode 121a, making the liquid crystal molecules arranged in a horizontal direction between the insulating substrate 101 and the color filter substrate rotate according to dielectric anisotropy. The transmittance of light that transmits through the pixel regions vary according to the degree of rotation of the liquid crystal molecules, thus implementing gray scales.</p><p id="p0090" num="0090">As discussed above, according to the array substrate for the FFS mode liquid crystal display device and the method for fabricating the same according to an embodiment of the present invention, leakage current of the thin film transistor for the liquid crystal display device can be prevented by providing a light shielding film structure above and below the thin film transistor and blocking light entering a channel area of the device. In particular, the present invention can implement the performance of a thin film transistor device by preventing sunlight and light from a high-luminance backlight from entering the channel by means of a light shielding film structure provided above and below the thin film transistor.</p><p id="p0091" num="0091">According to the present invention, even the light reflected in all directions that may enter the channel can be blocked by providing a light shielding film structure above and below the thin film transistor. Moreover, even reflected or<!-- EPO <DP n="22"> --> scattered light can be blocked by forming a light shielding film structure using a stepped portion of an insulating film.</p><p id="p0092" num="0092">An array substrate for a liquid crystal display device according to another embodiment of the present invention will be described in detail with reference to the accompanying drawings.</p><p id="p0093" num="0093"><figref idrefs="f0010">FIG. 6</figref> is a plan view of a thin film transistor array substrate for an FFS mode liquid crystal display device according to another embodiment of the present invention.</p><p id="p0094" num="0094"><figref idrefs="f0011">FIG. 7</figref> is a cross-sectional view taken along line VII-VII of <figref idrefs="f0010">FIG. 6</figref>, schematically illustrating a thin film transistor array substrate for an FFS mode liquid crystal display device according to another embodiment of the present invention.</p><p id="p0095" num="0095">An array substrate for a liquid crystal display device according to another embodiment of the present invention includes: a first insulating film 203 formed on an insulating substrate 201 and having an opening 203a; a gate electrode 205b formed on the first insulating film 203 including the opening 203a; a gate insulating film 209 formed over the entire surface of the insulating substrate 201 including the gate electrode 205b; an active layer 211a formed on the gate insulating film 209 within the opening 203a and overlapping the gate electrode 205b; a pixel electrode 121a formed on top of the gate insulating film 209 to be separated from the active layer 211 a; a source electrode 219b and a drain electrode 219c formed on top of the active layer 211a, the drain electrode 219c being separated from the source electrode 219b and directly connected to the pixel electrode 215a; a passivation film 223 formed over the entire surface of the insulating substrate 201 including the source electrode 219b and the drain electrode 219c; a second<!-- EPO <DP n="23"> --> insulating film pattern 225a formed on top of the passivation film 223 and overlapping the gate electrode 205b; a light shielding film pattern 227a formed on the second insulating film pattern 225a and overlapping the gate electrode 205b; and a plurality of divided common electrodes 231a formed on top of the passivation film 223 and overlapping the pixel electrode 215a.</p><p id="p0096" num="0096">The gate electrode 205b extends vertically from a gate line 205a formed in one direction on the insulating substrate 201.</p><p id="p0097" num="0097">The gate electrode 205b may be made of at least one selected from a conductive metal group consisting of aluminum (Al), tungsten (W), copper (Cu), molybdenum (Mo), chromium (Cr), titanium (Ti), molytungsten (MoW), molytitanium (MoTi), and copper/molytitanium (Cu/MoTi). The gate electrode 205b serves to block or reflect light coming from a backlight. Also, as shown in <figref idrefs="f0011">FIG. 7</figref>, the area A1 of the gate electrode 205b is larger than the area A3 of the regions of the source electrode 219b, drain electrode 219c, and active layer 211a and the area A2 of the light shielding film pattern 227a.</p><p id="p0098" num="0098">Accordingly, light entering a channel area of the thin film transistor T from the backlight can be blocked by forming the structure of the gate electrode 205b constituting the thin film transistor T across a top part including the inside of the opening 203a of the first insulating film 203. As a result, leakage current of the thin film transistor for the liquid crystal display device can be prevented.</p><p id="p0099" num="0099">Moreover, the first insulating film 203 has the opening 203a formed thereon to have a stepped portion of a given height, and is made of an organic insulating material, such as a photo soluble gate insulator (photo SGI), photo acryl (PAC), and PSG, or an inorganic insulating material. Here, an example will be given of the first insulating film 203 made of photo acryl, which is an organic<!-- EPO <DP n="24"> --> insulating material.</p><p id="p0100" num="0100">Accordingly, the gate electrode 205b is formed below the active layer 211a by using a stepped portion of the first insulating film 203, thereby blocking even reflected or scattered light.</p><p id="p0101" num="0101">Moreover, the pixel electrode 215a is formed over the entire surface of a pixel region of the insulating substrate 201 corresponding to the space between the gate line 205a and a data line 219a. The pixel electrode 215a may be made of any one selected from a transparent material group consisting of ITO (Indium Tin Oxide) and IZO (Indium Zinc Oxide).</p><p id="p0102" num="0102">Referring to <figref idrefs="f0010">FIG. 6</figref>, the source electrode 215b extends from the data line 219a perpendicularly crossing the gate line 205a formed in one direction of the insulating substrate 201, and is formed on the gate insulating film 209 including the active layer 211a.</p><p id="p0103" num="0103">The drain electrode 219c is spaced apart from the source electrode 215b by a channel region, and directly connected to the pixel electrode 215a.</p><p id="p0104" num="0104">In this way, a thin film transistor T is formed at a point where the gate line 205a and the data line 219a perpendicularly cross each other. The thin film transistor T includes the gate electrode 205b, the gate insulating film 209, the active layer 211a, the source electrode 219b, and the drain electrode 219c. Especially, the gate electrode 205b, the gate insulating film 209, the active layer 211a, the source electrode 219b, and the drain electrode 219c, which constitute the thin film transistor T, overlap the opening 203a of the first insulating film 203.</p><p id="p0105" num="0105">The second insulating film pattern 225a overlaps the thin film transistor T, and is made of an organic insulating material, such as photo acryl, or an inorganic insulating material. Here, an example will be given of the second insulating film<!-- EPO <DP n="25"> --> pattern 225a made of photo acryl, which is an organic insulating material.</p><p id="p0106" num="0106">The light shielding film pattern 227a is formed on the second insulating film pattern 225a to overlap the thin film transistor T and the gate electrode 205b. The area A2 of the light shielding film pattern 227a is larger than the area A3 of the thin film transistor T, for example, the source electrode 219b, drain electrode 219c, and active layer 211a, but smaller than the area A1 of the gate electrode 205b.</p><p id="p0107" num="0107">Accordingly, the structure of the light shielding film pattern 227a is provided above the thin film transistor T by using a stepped portion of the second insulating film pattern 225a, thereby blocking even reflected or scattered light.</p><p id="p0108" num="0108">The common electrodes 231a are formed to overlap the pixel electrode 215a, with the passivation film 223 interposed therebetween. The common electrodes 231a overlap the pixel electrode 215a having a large area disposed in the pixel region. The common electrodes 231a are made of any one selected from a transparent material group consisting of ITO (Indium Tin Oxide) and IZO (Indium Zinc Oxide). In the present invention, an example will be given of the common electrodes 231a made of ITO (Indium Tin Oxide).</p><p id="p0109" num="0109">Accordingly, the common electrodes 231a supply a reference voltage, i.e., common voltage, to each pixel in order to drive liquid crystals. The common electrodes 231a form a fringe field by overlapping the large-area pixel electrode 215a, with the passivation film 223 interposed therebetween.</p><p id="p0110" num="0110">Although not shown, a lower alignment film (not shown) is formed over the entire surface of the substrate including the plurality of common electrodes 231a.</p><p id="p0111" num="0111">A black matrix BM (not shown) is formed on a color filter substrate (not shown), which is separated from the thin film transistor array substrate, i.e., the insulating substrate 201, and is to be bonded thereto, in order to prevent light<!-- EPO <DP n="26"> --> transmission into the regions excluding the pixel region.</p><p id="p0112" num="0112">Although not shown, color filter layers of red, green, and blue are formed in the pixel region of the color filter substrate. The black matrix is formed between the red, green, and blue color filter layers of the color filter substrate.</p><p id="p0113" num="0113">When bonding the color filter substrate and the insulating substrate, which is the thin film transistor substrate, the black matrix overlaps the regions excluding the pixel region of the insulating substrate 201, for example, the top parts of the thin film transistor T, gate line 205a, and data line 219a.</p><p id="p0114" num="0114">Although not shown, an upper alignment film (not shown) is formed on the color filter layers to align liquid crystals in a given direction.</p><p id="p0115" num="0115">In this way, when a data signal is supplied to the pixel electrode 215a via the thin film transistor T, a fringe field is formed between the common electrodes 231a supplied with a common voltage and the pixel electrode 215a, making the liquid crystal molecules arranged in a horizontal direction between the insulating substrate 201 and the color filter substrate rotate according to dielectric anisotropy. The transmittance of light that transmits through the pixel regions vary according to the degree of rotation of the liquid crystal molecules, thus implementing gray scales.</p><p id="p0116" num="0116">A method for fabricating the thus-configured array substrate for the FFS mode liquid crystal display device according to another embodiment of the present invention will now be described with reference to <figref idrefs="f0012 f0013 f0014 f0015 f0016">FIGs. 8a to 8k</figref>.</p><p id="p0117" num="0117"><figref idrefs="f0012 f0013 f0014 f0015 f0016">FIGs. 8a to 8k</figref> are cross-sectional views of a fabrication process of a thin film transistor array substrate for an FFS mode liquid crystal display device according to another exemplary embodiment of the present invention.</p><p id="p0118" num="0118">As shown in <figref idrefs="f0012">FIG. 8a</figref>, a first insulating film 203 made of a photosensitive<!-- EPO <DP n="27"> --> organic insulating material, such as a photo soluble gate insulator (photo SGI), photo acryl (PAC), and PSG, or an inorganic insulating material is formed on the transparent insulating substrate 201. Here, an example will be given of the first insulating film 203 made of photo acryl, which is an organic insulating material.</p><p id="p0119" num="0119">Next, as shown in <figref idrefs="f0012">FIG. 8b</figref>, the first insulating film 203 undergoes an exposure process using a first mask (not shown), and then an exposed portion of the first insulating film 203 is selectively removed by a developing process, thereby forming an opening 203a having a stepped portion of a given height.</p><p id="p0120" num="0120">Next, a first conductive layer 205 is deposited on top of the first insulating film 203 including the opening 203a by sputtering, and a first photosensitive film (not shown) is applied thereon. The first conductive layer 205 is made of at least one selected from a conductive metal group consisting of aluminum (Al), tungsten (W), copper (Cu), molybdenum (Mo), chromium (Cr), titanium (Ti), molytungsten (MoW), molytitanium (MoTi), and copper/molytitanium (Cu/MoTi).</p><p id="p0121" num="0121">Next, the first photosensitive film undergoes an exposure process using a second mask (not shown), and then an exposed portion of the first photosensitive film is selectively removed by a developing process, thereby forming a first photosensitive film pattern 207.</p><p id="p0122" num="0122">Next, as shown in <figref idrefs="f0012">FIG. 8c</figref>. the first conductive layer 205 is selectively etched by using the first photosensitive film pattern 207 as an etching mask, thereby forming a gate line 205a (see <figref idrefs="f0010">FIG. 6</figref>) and a gate electrode 205b extending vertically from the gate line 205a. The gate electrode 205b is formed across a top part of the first insulating film 203 including the inside of the opening 203a.</p><p id="p0123" num="0123">The gate electrode 205b serves to block or reflect light coming from a backlight. Also, the area of the gate electrode 205b is larger than the area of the<!-- EPO <DP n="28"> --> regions of a source electrode 219b, drain electrode 219c, and active layer 211a to be formed in a subsequent process and the area of a light shielding film pattern 227a.</p><p id="p0124" num="0124">Next, the first photosensitive film pattern 207 is removed, and then a gate insulating film 209 is formed on a top part of the first insulating film 203 including the gate electrode 205b. The gate insulating film 209 is made of any one inorganic insulating material selected from the group consisting of a silicon oxide film SiO<sub>2</sub> and a silicon nitride film.</p><p id="p0125" num="0125">Next, as shown in <figref idrefs="f0012">FIG. 8c</figref>, a pure amorphous silicon layer (a-Si:H) 211 and an amorphous silicon layer (n+ or p+) 212 containing impurities are sequentially stacked on top of the gate insulating film 209, and then a second photosensitive film (not shown) is applied thereon. The amorphous silicon layer (a-Si:H) 211 and the amorphous silicon layer (n+ or p+) 212 containing impurities are deposited by a chemical vapor deposition (CVD) method.</p><p id="p0126" num="0126">Next, the second photosensitive film undergoes an exposure process using a third mask (not shown), and an exposed portion of the second photosensitive film is selectively removed by a developing process, thereby forming a second photosensitive film pattern 213.</p><p id="p0127" num="0127">Next, as shown in <figref idrefs="f0013">FIG. 8d</figref>, the pure amorphous silicon layer (a-Si:H) 211 and the amorphous silicon layer (n+ or p+) 212 containing impurities are selectively etched by using the second photosensitive film pattern 213 as an etching mask, thereby forming an active layer 211a and an ohmic contact layer 212a on the gate insulating film 209 above the gate electrode 205b.</p><p id="p0128" num="0128">Next, as shown in <figref idrefs="f0013">FIG. 8e</figref>, the second photosensitive film pattern 213 is removed, a first transparent conductive layer 215 is deposited by sputtering on top<!-- EPO <DP n="29"> --> of the gate insulating film 209 including the active layer 211a and the ohmic contact layer 212a, and then a third photosensitive film (not shown) is applied thereon. The first transparent conductive layer 215 is made of any one selected from the group consisting of ITO (Indium Tin Oxide) and IZO (Indium Zinc Oxide). Here, an example will be given of the first transparent conductive layer 215 made of ITO (Indium Tin Oxide).</p><p id="p0129" num="0129">Next, the third photosensitive film undergoes an exposure process using a fourth mask (not shown), and then an exposed portion of the third photosensitive film is selectively removed by a developing process, thereby forming a third photosensitive film pattern 217.</p><p id="p0130" num="0130">Next, as shown in <figref idrefs="f0014">FIG. 8f</figref>, the first transparent conductive layer 215 is selectively etched by using the third photosensitive film pattern 217 as an etching mask to thereby form a pixel electrode 215a. The pixel electrode 215a is formed over the entire surface of a pixel region of the insulating substrate 201 corresponding to the space between the gate line 205a (see <figref idrefs="f0010">FIG. 6</figref>) and the data line 219a (see <figref idrefs="f0010">FIG. 6</figref>).</p><p id="p0131" num="0131">Next, the third photosensitive film pattern 217 is removed, a second conductive layer 219 is deposited by sputtering over the entire surface of the substrate including the pixel electrode 215a, and then a fourth photosensitive film (not shown) is applied thereon. The second conductive layer 219 is made of at least one selected from a conductive metal group consisting of aluminum (Al), tungsten (W), copper (Cu), molybdenum (Mo), chromium (Cr), titanium (Ti), molytungsten (MoW), molytitanium (MoTi), and copper/molytitanium (Cu/MoTi).</p><p id="p0132" num="0132">Next, the fourth photosensitive film undergoes an exposure process using a fifth mask (not shown), and an exposed portion of the fourth photosensitive film<!-- EPO <DP n="30"> --> is selectively removed by a developing process, thereby forming a fourth photosensitive film pattern 221.</p><p id="p0133" num="0133">Next, as shown in <figref idrefs="f0014">FIG. 8g</figref>, the second conductive layer 219 is selectively etched by using the fourth photosensitive film pattern 221 as an etching mask to thereby form a data line 219a (see <figref idrefs="f0010">FIG. 6</figref>), a source electrode 219b extending from the data line 219a, and a drain electrode 219c spaced apart from the source electrode 219b by a channel region. After etching the second conductive layer 219, the ohmic contact layer 212a under the second conductive layer 219 is additionally etched and separated in twos. The drain electrode 219c is directly connected to the pixel electrode 215a.</p><p id="p0134" num="0134">In this way, a thin film transistor T is formed at a point where the gate line 205a and the data line 219a perpendicularly cross each other. The thin film transistor T includes the gate electrode 205b, the gate insulating film 209, the active layer 211a, the source electrode 219b, and the drain electrode 219c. Especially, the gate electrode 205b, the gate insulating film 209, the active layer 211a, the source electrode 219b, and the drain electrode 219c, which constitute the thin film transistor T, overlap the opening 203a of the first insulating film 203.</p><p id="p0135" num="0135">Next, the fourth photosensitive film pattern 221 is removed, and then an inorganic insulating material or organic insulating material is deposited over the entire surface of the substrate including the source electrode 219b and the drain electrode 219c, thereby forming a passivation film 223.</p><p id="p0136" num="0136">Next, as shown in <figref idrefs="f0015">FIG. 8h</figref>, a second insulating film 225 made of a photosensitive organic insulating material, such as a photo soluble gate insulator (photo SGI), photo acryl (PAC), and PSG, or an inorganic insulating material is formed on top of the passivation film 223. Here, an example will be given of the<!-- EPO <DP n="31"> --> second insulating film 225 made of photo acryl, which is an organic insulating material.</p><p id="p0137" num="0137">Next, as shown in <figref idrefs="f0015">FIG. 8i</figref>, the second insulating film 225 undergoes an exposure process using a sixth mask (not shown), and then an exposed portion of the second insulating film 225 is selectively removed by a developing process, thereby forming a second insulating film pattern 225a. The second insulating film pattern 225a overlaps the thin film transistor T.</p><p id="p0138" num="0138">Next, a third conductive layer 227 is deposited on top of the passivation film 223 including the second insulating film pattern 225a by sputtering, and a fifth photosensitive film (not shown) is applied thereon. The third conductive layer 227 is made of at least one selected from a conductive metal group consisting of aluminum (Al), tungsten (W), copper (Cu), molybdenum (Mo), chromium (Cr), titanium (Ti), molytungsten (MoW), molytitanium (MoTi), and copper/molytitanium (Cu/MoTi).</p><p id="p0139" num="0139">Next, the fifth photosensitive film undergoes an exposure process using a seventh mask (not shown), and then an exposed portion of the fifth photosensitive film is selectively removed by a developing process, thereby forming a fifth photosensitive film pattern 229.</p><p id="p0140" num="0140">Next, as shown in <figref idrefs="f0016">FIG. 8j</figref>, the third conductive layer 227 is selectively etched by using the fifth photosensitive film pattern 229 as an etching mask, thereby forming a light shielding film pattern 227a. The light shielding film pattern 227a is formed on the second insulating film pattern 225a to overlap the thin film transistor T and the gate electrode 205b.</p><p id="p0141" num="0141">The area of the light shielding film pattern 227 is larger than the area of the thin film transistor T, for example, the source electrode 219b, drain electrode<!-- EPO <DP n="32"> --> 219c, and active layer 211a, but smaller than the area of the gate electrode 205a.</p><p id="p0142" num="0142">Accordingly, the structure of the light shielding film pattern 227a is provided above the thin film transistor T by using a stepped portion of the second insulating film pattern 225a, thereby blocking even reflected or scattered light.</p><p id="p0143" num="0143">Next, the fifth photosensitive film pattern 229 is removed, a second transparent conductive layer 231 is deposited by sputtering on top of the passivation film 223 including the light shielding film pattern 227a, and then a sixth photosensitive film (not shown) is applied thereon. The second transparent conductive layer 231 is made of any one selected from the group consisting of ITO (Indium Tin Oxide) and IZO (Indium Zinc Oxide). Here, an example will be given of the second transparent conductive layer 231 made of ITO (Indium Tin Oxide).</p><p id="p0144" num="0144">Next, the sixth photosensitive film undergoes an exposure process using an eighth mask (not shown), and then an exposed portion of the sixth photosensitive film is selectively removed by a developing process, thereby forming a sixth photosensitive film pattern 233.</p><p id="p0145" num="0145">Next, as shown in <figref idrefs="f0016">FIG. 8k</figref>, the second transparent conductive layer 231 is selectively etched by using the sixth photosensitive film pattern 233 as an etching mask to thereby form a plurality of divided common electrodes 231a overlapping the pixel electrode 215a.</p><p id="p0146" num="0146">Accordingly, the common electrodes 231a supply a reference voltage, i.e., common voltage, to each pixel in order to drive liquid crystals. The common electrodes 231a form a fringe field by overlapping the large-area pixel electrode 215a, with the passivation film 223 interposed therebetween.</p><p id="p0147" num="0147">Afterwards, the sixth photosensitive film pattern 233 is removed, and then although not shown, a lower alignment film (not shown) is formed over the entire<!-- EPO <DP n="33"> --> surface of the substrate including the plurality of common electrodes 231a, thereby completing the fabrication process of the thin film transistor array substrate.</p><p id="p0148" num="0148">A black matrix BM (not shown) is formed on a color filter substrate (not shown), which is separated from the thin film transistor array substrate, i.e., the insulating substrate 201, and is to be bonded thereto, in order to prevent light transmission into the regions excluding the pixel region.</p><p id="p0149" num="0149">Although not shown, color filter layers of red, green, and blue are formed in the pixel region of the color filter substrate. The black matrix is formed between the red, green, and blue color filter layers of the color filter substrate.</p><p id="p0150" num="0150">When bonding the color filter substrate and the insulating substrate, which is the thin film transistor substrate, the black matrix overlaps the regions excluding the pixel region of the insulating substrate 201, for example, the top parts of the thin film transistor T, gate line 205a, and data line 219a.</p><p id="p0151" num="0151">Although not shown, an upper alignment film (not shown) is formed on the color filter layers to align liquid crystals in a given direction, thereby completing a color filter array fabrication process.</p><p id="p0152" num="0152">In this way, when a data signal is supplied to the pixel electrode 215a via the thin film transistor T, a fringe field is formed between the common electrodes 231a supplied with a common voltage and the pixel electrode 215a, making the liquid crystal molecules arranged in a horizontal direction between the insulating substrate 201 and the color filter substrate rotate according to dielectric anisotropy. The transmittance of light that transmits through the pixel regions vary according to the degree of rotation of the liquid crystal molecules, thus implementing gray scales.<!-- EPO <DP n="34"> --></p><p id="p0153" num="0153">As discussed above, according to the array substrate for the FFS mode liquid crystal display device and the method for fabricating the same according to another embodiment of the present invention, leakage current of the thin film transistor for the liquid crystal display device can be prevented by providing a light shielding film structure above and below the thin film transistor and blocking light entering a channel area of the device. In particular, the present invention can implement the performance of a thin film transistor device by preventing sunlight and light from a high-luminance backlight from entering the channel by means of a light shielding film structure provided above and below the thin film transistor.</p><p id="p0154" num="0154">According to the present invention, even the light reflected in all directions that may enter the channel can be blocked by providing a light shielding film structure above and below the thin film transistor. Moreover, even reflected or scattered light can be blocked by forming a light shielding film structure using a stepped portion of an insulating film.</p><p id="p0155" num="0155">An array substrate for a liquid crystal display device according to yet another embodiment of the present invention will be described in detail with reference to the accompanying drawings.</p><p id="p0156" num="0156"><figref idrefs="f0017">FIG. 9</figref> is a cross-sectional view taken along line VII-VII of <figref idrefs="f0010">FIG. 6</figref>, schematically illustrating a thin film transistor array substrate for an FFS mode liquid crystal display device according to yet another embodiment of the present invention.</p><p id="p0157" num="0157">An array substrate for a liquid crystal display device according to yet another embodiment of the present invention includes: a gate electrode 303b formed on an insulating substrate 301; a gate insulating film 307 formed on the insulating substrate 301 including the gate electrode 303b; an active layer 309a<!-- EPO <DP n="35"> --> formed on top of the gate insulating film 307 and overlapping the gate electrode 309b; a pixel electrode 313a formed on top of the gate insulating film 307 to be separated from the active layer 309a; a source electrode 317b and a drain electrode 317c formed on top of the active layer 309a, the source electrode 317b being separated from the source electrode 317b and directly connected to the pixel electrode 313a; a passivation film 321 formed over the entire surface of the insulating substrate 301 including the source electrode 317b and the drain electrode 317c; an insulating film pattern 323a formed on top of the passivation film 321 and overlapping the gate electrode 303b; a light shielding film pattern 325a formed on the insulating film pattern 323a and overlapping the gate electrode 303b; and a plurality of divided common electrodes 329a formed on top of the passivation film 321 and overlapping the pixel electrode 313a.</p><p id="p0158" num="0158">The gate electrode 303b extends vertically from a gate line (not shown) formed in one direction on the insulating substrate 301.</p><p id="p0159" num="0159">The gate electrode 303b may be made of at least one selected from a conductive metal group consisting of aluminum (Al), tungsten (W), copper (Cu), molybdenum (Mo), chromium (Cr), titanium (Ti), molytungsten (MoW), molytitanium (MoTi), and copper/molytitanium (Cu/MoTi). The gate electrode 303b serves to block or reflect light coming from a backlight. Also, the area A1 of the gate electrode 303 is larger than the area A3 of the regions of the source electrode 317b, drain electrode 317c, and active layer 309a and the area A2 of the light shielding film pattern 325a.</p><p id="p0160" num="0160">Accordingly, light entering a channel area of the thin film transistor T from the backlight can be blocked by making the area of the structure of the gate electrode 303b constituting the thin film transistor T larger than the area of the thin<!-- EPO <DP n="36"> --> film transistor T. As a result, leakage current of the thin film transistor for the liquid crystal display device can be prevented.</p><p id="p0161" num="0161">Moreover, the pixel electrode 313a is formed over the entire surface of a pixel region of the insulating substrate 301 corresponding to the space between the gate line (not shown) and a data line (not shown). The pixel electrode 313a may be made of any one selected from a transparent material group consisting of ITO (Indium Tin Oxide) and IZO (Indium Zinc Oxide).</p><p id="p0162" num="0162">The source electrode 317b extends from the data line (not shown) perpendicularly crossing the gate line (not shown) formed in one direction of the insulating substrate 301, and is formed on the gate insulating film 307 including the active layer 309a.</p><p id="p0163" num="0163">The drain electrode 317c is spaced apart from the source electrode 317b by a channel region, and directly connected to the pixel electrode 313a.</p><p id="p0164" num="0164">In this way, a thin film transistor T is formed at a point where the gate line (not shown) and the data line (not shown) perpendicularly cross each other. The thin film transistor T includes the gate electrode 303b, the gate insulating film 307, the active layer 309a, the source electrode 317b, and the drain electrode 317c. Especially, the gate electrode 303b, the gate insulating film 307, the active layer 309a, the source electrode 317b, and the drain electrode 317c, which constitute the thin film transistor T, overlap the light shielding film pattern 325a.</p><p id="p0165" num="0165">The insulating film pattern 323a overlaps the thin film transistor T, and is made of an organic insulating material, such as photo acryl, or an inorganic insulating material. Here, an example will be given of the insulating film pattern 323a made of photo acryl, which is an organic insulating material.</p><p id="p0166" num="0166">The light shielding film pattern 325a is formed on the insulating film pattern<!-- EPO <DP n="37"> --> 323a to overlap the thin film transistor T and the gate electrode 303b. The area A2 of the light shielding film pattern 325a is larger than the area A3 of the thin film transistor T, for example, the source electrode 317b, drain electrode 317c, and active layer 309a, but smaller than the area A1 of the gate electrode 303b.</p><p id="p0167" num="0167">Accordingly, the structure of the light shielding film pattern 325a is provided above the thin film transistor T by using a stepped portion of the insulating film pattern 323a, thereby blocking even reflected or scattered light.</p><p id="p0168" num="0168">The divided common electrodes 329a are formed to overlap the pixel electrode 313a, with the passivation film 321 interposed therebetween. The common electrodes 329a overlap the pixel electrode 313a having a large area disposed in the pixel region. The common electrodes 329a are made of any one selected from a transparent material group consisting of ITO (Indium Tin Oxide) and IZO (Indium Zinc Oxide). In the present invention, an example will be given of the common electrodes 329a made of ITO (Indium Tin Oxide).</p><p id="p0169" num="0169">Accordingly, the common electrodes 329a supply a reference voltage, i.e., common voltage, to each pixel in order to drive liquid crystals. The common electrodes 329aform a fringe field by overlapping the large-area pixel electrode 313a, with the passivation film 321 interposed therebetween.</p><p id="p0170" num="0170">Although not shown, a lower alignment film (not shown) is formed over the entire surface of the substrate including the plurality of common electrodes 329a.</p><p id="p0171" num="0171">A black matrix BM (not shown) is formed on a color filter substrate (not shown), which is separated from the thin film transistor array substrate, i.e., the insulating substrate 301, and is to be bonded thereto, in order to prevent light transmission into the regions excluding the pixel region.</p><p id="p0172" num="0172">Although not shown, color filter layers of red, green, and blue are formed<!-- EPO <DP n="38"> --> in the pixel region of the color filter substrate. The black matrix is formed between the red, green, and blue color filter layers of the color filter substrate.</p><p id="p0173" num="0173">When bonding the color filter substrate and the insulating substrate, which is the thin film transistor substrate, the black matrix overlaps the regions excluding the pixel region of the insulating substrate 201, for example, the top parts of the thin film transistor T, gate line (not shown), and data line (not shown).</p><p id="p0174" num="0174">Although not shown, an upper alignment film (not shown) is formed on the color filter layers to align liquid crystals in a given direction.</p><p id="p0175" num="0175">In this way, when a data signal is supplied to the pixel electrode 313a via the thin film transistor T, a fringe field is formed between the common electrodes 329a supplied with a common voltage and the pixel electrode 313a, making the liquid crystal molecules arranged in a horizontal direction between the insulating substrate 301 and the color filter substrate rotate according to dielectric anisotropy. The transmittance of light that transmits through the pixel regions vary according to the degree of rotation of the liquid crystal molecules, thus implementing gray scales.</p><p id="p0176" num="0176">A method for fabricating the thus-configured array substrate for the FFS mode liquid crystal display device according to yet another embodiment of the present invention will now be described with reference to <figref idrefs="f0018 f0019 f0020 f0021">FIGs. 10a to 10j</figref>.</p><p id="p0177" num="0177"><figref idrefs="f0018 f0019 f0020 f0021">FIGs. 10a to 10j</figref> are cross-sectional views of a fabrication process of a thin film transistor array substrate for an FFS mode liquid crystal display device according to yet another exemplary embodiment of the present invention.</p><p id="p0178" num="0178">As shown in <figref idrefs="f0018">FIG. 10a</figref>, a first conductive layer 303 is deposited on a transparent insulating substrate 301 by sputtering, and a first photosensitive film (not shown) is applied thereon. The first conductive layer 303 is made of at least<!-- EPO <DP n="39"> --> one selected from a conductive metal group consisting of aluminum (Al), tungsten (W), copper (Cu), molybdenum (Mo), chromium (Cr), titanium (Ti), molytungsten (MoW), molytitanium (MoTi), and copper/molytitanium (Cu/MoTi).</p><p id="p0179" num="0179">Next, the first photosensitive film undergoes an exposure process using a first mask (not shown), and then an exposed portion of the first photosensitive film is selectively removed by a developing process, thereby forming a first photosensitive film pattern 305.</p><p id="p0180" num="0180">Next, as shown in <figref idrefs="f0018">FIG. 10b</figref>. the first conductive layer 303 is selectively etched by using the first photosensitive film pattern 305 as an etching mask, thereby forming a gate line (not shown) and a gate electrode 303b extending vertically from the gate line.</p><p id="p0181" num="0181">The gate electrode 303b serves to block or reflect light coming from a backlight. Also, the area of the gate electrode 303b is larger than the area of the regions of a source electrode 317b, drain electrode 317c, and active layer 309a to be formed in a subsequent process and the area of a light shielding film pattern 325a.</p><p id="p0182" num="0182">Next, the first photosensitive film pattern 305 is removed, and then a gate insulating film 307 is formed over the entire surface of the insulating substrate 301 including the gate electrode 303b. The gate insulating film 307 is made of any one inorganic insulating material selected from the group consisting of a silicon oxide film SiO<sub>2</sub> and a silicon nitride film.</p><p id="p0183" num="0183">Next, a pure amorphous silicon layer (a-Si:H) 309 and an amorphous silicon layer (n+ or p+) 310 containing impurities are sequentially stacked on top of the gate insulating film 307, and then a second photosensitive film (not shown) is applied thereon. The amorphous silicon layer (a-Si:H) 309 and the amorphous<!-- EPO <DP n="40"> --> silicon layer (n+ or p+) 310 containing impurities are deposited by a chemical vapor deposition (CVD) method.</p><p id="p0184" num="0184">Next, the second photosensitive film undergoes an exposure process using a second mask (not shown), and an exposed portion of the second photosensitive film is selectively removed by a developing process, thereby forming a second photosensitive film pattern 311.</p><p id="p0185" num="0185">Next, as shown in <figref idrefs="f0018">FIG. 10c</figref>, the pure amorphous silicon layer (a-Si:H) 309 and the amorphous silicon layer (n+ or p+) 310 containing impurities are selectively etched by using the second photosensitive film pattern 311 as an etching mask, thereby forming an active layer 309a and an ohmic contact layer 310a on the gate insulating film 307 above the gate electrode 303b.</p><p id="p0186" num="0186">Next, as shown in <figref idrefs="f0019">FIG. 10d</figref>, the second photosensitive film pattern 311 is removed, a first transparent conductive layer 313 is deposited by sputtering on top of the gate insulating film 307 including the active layer 309a and the ohmic contact layer 310a, and then a third photosensitive film (not shown) is applied thereon. The first transparent conductive layer 313 is made of any one selected from the group consisting of ITO (Indium Tin Oxide) and IZO (Indium Zinc Oxide). Here, an example will be given of the first transparent conductive layer 313 made of ITO (Indium Tin Oxide).</p><p id="p0187" num="0187">Next, the third photosensitive film undergoes an exposure process using a third mask (not shown), and then an exposed portion of the third photosensitive film is selectively removed by a developing process, thereby forming a third photosensitive film pattern 315.</p><p id="p0188" num="0188">Next, as shown in <figref idrefs="f0019">FIG. 10e</figref>, the first transparent conductive layer 313 is selectively etched by using the third photosensitive film pattern 315 as an etching<!-- EPO <DP n="41"> --> mask to thereby form a pixel electrode 313a. The pixel electrode 313a is formed over the entire surface of a pixel region of the insulating substrate 301 corresponding to the space between the gate line (not shown; see 205a of <figref idrefs="f0010">FIG. 6</figref>) and the data line (not shown; see 219a of <figref idrefs="f0010">FIG. 6</figref>).</p><p id="p0189" num="0189">Next, the third photosensitive film pattern 315 is removed, a second conductive layer 317 is deposited by sputtering over the entire surface of the substrate including the pixel electrode 313a, and then a fourth photosensitive film (not shown) is applied thereon. The second conductive layer 317 is made of at least one selected from a conductive metal group consisting of aluminum (Al), tungsten (W), copper (Cu), molybdenum (Mo), chromium (Cr), titanium (Ti), molytungsten (MoW), molytitanium (MoTi), and copper/molytitanium (Cu/MoTi).</p><p id="p0190" num="0190">Next, the fourth photosensitive film undergoes an exposure process using a fourth mask (not shown), and an exposed portion of the fourth photosensitive film is selectively removed by a developing process, thereby forming a fourth photosensitive film pattern 319.</p><p id="p0191" num="0191">Next, as shown in <figref idrefs="f0019">FIG. 10f</figref>, the second conductive layer 317 is selectively etched by using the fourth photosensitive film pattern 319 as an etching mask to thereby form a data line (not shown; see 219a of <figref idrefs="f0010">FIG. 6</figref>), a source electrode 317b extending from the data line, and a drain electrode 317c spaced apart from the source electrode 317b by a channel region. After etching the second conductive layer 317, the ohmic contact layer 310a under the second conductive layer 317 is additionally etched and separated in twos. The drain electrode 317c is directly connected to the pixel electrode 313a.</p><p id="p0192" num="0192">In this way, a thin film transistor T is formed at a point where the gate line (not shown) and the data line (not shown) perpendicularly cross each other. The<!-- EPO <DP n="42"> --> thin film transistor T includes the gate electrode 303b, the gate insulating film 307, the active layer 309a, the source electrode 317b, and the drain electrode 317c. Especially, the gate electrode 303b, the gate insulating film 307, the active layer 309a, the source electrode 317b, and the drain electrode 317c, which constitute the thin film transistor T, overlap the light shielding film pattern 325a.</p><p id="p0193" num="0193">Next, the fourth photosensitive film pattern 319 is removed, and then an inorganic insulating material or organic insulating material is deposited over the entire surface of the substrate including the source electrode 317b and the drain electrode 317c, thereby forming a passivation film 321.</p><p id="p0194" num="0194">Next, as shown in <figref idrefs="f0020">FIG. 10g</figref>, an insulating film 323 made of a photosensitive organic insulating material, such as a photo soluble gate insulator (photo SGI), photo acryl (PAC), and PSG, or an inorganic insulating material is formed on top of the passivation film 321. Here, an example will be given of the insulating film 323 made of photo acryl, which is an organic insulating material.</p><p id="p0195" num="0195">Next, as shown in <figref idrefs="f0020">FIG. 10h</figref>, the insulating film 323 undergoes an exposure process using a sixth mask (not shown), and then an exposed portion of the insulating film 323 is selectively removed by a developing process, thereby forming an insulating film pattern 323a. The insulating film pattern 323a overlaps the thin film transistor T.</p><p id="p0196" num="0196">Next, a third conductive layer 325 is deposited on top of the passivation film 321 including the insulating film pattern 323a by sputtering, and a fifth photosensitive film (not shown) is applied thereon. The third conductive layer 325 is made of at least one selected from a conductive metal group consisting of aluminum (Al), tungsten (W), copper (Cu), molybdenum (Mo), chromium (Cr), titanium (Ti), molytungsten (MoW), molytitanium (MoTi), and copper/molytitanium<!-- EPO <DP n="43"> --> (Cu/MoTi).</p><p id="p0197" num="0197">Next, the fifth photosensitive film undergoes an exposure process using a sixth mask (not shown), and then an exposed portion of the fifth photosensitive film is selectively removed by a developing process, thereby forming a fifth photosensitive film pattern 327.</p><p id="p0198" num="0198">Next, as shown in <figref idrefs="f0021">FIG. 10i</figref>, the third conductive layer 325 is selectively etched by using the fifth photosensitive film pattern 327 as an etching mask, thereby forming a light shielding film pattern 325a. The light shielding film pattern 325a is formed on the insulating film pattern 323a to overlap the thin film transistor T and the gate electrode 303b.</p><p id="p0199" num="0199">The area of the light shielding film pattern 325a is larger than the area of the thin film transistor T, for example, the source electrode 317b, drain electrode 317c, and active layer 309a, but smaller than the area of the gate electrode 303a.</p><p id="p0200" num="0200">Accordingly, the structure of the light shielding film pattern 323a is provided above the thin film transistor T by using a stepped portion of the insulating film pattern 325a, thereby blocking even reflected or scattered light.</p><p id="p0201" num="0201">Next, the fifth photosensitive film pattern 327 is removed, a second transparent conductive layer 329 is deposited by sputtering on top of the passivation film 321 including the light shielding film pattern 325a and then a sixth photosensitive film (not shown) is applied thereon. The second transparent conductive layer 329 is made of any one selected from the group consisting of ITO (Indium Tin Oxide) and IZO (Indium Zinc Oxide). Here, an example will be given of the second transparent conductive layer 329 made of ITO (Indium Tin Oxide).</p><p id="p0202" num="0202">Next, the sixth photosensitive film undergoes an exposure process using a seventh mask (not shown), and then an exposed portion of the sixth<!-- EPO <DP n="44"> --> photosensitive film is selectively removed by a developing process, thereby forming a sixth photosensitive film pattern 331.</p><p id="p0203" num="0203">Next, as shown in <figref idrefs="f0021">FIG. 10j</figref>, the second transparent conductive layer 329 is selectively etched by using the sixth photosensitive film pattern 331 as an etching mask to thereby form a plurality of divided common electrodes 329a overlapping the pixel electrode 313a.</p><p id="p0204" num="0204">Accordingly, the common electrodes 329a supply a reference voltage, i.e., common voltage, to each pixel in order to drive liquid crystals. The common electrodes 329a form a fringe field by overlapping the large-area pixel electrode 313a, with the passivation film 321 interposed therebetween.</p><p id="p0205" num="0205">Afterwards, the sixth photosensitive film pattern 331 is removed, and then although not shown, a lower alignment film (not shown) is formed over the entire surface of the substrate including the plurality of common electrodes 329a, thereby completing the fabrication process of the thin film transistor array substrate.</p><p id="p0206" num="0206">A black matrix BM (not shown) is formed on a color filter substrate (not shown), which is separated from the thin film transistor array substrate, i.e., the insulating substrate 301, and is to be bonded thereto, in order to prevent light transmission into the regions excluding the pixel region.</p><p id="p0207" num="0207">Although not shown, color filter layers of red, green, and blue are formed in the pixel region of the color filter substrate. The black matrix is formed between the red, green, and blue color filter layers of the color filter substrate.</p><p id="p0208" num="0208">When bonding the color filter substrate and the insulating substrate, which is the thin film transistor substrate, the black matrix overlaps the regions excluding the pixel region of the insulating substrate 301, for example, the top parts of the<!-- EPO <DP n="45"> --> thin film transistor T, gate line (not shown), and data line (not shown).</p><p id="p0209" num="0209">Although not shown, an upper alignment film (not shown) is formed on the color filter layers to align liquid crystals in a given direction, thereby completing a color filter array fabrication process.</p><p id="p0210" num="0210">In this way, when a data signal is supplied to the pixel electrode 313a via the thin film transistor T, a fringe field is formed between the common electrodes 329a supplied with a common voltage and the pixel electrode 313a, making the liquid crystal molecules arranged in a horizontal direction between the insulating substrate 301 and the color filter substrate rotate according to dielectric anisotropy. The transmittance of light that transmits through the pixel regions vary according to the degree of rotation of the liquid crystal molecules, thus implementing gray scales.</p><p id="p0211" num="0211">As discussed above, according to the array substrate for the FFS mode liquid crystal display device and the method for fabricating the same according to yet another embodiment of the present invention, leakage current of the thin film transistor for the liquid crystal display device can be prevented by providing a light shielding film structure above and below the thin film transistor and blocking light entering a channel area of the device. In particular, the present invention can implement the performance of a thin film transistor device by preventing sunlight and light from a high-luminance backlight from entering the channel by means of a light shielding film structure provided above and below the thin film transistor.</p><p id="p0212" num="0212">According to the present invention, even the light reflected in all directions that may enter the channel can be blocked by providing a light shielding film structure above and below the thin film transistor. Moreover, even reflected or scattered light can be blocked by forming a light shielding film structure using a<!-- EPO <DP n="46"> --> stepped portion of an insulating film.</p><p id="p0213" num="0213">As the present features may be embodied in several forms without departing from the characteristics thereof, it should also be understood that the above-described embodiments are not limited by any of the details of the foregoing description, unless otherwise specified, but rather should be construed broadly within its scope as defined in the appended claims, and therefore all changes and modifications that fall within the metes and bounds of the claims, or equivalents of such metes and bounds are therefore intended to be embraced by the appended claims.</p></description><claims mxw-id="PCLM56982126" lang="EN" load-source="patent-office"><!-- EPO <DP n="47"> --><claim id="c-en-0001" num="0001"><claim-text>An array substrate for a liquid crystal display device, the array substrate comprising:
<claim-text>a first insulating film pattern on an insulating substrate and having an opening;</claim-text>
<claim-text>a first light shielding film pattern on the first insulating film pattern including the opening;</claim-text>
<claim-text>a gate insulating film over the entire surface of the insulating substrate including the first light shielding film pattern;</claim-text>
<claim-text>an active layer on top of the gate insulating film and overlapping the first light shielding film pattern;</claim-text>
<claim-text>a pixel electrode on top of the gate insulating film to be separated from the active layer;</claim-text>
<claim-text>a source electrode and a drain electrode on top of the active layer, the drain electrode being separated from the source electrode and directly connected to the pixel electrode;</claim-text>
<claim-text>a passivation film over the entire surface of the insulating substrate including the source electrode and the drain electrode;</claim-text>
<claim-text>a second insulating film pattern on top of the passivation film and overlapping the first light shielding film pattern;</claim-text>
<claim-text>a second light shielding film pattern on the second insulating film pattern; and</claim-text>
<claim-text>a plurality of divided common electrodes on top of the passivation film and overlapping the pixel electrode.</claim-text><!-- EPO <DP n="48"> --></claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>The array substrate of claim 1, wherein the first and second light shielding film patterns are made of a transparent metal material.</claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>The array substrate of claim 1, wherein the first and second light shielding film patterns overlap the active layer and the source and drain electrodes.</claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>The array substrate of claim 1, wherein the areas of the first and second light shielding film patterns are larger than the areas of the active layer, source electrode, and drain electrode, and the area of the first light shielding film pattern is larger than the area of the second light shielding film pattern.</claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>The array substrate of claim 1, wherein the first light shielding film pattern is used as a gate electrode.</claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>The array substrate of claim 1, wherein an insulating film and a gate electrode are formed between the first light shielding film pattern and the gate insulating film.</claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>The array substrate of claim 1, wherein the first and second light shielding film patterns are made of an organic insulating material selected from the group consisting of a photo soluble gate insulator (photo SGI), photo acryl (PAC), and PSG.</claim-text></claim><claim id="c-en-0008" num="0008"><claim-text>A method for fabricating an array substrate for a liquid crystal display device, the method comprising the steps of:<!-- EPO <DP n="49"> -->
<claim-text>forming a first insulating film pattern having an opening on an insulating substrate;</claim-text>
<claim-text>forming a first light shielding film pattern on the first insulating film pattern including the opening;</claim-text>
<claim-text>forming a gate insulating film over the entire surface of the insulating substrate including the first light shielding film pattern;</claim-text>
<claim-text>forming an active layer on top of the gate insulating film to overlap the first light shielding film pattern;</claim-text>
<claim-text>forming a pixel electrode on top of the gate insulating film to be separated from the active layer;</claim-text>
<claim-text>forming a source electrode and a drain electrode on top of the active layer, the drain electrode being separated from the source electrode and directly connected to the pixel electrode;</claim-text>
<claim-text>forming a passivation film over the entire surface of the insulating substrate including the source electrode and the drain electrode;</claim-text>
<claim-text>forming a second insulating film pattern on top of the passivation film to overlap the first light shielding film pattern;</claim-text>
<claim-text>forming a second light shielding film pattern on the second insulating film pattern; and</claim-text>
<claim-text>forming a plurality of divided common electrodes on top of the passivation film to overlap the pixel electrode.</claim-text></claim-text></claim><claim id="c-en-0009" num="0009"><claim-text>The method of claim 8, wherein the first and second light shielding film patterns are made of a transparent metal material.<!-- EPO <DP n="50"> --></claim-text></claim><claim id="c-en-0010" num="0010"><claim-text>The method of claim 8, wherein the first and second light shielding film patterns overlap the active layer and the source and drain electrodes.</claim-text></claim><claim id="c-en-0011" num="0011"><claim-text>The method of claim 8, wherein the areas of the first and second light shielding film patterns are larger than the areas of the active layer, source electrode, and drain electrode, and the area of the first light shielding film pattern is larger than the area of the second light shielding film pattern.</claim-text></claim><claim id="c-en-0012" num="0012"><claim-text>The method of claim 8, wherein the first light shielding film pattern is used as a gate electrode.</claim-text></claim><claim id="c-en-0013" num="0013"><claim-text>The method of claim 8, wherein an insulating film and a gate electrode are formed between the first light shielding film pattern and the gate insulating film.</claim-text></claim><claim id="c-en-0014" num="0014"><claim-text>The method of claim 9, wherein the first and second light shielding film patterns are made of an organic insulating material selected from the group consisting of a photo soluble gate insulator (photo SGI), photo acryl (PAC), and PSG.</claim-text></claim><claim id="c-en-0015" num="0015"><claim-text>An array substrate for a liquid crystal display device, the array substrate comprising:
<claim-text>a first light shielding film pattern on an insulating substrate;</claim-text>
<claim-text>a gate insulating film over the entire surface of the insulating substrate including the first light shielding film pattern;</claim-text>
<claim-text>an active layer on top of the gate insulating film and overlapping the first<!-- EPO <DP n="51"> --> light shielding film pattern;</claim-text>
<claim-text>a pixel electrode on top of the gate insulating film to be separated from the active layer;</claim-text>
<claim-text>a source electrode and a drain electrode on top of the active layer, the drain electrode being separated from the source electrode and directly connected to the pixel electrode;</claim-text>
<claim-text>a passivation film over the entire surface of the insulating substrate including the source electrode and the drain electrode;</claim-text>
<claim-text>an insulating film pattern on top of the passivation film and overlapping the first light shielding film pattern;</claim-text>
<claim-text>a second light shielding film pattern on the second insulating film pattern; and</claim-text>
<claim-text>a plurality of divided common electrodes on top of the passivation film and overlapping the pixel electrode.</claim-text></claim-text></claim><claim id="c-en-0016" num="0016"><claim-text>The array substrate of claim 15, wherein the first and second light shielding film patterns are made of a transparent metal material.</claim-text></claim><claim id="c-en-0017" num="0017"><claim-text>The array substrate of claim 15, wherein the first and second light shielding film patterns overlap the active layer and the source and drain electrodes.</claim-text></claim><claim id="c-en-0018" num="0018"><claim-text>The array substrate of claim 15, wherein the areas of the first and second light shielding film patterns are larger than the areas of the active layer, source electrode, and drain electrode, and the area of the first light shielding film pattern is larger than the area of the second light shielding film pattern.<!-- EPO <DP n="52"> --></claim-text></claim><claim id="c-en-0019" num="0019"><claim-text>The array substrate of claim 15, wherein the first light shielding film pattern is used as a gate electrode.</claim-text></claim><claim id="c-en-0020" num="0020"><claim-text>The array substrate of claim 15, wherein the first and second light shielding film patterns are made of an organic insulating material selected from the group consisting of a photo soluble gate insulator (photo SGI), photo acryl (PAC), and PSG.</claim-text></claim><claim id="c-en-0021" num="0021"><claim-text>A method for fabricating an array substrate for a liquid crystal display device, the array substrate comprising the steps of:
<claim-text>forming a first light shielding film pattern on an insulating substrate;</claim-text>
<claim-text>forming a first insulating film pattern having an opening on an insulating substrate;</claim-text>
<claim-text>forming a gate insulating film over the entire surface of the insulating substrate including the first light shielding film pattern;</claim-text>
<claim-text>forming an active layer on top of the gate insulating film to overlap the first light shielding film pattern;</claim-text>
<claim-text>forming a pixel electrode on top of the gate insulating film to be separated from the active layer;</claim-text>
<claim-text>forming a source electrode and a drain electrode on top of the active layer, the drain electrode being separated from the source electrode and directly connected to the pixel electrode;</claim-text>
<claim-text>forming a passivation film over the entire surface of the insulating substrate including the source electrode and the drain electrode;<!-- EPO <DP n="53"> --></claim-text>
<claim-text>forming an insulating film pattern on top of the passivation film to overlap the first light shielding film pattern;</claim-text>
<claim-text>forming a second light shielding film pattern on the insulating film pattern; and</claim-text>
<claim-text>forming a plurality of divided common electrodes on top of the passivation film to overlap the pixel electrode.</claim-text></claim-text></claim><claim id="c-en-0022" num="0022"><claim-text>The method of claim 21, wherein the first and second light shielding film patterns are made of a transparent metal material.</claim-text></claim><claim id="c-en-0023" num="0023"><claim-text>The method of claim 15, wherein the first and second light shielding film patterns overlap the active layer and the source and drain electrodes.</claim-text></claim><claim id="c-en-0024" num="0024"><claim-text>The method of claim 21, wherein the areas of the first and second light shielding film patterns are larger than the areas of the active layer, source electrode, and drain electrode, and the area of the first light shielding film pattern is larger than the area of the second light shielding film pattern.</claim-text></claim><claim id="c-en-0025" num="0025"><claim-text>The method of claim 15, wherein the first light shielding film pattern is used as a gate electrode.</claim-text></claim><claim id="c-en-0026" num="0026"><claim-text>The method of claim 21, wherein the first and second light shielding film patterns are made of an organic insulating material selected from the group consisting of a photo soluble gate insulator (photo SGI), photo acryl (PAC), and PSG.</claim-text></claim></claims><drawings mxw-id="PDW16670516" load-source="patent-office"><!-- EPO <DP n="54"> --><figure id="f0001" num="1,2"><img id="if0001" file="imgf0001.tif" wi="151" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="55"> --><figure id="f0002" num="3"><img id="if0002" file="imgf0002.tif" wi="156" he="160" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="56"> --><figure id="f0003" num="4"><img id="if0003" file="imgf0003.tif" wi="165" he="153" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="57"> --><figure id="f0004" num="5A,5B,5C"><img id="if0004" file="imgf0004.tif" wi="165" he="209" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="58"> --><figure id="f0005" num="5D,5E,5F"><img id="if0005" file="imgf0005.tif" wi="165" he="220" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="59"> --><figure id="f0006" num="5G,5H"><img id="if0006" file="imgf0006.tif" wi="165" he="185" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="60"> --><figure id="f0007" num="5I,5J"><img id="if0007" file="imgf0007.tif" wi="165" he="204" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="61"> --><figure id="f0008" num="5K,5L"><img id="if0008" file="imgf0008.tif" wi="165" he="217" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="62"> --><figure id="f0009" num="5M"><img id="if0009" file="imgf0009.tif" wi="165" he="110" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="63"> --><figure id="f0010" num="6"><img id="if0010" file="imgf0010.tif" wi="148" he="152" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="64"> --><figure id="f0011" num="7"><img id="if0011" file="imgf0011.tif" wi="165" he="141" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="65"> --><figure id="f0012" num="8A,8B,8C"><img id="if0012" file="imgf0012.tif" wi="165" he="231" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="66"> --><figure id="f0013" num="8D,8E"><img id="if0013" file="imgf0013.tif" wi="165" he="213" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="67"> --><figure id="f0014" num="8F,8G"><img id="if0014" file="imgf0014.tif" wi="165" he="220" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="68"> --><figure id="f0015" num="8H,8I"><img id="if0015" file="imgf0015.tif" wi="165" he="232" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="69"> --><figure id="f0016" num="8J,8K"><img id="if0016" file="imgf0016.tif" wi="165" he="232" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="70"> --><figure id="f0017" num="9"><img id="if0017" file="imgf0017.tif" wi="165" he="120" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="71"> --><figure id="f0018" num="10A,10B,10C"><img id="if0018" file="imgf0018.tif" wi="165" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="72"> --><figure id="f0019" num="10D,10E,10F"><img id="if0019" file="imgf0019.tif" wi="165" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="73"> --><figure id="f0020" num="10G,10H"><img id="if0020" file="imgf0020.tif" wi="165" he="191" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="74"> --><figure id="f0021" num="10I,10J"><img id="if0021" file="imgf0021.tif" wi="165" he="188" img-content="drawing" img-format="tif"/></figure></drawings><search-report-data><doc-page id="srep0001" file="srep0001.tif" wi="159" he="233" type="tif"/><doc-page id="srep0002" file="srep0002.tif" wi="158" he="233" type="tif"/></search-report-data><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
