Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mitchell_multiplier
Version: T-2022.03-SP5
Date   : Wed Jun  5 15:07:44 2024
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              21.00
  Critical Path Length:          1.05
  Critical Path Slack:          -1.05
  Critical Path Clk Period:      0.00
  Total Negative Slack:        -40.01
  No. of Violating Paths:       41.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                974
  Buf/Inv Cell Count:             182
  Buf Cell Count:                  26
  Inv Cell Count:                 156
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       974
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      941.906003
  Noncombinational Area:     0.000000
  Buf/Inv Area:            104.272000
  Total Buffer Area:            21.01
  Total Inverter Area:          83.26
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               941.906003
  Design Area:             941.906003


  Design Rules
  -----------------------------------
  Total Number of Nets:          1013
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: kamino.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.34
  Logic Optimization:                 21.19
  Mapping Optimization:               20.13
  -----------------------------------------
  Overall Compile Time:               45.13
  Overall Compile Wall Clock Time:    46.33

  --------------------------------------------------------------------

  Design  WNS: 1.05  TNS: 40.01  Number of Violating Paths: 41


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
