
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSM.
* Version: 
* DO NOT EDIT.
*
*  v (64-bit)
SW Build (by ) on 
Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xbram.h"

/*
* The configuration table for devices
*/

XBram_Config XBram_ConfigTable[] =
{
	{
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_0_DEVICE_ID,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_0_DATA_WIDTH,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_0_ECC,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_0_FAULT_INJECT,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_0_CE_FAILING_REGISTERS,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_0_CE_FAILING_REGISTERS,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_0_UE_FAILING_REGISTERS,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_0_UE_FAILING_REGISTERS,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_0_ECC_STATUS_REGISTERS,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_0_CE_COUNTER_WIDTH,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_0_ECC_ONOFF_REGISTER,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_0_ECC_ONOFF_RESET_VALUE,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_0_WRITE_ACCESS,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_0_BASEADDR,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_0_HIGHADDR,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_0_S_AXI_CTRL_BASEADDR,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_0_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_1_DEVICE_ID,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_1_DATA_WIDTH,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_1_ECC,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_1_FAULT_INJECT,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_1_CE_FAILING_REGISTERS,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_1_CE_FAILING_REGISTERS,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_1_UE_FAILING_REGISTERS,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_1_UE_FAILING_REGISTERS,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_1_ECC_STATUS_REGISTERS,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_1_CE_COUNTER_WIDTH,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_1_ECC_ONOFF_REGISTER,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_1_ECC_ONOFF_RESET_VALUE,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_1_WRITE_ACCESS,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_1_BASEADDR,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_1_HIGHADDR,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_1_S_AXI_CTRL_BASEADDR,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_1_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_2_DEVICE_ID,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_2_DATA_WIDTH,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_2_ECC,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_2_FAULT_INJECT,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_2_CE_FAILING_REGISTERS,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_2_CE_FAILING_REGISTERS,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_2_UE_FAILING_REGISTERS,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_2_UE_FAILING_REGISTERS,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_2_ECC_STATUS_REGISTERS,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_2_CE_COUNTER_WIDTH,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_2_ECC_ONOFF_REGISTER,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_2_ECC_ONOFF_RESET_VALUE,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_2_WRITE_ACCESS,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_2_BASEADDR,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_2_HIGHADDR,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_2_S_AXI_CTRL_BASEADDR,
		XPAR_MBCLUSTER1_MB2_MICROBLAZE_0_LOCAL_MEMORY_LMB_BRAM_CNTLR_2_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_0_DEVICE_ID,
		XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_0_DATA_WIDTH,
		XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_0_ECC,
		XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_0_FAULT_INJECT,
		XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_0_CE_FAILING_REGISTERS,
		0,
		XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_0_UE_FAILING_REGISTERS,
		0,
		XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_0_ECC_STATUS_REGISTERS,
		XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_0_CE_COUNTER_WIDTH,
		XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_0_ECC_ONOFF_REGISTER,
		XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_0_ECC_ONOFF_RESET_VALUE,
		XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_0_WRITE_ACCESS,
		XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_0_S_AXI_BASEADDR,
		XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_0_S_AXI_HIGHADDR,
		XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_0_S_AXI_CTRL_BASEADDR,
		XPAR_SHAREDBRAM_128KB_AXI_BRAM_CTRL_0_S_AXI_CTRL_HIGHADDR
	}
};


