<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.1.0.96

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Wed May 28 15:17:28 2014


Command Line:  synthesis -f Lab4_SmartTekbotRemote_Lab4_SmartTekbotRemote_lattice.synproj -gui 

-- all messages logged in file synthesis.log
INFO:                                                           
INFO: ##########################################################
INFO: ### Lattice Family : MachXO2A
INFO: ### Device  : LCMXO2-7000HE
INFO: ### Package : TQFP144
INFO: ### Speed   : 4
INFO: ##########################################################
INFO:                                                           
INFO: fix_gated_clocks = 1
-- Technology check ok...
c:/lscc/diamond/3.1_x64/bin/nt64/lab5_tekbotsm/section5_top.v(1): INFO: compiling module Section5_Top (VERI-1018)
C:/lscc/diamond/3.1_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793): INFO: compiling module OSCH(NOM_FREQ="2.08") (VERI-1018)
c:/lscc/diamond/3.1_x64/bin/nt64/lab5_tekbotsm/clock_counter.v(1): INFO: compiling module clock_counter (VERI-1018)
c:/lscc/diamond/3.1_x64/bin/nt64/lab5_tekbotsm/section5_sm.v(1): INFO: compiling module Sec5_SM (VERI-1018)

Extracted state machine for register: \FSM_1/state
State machine has 8 states with original encoding
original encoding -> new encoding (OneHot Encoding)
 000 -> 00000001
 001 -> 00000010
 010 -> 00000100
 011 -> 00001000
 100 -> 00010000
 101 -> 00100000
 110 -> 01000000
 111 -> 10000000
 Number of Reachable States for this State Machine are 7 



WARNING: Bit 0 of Register \FSM_1/state_FSM is stuck at Zero (VDB-5010)
INFO: Applying 200.000000 MHz constraint to all clocks (LSE-5000)

################### Begin Area Report (Section5_Top)######################
Number of register bits => 27 of 5148 (0 % )
CCU2D => 10
FD1S3AX => 7
FD1S3AY => 1
FD1S3IX => 19
GSR => 1
IB => 3
LUT4 => 14
OB => 4
OSCH => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk, loads : 20
  Net : clk_2, loads : 7
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n29, loads : 20
  Net : n33, loads : 5
  Net : DigitalLDir_c, loads : 3
  Net : n27, loads : 3
  Net : n30, loads : 3
  Net : DigitalRDir_c, loads : 2
  Net : count_0, loads : 2
  Net : count_18, loads : 2
  Net : count_15, loads : 2
  Net : count_16, loads : 2
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk]                     |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_2]                   |  200.000 MHz|  208.899 MHz|     3  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 59.316  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.686  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
