{"vcs1":{"timestamp_begin":1681594760.019128730, "rt":0.93, "ut":0.15, "st":0.19}}
{"vcselab":{"timestamp_begin":1681594761.023360182, "rt":1.08, "ut":0.30, "st":0.13}}
{"link":{"timestamp_begin":1681594762.169586339, "rt":0.58, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681594759.616591393}
{"VCS_COMP_START_TIME": 1681594759.616591393}
{"VCS_COMP_END_TIME": 1681594855.612070414}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_comp -debug_access+all comparator.sv tb_comp.sv -gui"}
{"vcs1": {"peak_mem": 337060}}
{"stitch_vcselab": {"peak_mem": 222580}}
