
SPD_F401RBT_target.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e3c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000720  08008fdc  08008fdc  00018fdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080096fc  080096fc  00020168  2**0
                  CONTENTS
  4 .ARM          00000008  080096fc  080096fc  000196fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009704  08009704  00020168  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009704  08009704  00019704  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009708  08009708  00019708  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000168  20000000  0800970c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c0  20000168  08009874  00020168  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000428  08009874  00020428  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020168  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014d52  00000000  00000000  00020198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003365  00000000  00000000  00034eea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001238  00000000  00000000  00038250  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010e8  00000000  00000000  00039488  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019eb8  00000000  00000000  0003a570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017c37  00000000  00000000  00054428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091680  00000000  00000000  0006c05f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fd6df  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005924  00000000  00000000  000fd730  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000168 	.word	0x20000168
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008fc4 	.word	0x08008fc4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000016c 	.word	0x2000016c
 80001dc:	08008fc4 	.word	0x08008fc4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <FPEC_SectorErase>:

#include "FPEC_interface.h"

/* There are 7 Flash mem sectors */
void FPEC_SectorErase(u8 Copy_u8SectorNumber)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af00      	add	r7, sp, #0
 800059a:	4603      	mov	r3, r0
 800059c:	71fb      	strb	r3, [r7, #7]
  FLASH_Erase_Sector(Copy_u8SectorNumber, 0x00000002U);
 800059e:	79fb      	ldrb	r3, [r7, #7]
 80005a0:	2102      	movs	r1, #2
 80005a2:	4618      	mov	r0, r3
 80005a4:	f003 fbec 	bl	8003d80 <FLASH_Erase_Sector>
}
 80005a8:	bf00      	nop
 80005aa:	3708      	adds	r7, #8
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bd80      	pop	{r7, pc}

080005b0 <FPEC_Program>:

/* Writes a word in Flash memory */
void FPEC_Program(uint32* Copy_u32Address, uint32 Copy_u32Data, u16 use_trigger, uint32 span)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b087      	sub	sp, #28
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	60f8      	str	r0, [r7, #12]
 80005b8:	60b9      	str	r1, [r7, #8]
 80005ba:	603b      	str	r3, [r7, #0]
 80005bc:	4613      	mov	r3, r2
 80005be:	80fb      	strh	r3, [r7, #6]
  SET1_BIT(FPEC->CR,31); // set lock bit
 80005c0:	4b41      	ldr	r3, [pc, #260]	; (80006c8 <FPEC_Program+0x118>)
 80005c2:	691b      	ldr	r3, [r3, #16]
 80005c4:	4a40      	ldr	r2, [pc, #256]	; (80006c8 <FPEC_Program+0x118>)
 80005c6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80005ca:	6113      	str	r3, [r2, #16]

  // Wait busy flag
  while (GET_BIT(FPEC->SR,16) == 1);
 80005cc:	bf00      	nop
 80005ce:	4b3e      	ldr	r3, [pc, #248]	; (80006c8 <FPEC_Program+0x118>)
 80005d0:	68db      	ldr	r3, [r3, #12]
 80005d2:	0c1b      	lsrs	r3, r3, #16
 80005d4:	f003 0301 	and.w	r3, r3, #1
 80005d8:	2b01      	cmp	r3, #1
 80005da:	d0f8      	beq.n	80005ce <FPEC_Program+0x1e>

  // Check if FPEC is locked or not
  if ( /* FPEC_CR->BitAccess.LOCK == 1 */ GET_BIT(FPEC->CR,31) == 1 )
 80005dc:	4b3a      	ldr	r3, [pc, #232]	; (80006c8 <FPEC_Program+0x118>)
 80005de:	691b      	ldr	r3, [r3, #16]
 80005e0:	0fdb      	lsrs	r3, r3, #31
 80005e2:	f003 0301 	and.w	r3, r3, #1
 80005e6:	2b01      	cmp	r3, #1
 80005e8:	d105      	bne.n	80005f6 <FPEC_Program+0x46>
  {
    FPEC -> KEYR = 0x45670123;
 80005ea:	4b37      	ldr	r3, [pc, #220]	; (80006c8 <FPEC_Program+0x118>)
 80005ec:	4a37      	ldr	r2, [pc, #220]	; (80006cc <FPEC_Program+0x11c>)
 80005ee:	605a      	str	r2, [r3, #4]
    FPEC -> KEYR = 0xCDEF89AB;
 80005f0:	4b35      	ldr	r3, [pc, #212]	; (80006c8 <FPEC_Program+0x118>)
 80005f2:	4a37      	ldr	r2, [pc, #220]	; (80006d0 <FPEC_Program+0x120>)
 80005f4:	605a      	str	r2, [r3, #4]
  }

  // Wait Busy Flag
  while (GET_BIT(FPEC->SR,16) == 1);
 80005f6:	bf00      	nop
 80005f8:	4b33      	ldr	r3, [pc, #204]	; (80006c8 <FPEC_Program+0x118>)
 80005fa:	68db      	ldr	r3, [r3, #12]
 80005fc:	0c1b      	lsrs	r3, r3, #16
 80005fe:	f003 0301 	and.w	r3, r3, #1
 8000602:	2b01      	cmp	r3, #1
 8000604:	d0f8      	beq.n	80005f8 <FPEC_Program+0x48>

  // Write Flash Programming
  SET1_BIT(FPEC->CR,9); // Word write operation mode
 8000606:	4b30      	ldr	r3, [pc, #192]	; (80006c8 <FPEC_Program+0x118>)
 8000608:	691b      	ldr	r3, [r3, #16]
 800060a:	4a2f      	ldr	r2, [pc, #188]	; (80006c8 <FPEC_Program+0x118>)
 800060c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000610:	6113      	str	r3, [r2, #16]
  CLR_BIT(FPEC->CR,8); //
 8000612:	4b2d      	ldr	r3, [pc, #180]	; (80006c8 <FPEC_Program+0x118>)
 8000614:	691b      	ldr	r3, [r3, #16]
 8000616:	4a2c      	ldr	r2, [pc, #176]	; (80006c8 <FPEC_Program+0x118>)
 8000618:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800061c:	6113      	str	r3, [r2, #16]
  SET1_BIT(FPEC->CR,0); // set PG flag before write operation
 800061e:	4b2a      	ldr	r3, [pc, #168]	; (80006c8 <FPEC_Program+0x118>)
 8000620:	691b      	ldr	r3, [r3, #16]
 8000622:	4a29      	ldr	r2, [pc, #164]	; (80006c8 <FPEC_Program+0x118>)
 8000624:	f043 0301 	orr.w	r3, r3, #1
 8000628:	6113      	str	r3, [r2, #16]

  // Use output trigger signal or not
  if(use_trigger == 1)
 800062a:	88fb      	ldrh	r3, [r7, #6]
 800062c:	2b01      	cmp	r3, #1
 800062e:	d126      	bne.n	800067e <FPEC_Program+0xce>
  {
    //D11_GPIO_Port->BSRR = D11_Pin; // Set trigger pin high
    ASM_TRIGGER_HIGH();
 8000630:	f244 0302 	movw	r3, #16386	; 0x4002
 8000634:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8000638:	f04f 0280 	mov.w	r2, #128	; 0x80
 800063c:	619a      	str	r2, [r3, #24]
    __asm("NOP");
 800063e:	bf00      	nop
    __asm("NOP");
 8000640:	bf00      	nop
    __asm("NOP");
 8000642:	bf00      	nop
    __asm("NOP");
 8000644:	bf00      	nop
    __asm("NOP");
 8000646:	bf00      	nop

    uint32_t i;
    for (i = 0; i < span; i++)
 8000648:	2300      	movs	r3, #0
 800064a:	617b      	str	r3, [r7, #20]
 800064c:	e008      	b.n	8000660 <FPEC_Program+0xb0>
      *((volatile uint32_t*) (Copy_u32Address + 4 * i)) = Copy_u32Data;  // Write word in Flash
 800064e:	697b      	ldr	r3, [r7, #20]
 8000650:	011b      	lsls	r3, r3, #4
 8000652:	68fa      	ldr	r2, [r7, #12]
 8000654:	4413      	add	r3, r2
 8000656:	68ba      	ldr	r2, [r7, #8]
 8000658:	601a      	str	r2, [r3, #0]
    for (i = 0; i < span; i++)
 800065a:	697b      	ldr	r3, [r7, #20]
 800065c:	3301      	adds	r3, #1
 800065e:	617b      	str	r3, [r7, #20]
 8000660:	697a      	ldr	r2, [r7, #20]
 8000662:	683b      	ldr	r3, [r7, #0]
 8000664:	429a      	cmp	r2, r3
 8000666:	d3f2      	bcc.n	800064e <FPEC_Program+0x9e>

    __asm("NOP");
 8000668:	bf00      	nop
    ASM_TRIGGER_LOW();
 800066a:	f244 0302 	movw	r3, #16386	; 0x4002
 800066e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8000672:	f04f 0280 	mov.w	r2, #128	; 0x80
 8000676:	ea4f 4202 	mov.w	r2, r2, lsl #16
 800067a:	619a      	str	r2, [r3, #24]
 800067c:	e00f      	b.n	800069e <FPEC_Program+0xee>
  }
  else
  {
    uint32_t i;
    for (i = 0; i < span; i++)
 800067e:	2300      	movs	r3, #0
 8000680:	613b      	str	r3, [r7, #16]
 8000682:	e008      	b.n	8000696 <FPEC_Program+0xe6>
      *((volatile uint32_t*) (Copy_u32Address + 4 * i)) = Copy_u32Data;  // Write word in Flash
 8000684:	693b      	ldr	r3, [r7, #16]
 8000686:	011b      	lsls	r3, r3, #4
 8000688:	68fa      	ldr	r2, [r7, #12]
 800068a:	4413      	add	r3, r2
 800068c:	68ba      	ldr	r2, [r7, #8]
 800068e:	601a      	str	r2, [r3, #0]
    for (i = 0; i < span; i++)
 8000690:	693b      	ldr	r3, [r7, #16]
 8000692:	3301      	adds	r3, #1
 8000694:	613b      	str	r3, [r7, #16]
 8000696:	693a      	ldr	r2, [r7, #16]
 8000698:	683b      	ldr	r3, [r7, #0]
 800069a:	429a      	cmp	r2, r3
 800069c:	d3f2      	bcc.n	8000684 <FPEC_Program+0xd4>
  }

  // Wait Busy Flag
  while (GET_BIT(FPEC->SR,16) == 1);
 800069e:	bf00      	nop
 80006a0:	4b09      	ldr	r3, [pc, #36]	; (80006c8 <FPEC_Program+0x118>)
 80006a2:	68db      	ldr	r3, [r3, #12]
 80006a4:	0c1b      	lsrs	r3, r3, #16
 80006a6:	f003 0301 	and.w	r3, r3, #1
 80006aa:	2b01      	cmp	r3, #1
 80006ac:	d0f8      	beq.n	80006a0 <FPEC_Program+0xf0>

  // EOP
  //SET_BIT(FPEC->SR,5);
  CLR_BIT(FPEC->CR,0); // disable PG bit if operation successful
 80006ae:	4b06      	ldr	r3, [pc, #24]	; (80006c8 <FPEC_Program+0x118>)
 80006b0:	691b      	ldr	r3, [r3, #16]
 80006b2:	4a05      	ldr	r2, [pc, #20]	; (80006c8 <FPEC_Program+0x118>)
 80006b4:	f023 0301 	bic.w	r3, r3, #1
 80006b8:	6113      	str	r3, [r2, #16]
}
 80006ba:	bf00      	nop
 80006bc:	371c      	adds	r7, #28
 80006be:	46bd      	mov	sp, r7
 80006c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c4:	4770      	bx	lr
 80006c6:	bf00      	nop
 80006c8:	40023c00 	.word	0x40023c00
 80006cc:	45670123 	.word	0x45670123
 80006d0:	cdef89ab 	.word	0xcdef89ab

080006d4 <KeyExpansion>:
*/
#define getSBoxValue(num) (sbox[(num)])

// This function produces Nb(Nr+1) round keys. The round keys are used in each round to decrypt the states. 
static void KeyExpansion(uint8_t* RoundKey, const uint8_t* Key)
{
 80006d4:	b480      	push	{r7}
 80006d6:	b089      	sub	sp, #36	; 0x24
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
 80006dc:	6039      	str	r1, [r7, #0]
  unsigned i, j, k;
  uint8_t tempa[4]; // Used for the column/row operations
  
  // The first round key is the key itself.
  for (i = 0; i < Nk; ++i)
 80006de:	2300      	movs	r3, #0
 80006e0:	61fb      	str	r3, [r7, #28]
 80006e2:	e030      	b.n	8000746 <KeyExpansion+0x72>
  {
    RoundKey[(i * 4) + 0] = Key[(i * 4) + 0];
 80006e4:	69fb      	ldr	r3, [r7, #28]
 80006e6:	009b      	lsls	r3, r3, #2
 80006e8:	683a      	ldr	r2, [r7, #0]
 80006ea:	441a      	add	r2, r3
 80006ec:	69fb      	ldr	r3, [r7, #28]
 80006ee:	009b      	lsls	r3, r3, #2
 80006f0:	6879      	ldr	r1, [r7, #4]
 80006f2:	440b      	add	r3, r1
 80006f4:	7812      	ldrb	r2, [r2, #0]
 80006f6:	701a      	strb	r2, [r3, #0]
    RoundKey[(i * 4) + 1] = Key[(i * 4) + 1];
 80006f8:	69fb      	ldr	r3, [r7, #28]
 80006fa:	009b      	lsls	r3, r3, #2
 80006fc:	3301      	adds	r3, #1
 80006fe:	683a      	ldr	r2, [r7, #0]
 8000700:	441a      	add	r2, r3
 8000702:	69fb      	ldr	r3, [r7, #28]
 8000704:	009b      	lsls	r3, r3, #2
 8000706:	3301      	adds	r3, #1
 8000708:	6879      	ldr	r1, [r7, #4]
 800070a:	440b      	add	r3, r1
 800070c:	7812      	ldrb	r2, [r2, #0]
 800070e:	701a      	strb	r2, [r3, #0]
    RoundKey[(i * 4) + 2] = Key[(i * 4) + 2];
 8000710:	69fb      	ldr	r3, [r7, #28]
 8000712:	009b      	lsls	r3, r3, #2
 8000714:	3302      	adds	r3, #2
 8000716:	683a      	ldr	r2, [r7, #0]
 8000718:	441a      	add	r2, r3
 800071a:	69fb      	ldr	r3, [r7, #28]
 800071c:	009b      	lsls	r3, r3, #2
 800071e:	3302      	adds	r3, #2
 8000720:	6879      	ldr	r1, [r7, #4]
 8000722:	440b      	add	r3, r1
 8000724:	7812      	ldrb	r2, [r2, #0]
 8000726:	701a      	strb	r2, [r3, #0]
    RoundKey[(i * 4) + 3] = Key[(i * 4) + 3];
 8000728:	69fb      	ldr	r3, [r7, #28]
 800072a:	009b      	lsls	r3, r3, #2
 800072c:	3303      	adds	r3, #3
 800072e:	683a      	ldr	r2, [r7, #0]
 8000730:	441a      	add	r2, r3
 8000732:	69fb      	ldr	r3, [r7, #28]
 8000734:	009b      	lsls	r3, r3, #2
 8000736:	3303      	adds	r3, #3
 8000738:	6879      	ldr	r1, [r7, #4]
 800073a:	440b      	add	r3, r1
 800073c:	7812      	ldrb	r2, [r2, #0]
 800073e:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < Nk; ++i)
 8000740:	69fb      	ldr	r3, [r7, #28]
 8000742:	3301      	adds	r3, #1
 8000744:	61fb      	str	r3, [r7, #28]
 8000746:	69fb      	ldr	r3, [r7, #28]
 8000748:	2b03      	cmp	r3, #3
 800074a:	d9cb      	bls.n	80006e4 <KeyExpansion+0x10>
  }

  // All other round keys are found from the previous round keys.
  for (i = Nk; i < Nb * (Nr + 1); ++i)
 800074c:	2304      	movs	r3, #4
 800074e:	61fb      	str	r3, [r7, #28]
 8000750:	e081      	b.n	8000856 <KeyExpansion+0x182>
  {
    {
      k = (i - 1) * 4;
 8000752:	69fb      	ldr	r3, [r7, #28]
 8000754:	3b01      	subs	r3, #1
 8000756:	009b      	lsls	r3, r3, #2
 8000758:	61bb      	str	r3, [r7, #24]
      tempa[0]=RoundKey[k + 0];
 800075a:	687a      	ldr	r2, [r7, #4]
 800075c:	69bb      	ldr	r3, [r7, #24]
 800075e:	4413      	add	r3, r2
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	733b      	strb	r3, [r7, #12]
      tempa[1]=RoundKey[k + 1];
 8000764:	69bb      	ldr	r3, [r7, #24]
 8000766:	3301      	adds	r3, #1
 8000768:	687a      	ldr	r2, [r7, #4]
 800076a:	4413      	add	r3, r2
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	737b      	strb	r3, [r7, #13]
      tempa[2]=RoundKey[k + 2];
 8000770:	69bb      	ldr	r3, [r7, #24]
 8000772:	3302      	adds	r3, #2
 8000774:	687a      	ldr	r2, [r7, #4]
 8000776:	4413      	add	r3, r2
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	73bb      	strb	r3, [r7, #14]
      tempa[3]=RoundKey[k + 3];
 800077c:	69bb      	ldr	r3, [r7, #24]
 800077e:	3303      	adds	r3, #3
 8000780:	687a      	ldr	r2, [r7, #4]
 8000782:	4413      	add	r3, r2
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	73fb      	strb	r3, [r7, #15]

    }

    if (i % Nk == 0)
 8000788:	69fb      	ldr	r3, [r7, #28]
 800078a:	f003 0303 	and.w	r3, r3, #3
 800078e:	2b00      	cmp	r3, #0
 8000790:	d125      	bne.n	80007de <KeyExpansion+0x10a>
      // This function shifts the 4 bytes in a word to the left once.
      // [a0,a1,a2,a3] becomes [a1,a2,a3,a0]

      // Function RotWord()
      {
        const uint8_t u8tmp = tempa[0];
 8000792:	7b3b      	ldrb	r3, [r7, #12]
 8000794:	75fb      	strb	r3, [r7, #23]
        tempa[0] = tempa[1];
 8000796:	7b7b      	ldrb	r3, [r7, #13]
 8000798:	733b      	strb	r3, [r7, #12]
        tempa[1] = tempa[2];
 800079a:	7bbb      	ldrb	r3, [r7, #14]
 800079c:	737b      	strb	r3, [r7, #13]
        tempa[2] = tempa[3];
 800079e:	7bfb      	ldrb	r3, [r7, #15]
 80007a0:	73bb      	strb	r3, [r7, #14]
        tempa[3] = u8tmp;
 80007a2:	7dfb      	ldrb	r3, [r7, #23]
 80007a4:	73fb      	strb	r3, [r7, #15]
      // SubWord() is a function that takes a four-byte input word and 
      // applies the S-box to each of the four bytes to produce an output word.

      // Function Subword()
      {
        tempa[0] = getSBoxValue(tempa[0]);
 80007a6:	7b3b      	ldrb	r3, [r7, #12]
 80007a8:	461a      	mov	r2, r3
 80007aa:	4b30      	ldr	r3, [pc, #192]	; (800086c <KeyExpansion+0x198>)
 80007ac:	5c9b      	ldrb	r3, [r3, r2]
 80007ae:	733b      	strb	r3, [r7, #12]
        tempa[1] = getSBoxValue(tempa[1]);
 80007b0:	7b7b      	ldrb	r3, [r7, #13]
 80007b2:	461a      	mov	r2, r3
 80007b4:	4b2d      	ldr	r3, [pc, #180]	; (800086c <KeyExpansion+0x198>)
 80007b6:	5c9b      	ldrb	r3, [r3, r2]
 80007b8:	737b      	strb	r3, [r7, #13]
        tempa[2] = getSBoxValue(tempa[2]);
 80007ba:	7bbb      	ldrb	r3, [r7, #14]
 80007bc:	461a      	mov	r2, r3
 80007be:	4b2b      	ldr	r3, [pc, #172]	; (800086c <KeyExpansion+0x198>)
 80007c0:	5c9b      	ldrb	r3, [r3, r2]
 80007c2:	73bb      	strb	r3, [r7, #14]
        tempa[3] = getSBoxValue(tempa[3]);
 80007c4:	7bfb      	ldrb	r3, [r7, #15]
 80007c6:	461a      	mov	r2, r3
 80007c8:	4b28      	ldr	r3, [pc, #160]	; (800086c <KeyExpansion+0x198>)
 80007ca:	5c9b      	ldrb	r3, [r3, r2]
 80007cc:	73fb      	strb	r3, [r7, #15]
      }

      tempa[0] = tempa[0] ^ Rcon[i/Nk];
 80007ce:	7b3a      	ldrb	r2, [r7, #12]
 80007d0:	69fb      	ldr	r3, [r7, #28]
 80007d2:	089b      	lsrs	r3, r3, #2
 80007d4:	4926      	ldr	r1, [pc, #152]	; (8000870 <KeyExpansion+0x19c>)
 80007d6:	5ccb      	ldrb	r3, [r1, r3]
 80007d8:	4053      	eors	r3, r2
 80007da:	b2db      	uxtb	r3, r3
 80007dc:	733b      	strb	r3, [r7, #12]
        tempa[2] = getSBoxValue(tempa[2]);
        tempa[3] = getSBoxValue(tempa[3]);
      }
    }
#endif
    j = i * 4; k=(i - Nk) * 4;
 80007de:	69fb      	ldr	r3, [r7, #28]
 80007e0:	009b      	lsls	r3, r3, #2
 80007e2:	613b      	str	r3, [r7, #16]
 80007e4:	69fb      	ldr	r3, [r7, #28]
 80007e6:	3b04      	subs	r3, #4
 80007e8:	009b      	lsls	r3, r3, #2
 80007ea:	61bb      	str	r3, [r7, #24]
    RoundKey[j + 0] = RoundKey[k + 0] ^ tempa[0];
 80007ec:	687a      	ldr	r2, [r7, #4]
 80007ee:	69bb      	ldr	r3, [r7, #24]
 80007f0:	4413      	add	r3, r2
 80007f2:	7819      	ldrb	r1, [r3, #0]
 80007f4:	7b3a      	ldrb	r2, [r7, #12]
 80007f6:	6878      	ldr	r0, [r7, #4]
 80007f8:	693b      	ldr	r3, [r7, #16]
 80007fa:	4403      	add	r3, r0
 80007fc:	404a      	eors	r2, r1
 80007fe:	b2d2      	uxtb	r2, r2
 8000800:	701a      	strb	r2, [r3, #0]
    RoundKey[j + 1] = RoundKey[k + 1] ^ tempa[1];
 8000802:	69bb      	ldr	r3, [r7, #24]
 8000804:	3301      	adds	r3, #1
 8000806:	687a      	ldr	r2, [r7, #4]
 8000808:	4413      	add	r3, r2
 800080a:	7819      	ldrb	r1, [r3, #0]
 800080c:	7b7a      	ldrb	r2, [r7, #13]
 800080e:	693b      	ldr	r3, [r7, #16]
 8000810:	3301      	adds	r3, #1
 8000812:	6878      	ldr	r0, [r7, #4]
 8000814:	4403      	add	r3, r0
 8000816:	404a      	eors	r2, r1
 8000818:	b2d2      	uxtb	r2, r2
 800081a:	701a      	strb	r2, [r3, #0]
    RoundKey[j + 2] = RoundKey[k + 2] ^ tempa[2];
 800081c:	69bb      	ldr	r3, [r7, #24]
 800081e:	3302      	adds	r3, #2
 8000820:	687a      	ldr	r2, [r7, #4]
 8000822:	4413      	add	r3, r2
 8000824:	7819      	ldrb	r1, [r3, #0]
 8000826:	7bba      	ldrb	r2, [r7, #14]
 8000828:	693b      	ldr	r3, [r7, #16]
 800082a:	3302      	adds	r3, #2
 800082c:	6878      	ldr	r0, [r7, #4]
 800082e:	4403      	add	r3, r0
 8000830:	404a      	eors	r2, r1
 8000832:	b2d2      	uxtb	r2, r2
 8000834:	701a      	strb	r2, [r3, #0]
    RoundKey[j + 3] = RoundKey[k + 3] ^ tempa[3];
 8000836:	69bb      	ldr	r3, [r7, #24]
 8000838:	3303      	adds	r3, #3
 800083a:	687a      	ldr	r2, [r7, #4]
 800083c:	4413      	add	r3, r2
 800083e:	7819      	ldrb	r1, [r3, #0]
 8000840:	7bfa      	ldrb	r2, [r7, #15]
 8000842:	693b      	ldr	r3, [r7, #16]
 8000844:	3303      	adds	r3, #3
 8000846:	6878      	ldr	r0, [r7, #4]
 8000848:	4403      	add	r3, r0
 800084a:	404a      	eors	r2, r1
 800084c:	b2d2      	uxtb	r2, r2
 800084e:	701a      	strb	r2, [r3, #0]
  for (i = Nk; i < Nb * (Nr + 1); ++i)
 8000850:	69fb      	ldr	r3, [r7, #28]
 8000852:	3301      	adds	r3, #1
 8000854:	61fb      	str	r3, [r7, #28]
 8000856:	69fb      	ldr	r3, [r7, #28]
 8000858:	2b2b      	cmp	r3, #43	; 0x2b
 800085a:	f67f af7a 	bls.w	8000752 <KeyExpansion+0x7e>
  }
}
 800085e:	bf00      	nop
 8000860:	bf00      	nop
 8000862:	3724      	adds	r7, #36	; 0x24
 8000864:	46bd      	mov	sp, r7
 8000866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086a:	4770      	bx	lr
 800086c:	0800926c 	.word	0x0800926c
 8000870:	0800946c 	.word	0x0800946c

08000874 <AES_init_ctx>:

void AES_init_ctx(struct AES_ctx* ctx, const uint8_t* key)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
 800087c:	6039      	str	r1, [r7, #0]
  KeyExpansion(ctx->RoundKey, key);
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	6839      	ldr	r1, [r7, #0]
 8000882:	4618      	mov	r0, r3
 8000884:	f7ff ff26 	bl	80006d4 <KeyExpansion>
}
 8000888:	bf00      	nop
 800088a:	3708      	adds	r7, #8
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}

08000890 <AddRoundKey>:
#endif

// This function adds the round key to state.
// The round key is added to the state by an XOR function.
static void AddRoundKey(uint8_t round, state_t* state, const uint8_t* RoundKey)
{
 8000890:	b480      	push	{r7}
 8000892:	b087      	sub	sp, #28
 8000894:	af00      	add	r7, sp, #0
 8000896:	4603      	mov	r3, r0
 8000898:	60b9      	str	r1, [r7, #8]
 800089a:	607a      	str	r2, [r7, #4]
 800089c:	73fb      	strb	r3, [r7, #15]
  uint8_t i,j;
  for (i = 0; i < 4; ++i)
 800089e:	2300      	movs	r3, #0
 80008a0:	75fb      	strb	r3, [r7, #23]
 80008a2:	e027      	b.n	80008f4 <AddRoundKey+0x64>
  {
    for (j = 0; j < 4; ++j)
 80008a4:	2300      	movs	r3, #0
 80008a6:	75bb      	strb	r3, [r7, #22]
 80008a8:	e01e      	b.n	80008e8 <AddRoundKey+0x58>
    {
      (*state)[i][j] ^= RoundKey[(round * Nb * 4) + (i * Nb) + j];
 80008aa:	7dfa      	ldrb	r2, [r7, #23]
 80008ac:	7dbb      	ldrb	r3, [r7, #22]
 80008ae:	68b9      	ldr	r1, [r7, #8]
 80008b0:	0092      	lsls	r2, r2, #2
 80008b2:	440a      	add	r2, r1
 80008b4:	4413      	add	r3, r2
 80008b6:	7818      	ldrb	r0, [r3, #0]
 80008b8:	7bfb      	ldrb	r3, [r7, #15]
 80008ba:	009a      	lsls	r2, r3, #2
 80008bc:	7dfb      	ldrb	r3, [r7, #23]
 80008be:	4413      	add	r3, r2
 80008c0:	009a      	lsls	r2, r3, #2
 80008c2:	7dbb      	ldrb	r3, [r7, #22]
 80008c4:	4413      	add	r3, r2
 80008c6:	461a      	mov	r2, r3
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	4413      	add	r3, r2
 80008cc:	7819      	ldrb	r1, [r3, #0]
 80008ce:	7dfa      	ldrb	r2, [r7, #23]
 80008d0:	7dbb      	ldrb	r3, [r7, #22]
 80008d2:	4041      	eors	r1, r0
 80008d4:	b2c8      	uxtb	r0, r1
 80008d6:	68b9      	ldr	r1, [r7, #8]
 80008d8:	0092      	lsls	r2, r2, #2
 80008da:	440a      	add	r2, r1
 80008dc:	4413      	add	r3, r2
 80008de:	4602      	mov	r2, r0
 80008e0:	701a      	strb	r2, [r3, #0]
    for (j = 0; j < 4; ++j)
 80008e2:	7dbb      	ldrb	r3, [r7, #22]
 80008e4:	3301      	adds	r3, #1
 80008e6:	75bb      	strb	r3, [r7, #22]
 80008e8:	7dbb      	ldrb	r3, [r7, #22]
 80008ea:	2b03      	cmp	r3, #3
 80008ec:	d9dd      	bls.n	80008aa <AddRoundKey+0x1a>
  for (i = 0; i < 4; ++i)
 80008ee:	7dfb      	ldrb	r3, [r7, #23]
 80008f0:	3301      	adds	r3, #1
 80008f2:	75fb      	strb	r3, [r7, #23]
 80008f4:	7dfb      	ldrb	r3, [r7, #23]
 80008f6:	2b03      	cmp	r3, #3
 80008f8:	d9d4      	bls.n	80008a4 <AddRoundKey+0x14>
    }
  }
}
 80008fa:	bf00      	nop
 80008fc:	bf00      	nop
 80008fe:	371c      	adds	r7, #28
 8000900:	46bd      	mov	sp, r7
 8000902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000906:	4770      	bx	lr

08000908 <SubBytes>:

// The SubBytes Function Substitutes the values in the
// state matrix with values in an S-box.
static void SubBytes(state_t* state)
{
 8000908:	b480      	push	{r7}
 800090a:	b085      	sub	sp, #20
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
  uint8_t i, j;
  for (i = 0; i < 4; ++i)
 8000910:	2300      	movs	r3, #0
 8000912:	73fb      	strb	r3, [r7, #15]
 8000914:	e01d      	b.n	8000952 <SubBytes+0x4a>
  {
    for (j = 0; j < 4; ++j)
 8000916:	2300      	movs	r3, #0
 8000918:	73bb      	strb	r3, [r7, #14]
 800091a:	e014      	b.n	8000946 <SubBytes+0x3e>
    {
      (*state)[j][i] = getSBoxValue((*state)[j][i]);
 800091c:	7bba      	ldrb	r2, [r7, #14]
 800091e:	7bfb      	ldrb	r3, [r7, #15]
 8000920:	6879      	ldr	r1, [r7, #4]
 8000922:	0092      	lsls	r2, r2, #2
 8000924:	440a      	add	r2, r1
 8000926:	4413      	add	r3, r2
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	4618      	mov	r0, r3
 800092c:	7bba      	ldrb	r2, [r7, #14]
 800092e:	7bfb      	ldrb	r3, [r7, #15]
 8000930:	490d      	ldr	r1, [pc, #52]	; (8000968 <SubBytes+0x60>)
 8000932:	5c08      	ldrb	r0, [r1, r0]
 8000934:	6879      	ldr	r1, [r7, #4]
 8000936:	0092      	lsls	r2, r2, #2
 8000938:	440a      	add	r2, r1
 800093a:	4413      	add	r3, r2
 800093c:	4602      	mov	r2, r0
 800093e:	701a      	strb	r2, [r3, #0]
    for (j = 0; j < 4; ++j)
 8000940:	7bbb      	ldrb	r3, [r7, #14]
 8000942:	3301      	adds	r3, #1
 8000944:	73bb      	strb	r3, [r7, #14]
 8000946:	7bbb      	ldrb	r3, [r7, #14]
 8000948:	2b03      	cmp	r3, #3
 800094a:	d9e7      	bls.n	800091c <SubBytes+0x14>
  for (i = 0; i < 4; ++i)
 800094c:	7bfb      	ldrb	r3, [r7, #15]
 800094e:	3301      	adds	r3, #1
 8000950:	73fb      	strb	r3, [r7, #15]
 8000952:	7bfb      	ldrb	r3, [r7, #15]
 8000954:	2b03      	cmp	r3, #3
 8000956:	d9de      	bls.n	8000916 <SubBytes+0xe>
    }
  }
}
 8000958:	bf00      	nop
 800095a:	bf00      	nop
 800095c:	3714      	adds	r7, #20
 800095e:	46bd      	mov	sp, r7
 8000960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000964:	4770      	bx	lr
 8000966:	bf00      	nop
 8000968:	0800926c 	.word	0x0800926c

0800096c <ShiftRows>:

// The ShiftRows() function shifts the rows in the state to the left.
// Each row is shifted with different offset.
// Offset = Row number. So the first row is not shifted.
static void ShiftRows(state_t* state)
{
 800096c:	b480      	push	{r7}
 800096e:	b085      	sub	sp, #20
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
  uint8_t temp;

  // Rotate first row 1 columns to left  
  temp           = (*state)[0][1];
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	785b      	ldrb	r3, [r3, #1]
 8000978:	73fb      	strb	r3, [r7, #15]
  (*state)[0][1] = (*state)[1][1];
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	795a      	ldrb	r2, [r3, #5]
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	705a      	strb	r2, [r3, #1]
  (*state)[1][1] = (*state)[2][1];
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	7a5a      	ldrb	r2, [r3, #9]
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	715a      	strb	r2, [r3, #5]
  (*state)[2][1] = (*state)[3][1];
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	7b5a      	ldrb	r2, [r3, #13]
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	725a      	strb	r2, [r3, #9]
  (*state)[3][1] = temp;
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	7bfa      	ldrb	r2, [r7, #15]
 8000996:	735a      	strb	r2, [r3, #13]

  // Rotate second row 2 columns to left  
  temp           = (*state)[0][2];
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	789b      	ldrb	r3, [r3, #2]
 800099c:	73fb      	strb	r3, [r7, #15]
  (*state)[0][2] = (*state)[2][2];
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	7a9a      	ldrb	r2, [r3, #10]
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	709a      	strb	r2, [r3, #2]
  (*state)[2][2] = temp;
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	7bfa      	ldrb	r2, [r7, #15]
 80009aa:	729a      	strb	r2, [r3, #10]

  temp           = (*state)[1][2];
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	799b      	ldrb	r3, [r3, #6]
 80009b0:	73fb      	strb	r3, [r7, #15]
  (*state)[1][2] = (*state)[3][2];
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	7b9a      	ldrb	r2, [r3, #14]
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	719a      	strb	r2, [r3, #6]
  (*state)[3][2] = temp;
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	7bfa      	ldrb	r2, [r7, #15]
 80009be:	739a      	strb	r2, [r3, #14]

  // Rotate third row 3 columns to left
  temp           = (*state)[0][3];
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	78db      	ldrb	r3, [r3, #3]
 80009c4:	73fb      	strb	r3, [r7, #15]
  (*state)[0][3] = (*state)[3][3];
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	7bda      	ldrb	r2, [r3, #15]
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	70da      	strb	r2, [r3, #3]
  (*state)[3][3] = (*state)[2][3];
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	7ada      	ldrb	r2, [r3, #11]
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	73da      	strb	r2, [r3, #15]
  (*state)[2][3] = (*state)[1][3];
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	79da      	ldrb	r2, [r3, #7]
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	72da      	strb	r2, [r3, #11]
  (*state)[1][3] = temp;
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	7bfa      	ldrb	r2, [r7, #15]
 80009e2:	71da      	strb	r2, [r3, #7]
}
 80009e4:	bf00      	nop
 80009e6:	3714      	adds	r7, #20
 80009e8:	46bd      	mov	sp, r7
 80009ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ee:	4770      	bx	lr

080009f0 <xtime>:

static uint8_t xtime(uint8_t x)
{
 80009f0:	b480      	push	{r7}
 80009f2:	b083      	sub	sp, #12
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	4603      	mov	r3, r0
 80009f8:	71fb      	strb	r3, [r7, #7]
  return ((x<<1) ^ (((x>>7) & 1) * 0x1b));
 80009fa:	79fb      	ldrb	r3, [r7, #7]
 80009fc:	005b      	lsls	r3, r3, #1
 80009fe:	b25a      	sxtb	r2, r3
 8000a00:	79fb      	ldrb	r3, [r7, #7]
 8000a02:	09db      	lsrs	r3, r3, #7
 8000a04:	b2db      	uxtb	r3, r3
 8000a06:	4619      	mov	r1, r3
 8000a08:	0049      	lsls	r1, r1, #1
 8000a0a:	440b      	add	r3, r1
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	00c8      	lsls	r0, r1, #3
 8000a10:	4619      	mov	r1, r3
 8000a12:	4603      	mov	r3, r0
 8000a14:	440b      	add	r3, r1
 8000a16:	b2db      	uxtb	r3, r3
 8000a18:	b25b      	sxtb	r3, r3
 8000a1a:	4053      	eors	r3, r2
 8000a1c:	b25b      	sxtb	r3, r3
 8000a1e:	b2db      	uxtb	r3, r3
}
 8000a20:	4618      	mov	r0, r3
 8000a22:	370c      	adds	r7, #12
 8000a24:	46bd      	mov	sp, r7
 8000a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2a:	4770      	bx	lr

08000a2c <MixColumns>:

// MixColumns function mixes the columns of the state matrix
static void MixColumns(state_t* state)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b084      	sub	sp, #16
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  uint8_t i;
  uint8_t Tmp, Tm, t;
  for (i = 0; i < 4; ++i)
 8000a34:	2300      	movs	r3, #0
 8000a36:	73fb      	strb	r3, [r7, #15]
 8000a38:	e0a4      	b.n	8000b84 <MixColumns+0x158>
  {  
    t   = (*state)[i][0];
 8000a3a:	7bfa      	ldrb	r2, [r7, #15]
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
 8000a42:	73bb      	strb	r3, [r7, #14]
    Tmp = (*state)[i][0] ^ (*state)[i][1] ^ (*state)[i][2] ^ (*state)[i][3] ;
 8000a44:	7bfa      	ldrb	r2, [r7, #15]
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	f813 2022 	ldrb.w	r2, [r3, r2, lsl #2]
 8000a4c:	7bfb      	ldrb	r3, [r7, #15]
 8000a4e:	6879      	ldr	r1, [r7, #4]
 8000a50:	009b      	lsls	r3, r3, #2
 8000a52:	440b      	add	r3, r1
 8000a54:	785b      	ldrb	r3, [r3, #1]
 8000a56:	4053      	eors	r3, r2
 8000a58:	b2da      	uxtb	r2, r3
 8000a5a:	7bfb      	ldrb	r3, [r7, #15]
 8000a5c:	6879      	ldr	r1, [r7, #4]
 8000a5e:	009b      	lsls	r3, r3, #2
 8000a60:	440b      	add	r3, r1
 8000a62:	789b      	ldrb	r3, [r3, #2]
 8000a64:	4053      	eors	r3, r2
 8000a66:	b2da      	uxtb	r2, r3
 8000a68:	7bfb      	ldrb	r3, [r7, #15]
 8000a6a:	6879      	ldr	r1, [r7, #4]
 8000a6c:	009b      	lsls	r3, r3, #2
 8000a6e:	440b      	add	r3, r1
 8000a70:	78db      	ldrb	r3, [r3, #3]
 8000a72:	4053      	eors	r3, r2
 8000a74:	737b      	strb	r3, [r7, #13]
    Tm  = (*state)[i][0] ^ (*state)[i][1] ; Tm = xtime(Tm);  (*state)[i][0] ^= Tm ^ Tmp ;
 8000a76:	7bfa      	ldrb	r2, [r7, #15]
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	f813 2022 	ldrb.w	r2, [r3, r2, lsl #2]
 8000a7e:	7bfb      	ldrb	r3, [r7, #15]
 8000a80:	6879      	ldr	r1, [r7, #4]
 8000a82:	009b      	lsls	r3, r3, #2
 8000a84:	440b      	add	r3, r1
 8000a86:	785b      	ldrb	r3, [r3, #1]
 8000a88:	4053      	eors	r3, r2
 8000a8a:	733b      	strb	r3, [r7, #12]
 8000a8c:	7b3b      	ldrb	r3, [r7, #12]
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f7ff ffae 	bl	80009f0 <xtime>
 8000a94:	4603      	mov	r3, r0
 8000a96:	733b      	strb	r3, [r7, #12]
 8000a98:	7bfa      	ldrb	r2, [r7, #15]
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	f813 1022 	ldrb.w	r1, [r3, r2, lsl #2]
 8000aa0:	7b3a      	ldrb	r2, [r7, #12]
 8000aa2:	7b7b      	ldrb	r3, [r7, #13]
 8000aa4:	4053      	eors	r3, r2
 8000aa6:	b2db      	uxtb	r3, r3
 8000aa8:	7bfa      	ldrb	r2, [r7, #15]
 8000aaa:	404b      	eors	r3, r1
 8000aac:	b2d9      	uxtb	r1, r3
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
    Tm  = (*state)[i][1] ^ (*state)[i][2] ; Tm = xtime(Tm);  (*state)[i][1] ^= Tm ^ Tmp ;
 8000ab4:	7bfb      	ldrb	r3, [r7, #15]
 8000ab6:	687a      	ldr	r2, [r7, #4]
 8000ab8:	009b      	lsls	r3, r3, #2
 8000aba:	4413      	add	r3, r2
 8000abc:	785a      	ldrb	r2, [r3, #1]
 8000abe:	7bfb      	ldrb	r3, [r7, #15]
 8000ac0:	6879      	ldr	r1, [r7, #4]
 8000ac2:	009b      	lsls	r3, r3, #2
 8000ac4:	440b      	add	r3, r1
 8000ac6:	789b      	ldrb	r3, [r3, #2]
 8000ac8:	4053      	eors	r3, r2
 8000aca:	733b      	strb	r3, [r7, #12]
 8000acc:	7b3b      	ldrb	r3, [r7, #12]
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f7ff ff8e 	bl	80009f0 <xtime>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	733b      	strb	r3, [r7, #12]
 8000ad8:	7bfb      	ldrb	r3, [r7, #15]
 8000ada:	687a      	ldr	r2, [r7, #4]
 8000adc:	009b      	lsls	r3, r3, #2
 8000ade:	4413      	add	r3, r2
 8000ae0:	7859      	ldrb	r1, [r3, #1]
 8000ae2:	7b3a      	ldrb	r2, [r7, #12]
 8000ae4:	7b7b      	ldrb	r3, [r7, #13]
 8000ae6:	4053      	eors	r3, r2
 8000ae8:	b2da      	uxtb	r2, r3
 8000aea:	7bfb      	ldrb	r3, [r7, #15]
 8000aec:	404a      	eors	r2, r1
 8000aee:	b2d1      	uxtb	r1, r2
 8000af0:	687a      	ldr	r2, [r7, #4]
 8000af2:	009b      	lsls	r3, r3, #2
 8000af4:	4413      	add	r3, r2
 8000af6:	460a      	mov	r2, r1
 8000af8:	705a      	strb	r2, [r3, #1]
    Tm  = (*state)[i][2] ^ (*state)[i][3] ; Tm = xtime(Tm);  (*state)[i][2] ^= Tm ^ Tmp ;
 8000afa:	7bfb      	ldrb	r3, [r7, #15]
 8000afc:	687a      	ldr	r2, [r7, #4]
 8000afe:	009b      	lsls	r3, r3, #2
 8000b00:	4413      	add	r3, r2
 8000b02:	789a      	ldrb	r2, [r3, #2]
 8000b04:	7bfb      	ldrb	r3, [r7, #15]
 8000b06:	6879      	ldr	r1, [r7, #4]
 8000b08:	009b      	lsls	r3, r3, #2
 8000b0a:	440b      	add	r3, r1
 8000b0c:	78db      	ldrb	r3, [r3, #3]
 8000b0e:	4053      	eors	r3, r2
 8000b10:	733b      	strb	r3, [r7, #12]
 8000b12:	7b3b      	ldrb	r3, [r7, #12]
 8000b14:	4618      	mov	r0, r3
 8000b16:	f7ff ff6b 	bl	80009f0 <xtime>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	733b      	strb	r3, [r7, #12]
 8000b1e:	7bfb      	ldrb	r3, [r7, #15]
 8000b20:	687a      	ldr	r2, [r7, #4]
 8000b22:	009b      	lsls	r3, r3, #2
 8000b24:	4413      	add	r3, r2
 8000b26:	7899      	ldrb	r1, [r3, #2]
 8000b28:	7b3a      	ldrb	r2, [r7, #12]
 8000b2a:	7b7b      	ldrb	r3, [r7, #13]
 8000b2c:	4053      	eors	r3, r2
 8000b2e:	b2da      	uxtb	r2, r3
 8000b30:	7bfb      	ldrb	r3, [r7, #15]
 8000b32:	404a      	eors	r2, r1
 8000b34:	b2d1      	uxtb	r1, r2
 8000b36:	687a      	ldr	r2, [r7, #4]
 8000b38:	009b      	lsls	r3, r3, #2
 8000b3a:	4413      	add	r3, r2
 8000b3c:	460a      	mov	r2, r1
 8000b3e:	709a      	strb	r2, [r3, #2]
    Tm  = (*state)[i][3] ^ t ;              Tm = xtime(Tm);  (*state)[i][3] ^= Tm ^ Tmp ;
 8000b40:	7bfb      	ldrb	r3, [r7, #15]
 8000b42:	687a      	ldr	r2, [r7, #4]
 8000b44:	009b      	lsls	r3, r3, #2
 8000b46:	4413      	add	r3, r2
 8000b48:	78da      	ldrb	r2, [r3, #3]
 8000b4a:	7bbb      	ldrb	r3, [r7, #14]
 8000b4c:	4053      	eors	r3, r2
 8000b4e:	733b      	strb	r3, [r7, #12]
 8000b50:	7b3b      	ldrb	r3, [r7, #12]
 8000b52:	4618      	mov	r0, r3
 8000b54:	f7ff ff4c 	bl	80009f0 <xtime>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	733b      	strb	r3, [r7, #12]
 8000b5c:	7bfb      	ldrb	r3, [r7, #15]
 8000b5e:	687a      	ldr	r2, [r7, #4]
 8000b60:	009b      	lsls	r3, r3, #2
 8000b62:	4413      	add	r3, r2
 8000b64:	78d9      	ldrb	r1, [r3, #3]
 8000b66:	7b3a      	ldrb	r2, [r7, #12]
 8000b68:	7b7b      	ldrb	r3, [r7, #13]
 8000b6a:	4053      	eors	r3, r2
 8000b6c:	b2da      	uxtb	r2, r3
 8000b6e:	7bfb      	ldrb	r3, [r7, #15]
 8000b70:	404a      	eors	r2, r1
 8000b72:	b2d1      	uxtb	r1, r2
 8000b74:	687a      	ldr	r2, [r7, #4]
 8000b76:	009b      	lsls	r3, r3, #2
 8000b78:	4413      	add	r3, r2
 8000b7a:	460a      	mov	r2, r1
 8000b7c:	70da      	strb	r2, [r3, #3]
  for (i = 0; i < 4; ++i)
 8000b7e:	7bfb      	ldrb	r3, [r7, #15]
 8000b80:	3301      	adds	r3, #1
 8000b82:	73fb      	strb	r3, [r7, #15]
 8000b84:	7bfb      	ldrb	r3, [r7, #15]
 8000b86:	2b03      	cmp	r3, #3
 8000b88:	f67f af57 	bls.w	8000a3a <MixColumns+0xe>
  }
}
 8000b8c:	bf00      	nop
 8000b8e:	bf00      	nop
 8000b90:	3710      	adds	r7, #16
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}

08000b96 <InvMixColumns>:

// MixColumns function mixes the columns of the state matrix.
// The method used to multiply may be difficult to understand for the inexperienced.
// Please use the references to gain more information.
static void InvMixColumns(state_t* state)
{
 8000b96:	b5b0      	push	{r4, r5, r7, lr}
 8000b98:	b084      	sub	sp, #16
 8000b9a:	af00      	add	r7, sp, #0
 8000b9c:	6078      	str	r0, [r7, #4]
  int i;
  uint8_t a, b, c, d;
  for (i = 0; i < 4; ++i)
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	60fb      	str	r3, [r7, #12]
 8000ba2:	e33b      	b.n	800121c <InvMixColumns+0x686>
  { 
    a = (*state)[i][0];
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	68fa      	ldr	r2, [r7, #12]
 8000ba8:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
 8000bac:	72fb      	strb	r3, [r7, #11]
    b = (*state)[i][1];
 8000bae:	687a      	ldr	r2, [r7, #4]
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	009b      	lsls	r3, r3, #2
 8000bb4:	4413      	add	r3, r2
 8000bb6:	785b      	ldrb	r3, [r3, #1]
 8000bb8:	72bb      	strb	r3, [r7, #10]
    c = (*state)[i][2];
 8000bba:	687a      	ldr	r2, [r7, #4]
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	009b      	lsls	r3, r3, #2
 8000bc0:	4413      	add	r3, r2
 8000bc2:	789b      	ldrb	r3, [r3, #2]
 8000bc4:	727b      	strb	r3, [r7, #9]
    d = (*state)[i][3];
 8000bc6:	687a      	ldr	r2, [r7, #4]
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	009b      	lsls	r3, r3, #2
 8000bcc:	4413      	add	r3, r2
 8000bce:	78db      	ldrb	r3, [r3, #3]
 8000bd0:	723b      	strb	r3, [r7, #8]

    (*state)[i][0] = Multiply(a, 0x0e) ^ Multiply(b, 0x0b) ^ Multiply(c, 0x0d) ^ Multiply(d, 0x09);
 8000bd2:	7afb      	ldrb	r3, [r7, #11]
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f7ff ff0b 	bl	80009f0 <xtime>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f7ff ff07 	bl	80009f0 <xtime>
 8000be2:	4603      	mov	r3, r0
 8000be4:	4618      	mov	r0, r3
 8000be6:	f7ff ff03 	bl	80009f0 <xtime>
 8000bea:	4603      	mov	r3, r0
 8000bec:	4618      	mov	r0, r3
 8000bee:	f7ff feff 	bl	80009f0 <xtime>
 8000bf2:	7abb      	ldrb	r3, [r7, #10]
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f7ff fefb 	bl	80009f0 <xtime>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f7ff fef7 	bl	80009f0 <xtime>
 8000c02:	7abb      	ldrb	r3, [r7, #10]
 8000c04:	4618      	mov	r0, r3
 8000c06:	f7ff fef3 	bl	80009f0 <xtime>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f7ff feef 	bl	80009f0 <xtime>
 8000c12:	4603      	mov	r3, r0
 8000c14:	4618      	mov	r0, r3
 8000c16:	f7ff feeb 	bl	80009f0 <xtime>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f7ff fee7 	bl	80009f0 <xtime>
 8000c22:	7a7b      	ldrb	r3, [r7, #9]
 8000c24:	4618      	mov	r0, r3
 8000c26:	f7ff fee3 	bl	80009f0 <xtime>
 8000c2a:	7a7b      	ldrb	r3, [r7, #9]
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f7ff fedf 	bl	80009f0 <xtime>
 8000c32:	4603      	mov	r3, r0
 8000c34:	4618      	mov	r0, r3
 8000c36:	f7ff fedb 	bl	80009f0 <xtime>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f7ff fed7 	bl	80009f0 <xtime>
 8000c42:	4603      	mov	r3, r0
 8000c44:	4618      	mov	r0, r3
 8000c46:	f7ff fed3 	bl	80009f0 <xtime>
 8000c4a:	7a3b      	ldrb	r3, [r7, #8]
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f7ff fecf 	bl	80009f0 <xtime>
 8000c52:	7a3b      	ldrb	r3, [r7, #8]
 8000c54:	4618      	mov	r0, r3
 8000c56:	f7ff fecb 	bl	80009f0 <xtime>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f7ff fec7 	bl	80009f0 <xtime>
 8000c62:	7a3b      	ldrb	r3, [r7, #8]
 8000c64:	4618      	mov	r0, r3
 8000c66:	f7ff fec3 	bl	80009f0 <xtime>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f7ff febf 	bl	80009f0 <xtime>
 8000c72:	4603      	mov	r3, r0
 8000c74:	4618      	mov	r0, r3
 8000c76:	f7ff febb 	bl	80009f0 <xtime>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f7ff feb7 	bl	80009f0 <xtime>
 8000c82:	7afb      	ldrb	r3, [r7, #11]
 8000c84:	4618      	mov	r0, r3
 8000c86:	f7ff feb3 	bl	80009f0 <xtime>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	461c      	mov	r4, r3
 8000c8e:	7afb      	ldrb	r3, [r7, #11]
 8000c90:	4618      	mov	r0, r3
 8000c92:	f7ff fead 	bl	80009f0 <xtime>
 8000c96:	4603      	mov	r3, r0
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f7ff fea9 	bl	80009f0 <xtime>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	4063      	eors	r3, r4
 8000ca2:	b2dc      	uxtb	r4, r3
 8000ca4:	7afb      	ldrb	r3, [r7, #11]
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f7ff fea2 	bl	80009f0 <xtime>
 8000cac:	4603      	mov	r3, r0
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f7ff fe9e 	bl	80009f0 <xtime>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f7ff fe9a 	bl	80009f0 <xtime>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	4063      	eors	r3, r4
 8000cc0:	b2dc      	uxtb	r4, r3
 8000cc2:	7abb      	ldrb	r3, [r7, #10]
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f7ff fe93 	bl	80009f0 <xtime>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	461a      	mov	r2, r3
 8000cce:	7abb      	ldrb	r3, [r7, #10]
 8000cd0:	4053      	eors	r3, r2
 8000cd2:	b2dd      	uxtb	r5, r3
 8000cd4:	7abb      	ldrb	r3, [r7, #10]
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f7ff fe8a 	bl	80009f0 <xtime>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f7ff fe86 	bl	80009f0 <xtime>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f7ff fe82 	bl	80009f0 <xtime>
 8000cec:	4603      	mov	r3, r0
 8000cee:	406b      	eors	r3, r5
 8000cf0:	b2db      	uxtb	r3, r3
 8000cf2:	4063      	eors	r3, r4
 8000cf4:	b2dc      	uxtb	r4, r3
 8000cf6:	7a7b      	ldrb	r3, [r7, #9]
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f7ff fe79 	bl	80009f0 <xtime>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	4618      	mov	r0, r3
 8000d02:	f7ff fe75 	bl	80009f0 <xtime>
 8000d06:	4603      	mov	r3, r0
 8000d08:	461a      	mov	r2, r3
 8000d0a:	7a7b      	ldrb	r3, [r7, #9]
 8000d0c:	4053      	eors	r3, r2
 8000d0e:	b2dd      	uxtb	r5, r3
 8000d10:	7a7b      	ldrb	r3, [r7, #9]
 8000d12:	4618      	mov	r0, r3
 8000d14:	f7ff fe6c 	bl	80009f0 <xtime>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f7ff fe68 	bl	80009f0 <xtime>
 8000d20:	4603      	mov	r3, r0
 8000d22:	4618      	mov	r0, r3
 8000d24:	f7ff fe64 	bl	80009f0 <xtime>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	406b      	eors	r3, r5
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	4063      	eors	r3, r4
 8000d30:	b2dc      	uxtb	r4, r3
 8000d32:	7a3b      	ldrb	r3, [r7, #8]
 8000d34:	4618      	mov	r0, r3
 8000d36:	f7ff fe5b 	bl	80009f0 <xtime>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f7ff fe57 	bl	80009f0 <xtime>
 8000d42:	4603      	mov	r3, r0
 8000d44:	4618      	mov	r0, r3
 8000d46:	f7ff fe53 	bl	80009f0 <xtime>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	461a      	mov	r2, r3
 8000d4e:	7a3b      	ldrb	r3, [r7, #8]
 8000d50:	4053      	eors	r3, r2
 8000d52:	b2db      	uxtb	r3, r3
 8000d54:	4063      	eors	r3, r4
 8000d56:	b2d9      	uxtb	r1, r3
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	68fa      	ldr	r2, [r7, #12]
 8000d5c:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
    (*state)[i][1] = Multiply(a, 0x09) ^ Multiply(b, 0x0e) ^ Multiply(c, 0x0b) ^ Multiply(d, 0x0d);
 8000d60:	7afb      	ldrb	r3, [r7, #11]
 8000d62:	4618      	mov	r0, r3
 8000d64:	f7ff fe44 	bl	80009f0 <xtime>
 8000d68:	7afb      	ldrb	r3, [r7, #11]
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f7ff fe40 	bl	80009f0 <xtime>
 8000d70:	4603      	mov	r3, r0
 8000d72:	4618      	mov	r0, r3
 8000d74:	f7ff fe3c 	bl	80009f0 <xtime>
 8000d78:	7afb      	ldrb	r3, [r7, #11]
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f7ff fe38 	bl	80009f0 <xtime>
 8000d80:	4603      	mov	r3, r0
 8000d82:	4618      	mov	r0, r3
 8000d84:	f7ff fe34 	bl	80009f0 <xtime>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f7ff fe30 	bl	80009f0 <xtime>
 8000d90:	4603      	mov	r3, r0
 8000d92:	4618      	mov	r0, r3
 8000d94:	f7ff fe2c 	bl	80009f0 <xtime>
 8000d98:	7abb      	ldrb	r3, [r7, #10]
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f7ff fe28 	bl	80009f0 <xtime>
 8000da0:	4603      	mov	r3, r0
 8000da2:	4618      	mov	r0, r3
 8000da4:	f7ff fe24 	bl	80009f0 <xtime>
 8000da8:	4603      	mov	r3, r0
 8000daa:	4618      	mov	r0, r3
 8000dac:	f7ff fe20 	bl	80009f0 <xtime>
 8000db0:	4603      	mov	r3, r0
 8000db2:	4618      	mov	r0, r3
 8000db4:	f7ff fe1c 	bl	80009f0 <xtime>
 8000db8:	7a7b      	ldrb	r3, [r7, #9]
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f7ff fe18 	bl	80009f0 <xtime>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f7ff fe14 	bl	80009f0 <xtime>
 8000dc8:	7a7b      	ldrb	r3, [r7, #9]
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f7ff fe10 	bl	80009f0 <xtime>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f7ff fe0c 	bl	80009f0 <xtime>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f7ff fe08 	bl	80009f0 <xtime>
 8000de0:	4603      	mov	r3, r0
 8000de2:	4618      	mov	r0, r3
 8000de4:	f7ff fe04 	bl	80009f0 <xtime>
 8000de8:	7a3b      	ldrb	r3, [r7, #8]
 8000dea:	4618      	mov	r0, r3
 8000dec:	f7ff fe00 	bl	80009f0 <xtime>
 8000df0:	7a3b      	ldrb	r3, [r7, #8]
 8000df2:	4618      	mov	r0, r3
 8000df4:	f7ff fdfc 	bl	80009f0 <xtime>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f7ff fdf8 	bl	80009f0 <xtime>
 8000e00:	4603      	mov	r3, r0
 8000e02:	4618      	mov	r0, r3
 8000e04:	f7ff fdf4 	bl	80009f0 <xtime>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f7ff fdf0 	bl	80009f0 <xtime>
 8000e10:	7afb      	ldrb	r3, [r7, #11]
 8000e12:	4618      	mov	r0, r3
 8000e14:	f7ff fdec 	bl	80009f0 <xtime>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f7ff fde8 	bl	80009f0 <xtime>
 8000e20:	4603      	mov	r3, r0
 8000e22:	4618      	mov	r0, r3
 8000e24:	f7ff fde4 	bl	80009f0 <xtime>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	461a      	mov	r2, r3
 8000e2c:	7afb      	ldrb	r3, [r7, #11]
 8000e2e:	4053      	eors	r3, r2
 8000e30:	b2dc      	uxtb	r4, r3
 8000e32:	7abb      	ldrb	r3, [r7, #10]
 8000e34:	4618      	mov	r0, r3
 8000e36:	f7ff fddb 	bl	80009f0 <xtime>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	461d      	mov	r5, r3
 8000e3e:	7abb      	ldrb	r3, [r7, #10]
 8000e40:	4618      	mov	r0, r3
 8000e42:	f7ff fdd5 	bl	80009f0 <xtime>
 8000e46:	4603      	mov	r3, r0
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f7ff fdd1 	bl	80009f0 <xtime>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	406b      	eors	r3, r5
 8000e52:	b2dd      	uxtb	r5, r3
 8000e54:	7abb      	ldrb	r3, [r7, #10]
 8000e56:	4618      	mov	r0, r3
 8000e58:	f7ff fdca 	bl	80009f0 <xtime>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f7ff fdc6 	bl	80009f0 <xtime>
 8000e64:	4603      	mov	r3, r0
 8000e66:	4618      	mov	r0, r3
 8000e68:	f7ff fdc2 	bl	80009f0 <xtime>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	406b      	eors	r3, r5
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	4063      	eors	r3, r4
 8000e74:	b2dc      	uxtb	r4, r3
 8000e76:	7a7b      	ldrb	r3, [r7, #9]
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f7ff fdb9 	bl	80009f0 <xtime>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	461a      	mov	r2, r3
 8000e82:	7a7b      	ldrb	r3, [r7, #9]
 8000e84:	4053      	eors	r3, r2
 8000e86:	b2dd      	uxtb	r5, r3
 8000e88:	7a7b      	ldrb	r3, [r7, #9]
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f7ff fdb0 	bl	80009f0 <xtime>
 8000e90:	4603      	mov	r3, r0
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff fdac 	bl	80009f0 <xtime>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f7ff fda8 	bl	80009f0 <xtime>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	406b      	eors	r3, r5
 8000ea4:	b2db      	uxtb	r3, r3
 8000ea6:	4063      	eors	r3, r4
 8000ea8:	b2dc      	uxtb	r4, r3
 8000eaa:	7a3b      	ldrb	r3, [r7, #8]
 8000eac:	4618      	mov	r0, r3
 8000eae:	f7ff fd9f 	bl	80009f0 <xtime>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f7ff fd9b 	bl	80009f0 <xtime>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	7a3b      	ldrb	r3, [r7, #8]
 8000ec0:	4053      	eors	r3, r2
 8000ec2:	b2dd      	uxtb	r5, r3
 8000ec4:	7a3b      	ldrb	r3, [r7, #8]
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f7ff fd92 	bl	80009f0 <xtime>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f7ff fd8e 	bl	80009f0 <xtime>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f7ff fd8a 	bl	80009f0 <xtime>
 8000edc:	4603      	mov	r3, r0
 8000ede:	406b      	eors	r3, r5
 8000ee0:	b2db      	uxtb	r3, r3
 8000ee2:	4063      	eors	r3, r4
 8000ee4:	b2d9      	uxtb	r1, r3
 8000ee6:	687a      	ldr	r2, [r7, #4]
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	009b      	lsls	r3, r3, #2
 8000eec:	4413      	add	r3, r2
 8000eee:	460a      	mov	r2, r1
 8000ef0:	705a      	strb	r2, [r3, #1]
    (*state)[i][2] = Multiply(a, 0x0d) ^ Multiply(b, 0x09) ^ Multiply(c, 0x0e) ^ Multiply(d, 0x0b);
 8000ef2:	7afb      	ldrb	r3, [r7, #11]
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f7ff fd7b 	bl	80009f0 <xtime>
 8000efa:	7afb      	ldrb	r3, [r7, #11]
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff fd77 	bl	80009f0 <xtime>
 8000f02:	4603      	mov	r3, r0
 8000f04:	4618      	mov	r0, r3
 8000f06:	f7ff fd73 	bl	80009f0 <xtime>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f7ff fd6f 	bl	80009f0 <xtime>
 8000f12:	4603      	mov	r3, r0
 8000f14:	4618      	mov	r0, r3
 8000f16:	f7ff fd6b 	bl	80009f0 <xtime>
 8000f1a:	7abb      	ldrb	r3, [r7, #10]
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f7ff fd67 	bl	80009f0 <xtime>
 8000f22:	7abb      	ldrb	r3, [r7, #10]
 8000f24:	4618      	mov	r0, r3
 8000f26:	f7ff fd63 	bl	80009f0 <xtime>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f7ff fd5f 	bl	80009f0 <xtime>
 8000f32:	7abb      	ldrb	r3, [r7, #10]
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff fd5b 	bl	80009f0 <xtime>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f7ff fd57 	bl	80009f0 <xtime>
 8000f42:	4603      	mov	r3, r0
 8000f44:	4618      	mov	r0, r3
 8000f46:	f7ff fd53 	bl	80009f0 <xtime>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f7ff fd4f 	bl	80009f0 <xtime>
 8000f52:	7a7b      	ldrb	r3, [r7, #9]
 8000f54:	4618      	mov	r0, r3
 8000f56:	f7ff fd4b 	bl	80009f0 <xtime>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f7ff fd47 	bl	80009f0 <xtime>
 8000f62:	4603      	mov	r3, r0
 8000f64:	4618      	mov	r0, r3
 8000f66:	f7ff fd43 	bl	80009f0 <xtime>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f7ff fd3f 	bl	80009f0 <xtime>
 8000f72:	7a3b      	ldrb	r3, [r7, #8]
 8000f74:	4618      	mov	r0, r3
 8000f76:	f7ff fd3b 	bl	80009f0 <xtime>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f7ff fd37 	bl	80009f0 <xtime>
 8000f82:	7a3b      	ldrb	r3, [r7, #8]
 8000f84:	4618      	mov	r0, r3
 8000f86:	f7ff fd33 	bl	80009f0 <xtime>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f7ff fd2f 	bl	80009f0 <xtime>
 8000f92:	4603      	mov	r3, r0
 8000f94:	4618      	mov	r0, r3
 8000f96:	f7ff fd2b 	bl	80009f0 <xtime>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f7ff fd27 	bl	80009f0 <xtime>
 8000fa2:	7afb      	ldrb	r3, [r7, #11]
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f7ff fd23 	bl	80009f0 <xtime>
 8000faa:	4603      	mov	r3, r0
 8000fac:	4618      	mov	r0, r3
 8000fae:	f7ff fd1f 	bl	80009f0 <xtime>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	7afb      	ldrb	r3, [r7, #11]
 8000fb8:	4053      	eors	r3, r2
 8000fba:	b2dc      	uxtb	r4, r3
 8000fbc:	7afb      	ldrb	r3, [r7, #11]
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f7ff fd16 	bl	80009f0 <xtime>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f7ff fd12 	bl	80009f0 <xtime>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f7ff fd0e 	bl	80009f0 <xtime>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	4063      	eors	r3, r4
 8000fd8:	b2dc      	uxtb	r4, r3
 8000fda:	7abb      	ldrb	r3, [r7, #10]
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff fd07 	bl	80009f0 <xtime>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f7ff fd03 	bl	80009f0 <xtime>
 8000fea:	4603      	mov	r3, r0
 8000fec:	4618      	mov	r0, r3
 8000fee:	f7ff fcff 	bl	80009f0 <xtime>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	7abb      	ldrb	r3, [r7, #10]
 8000ff8:	4053      	eors	r3, r2
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	4063      	eors	r3, r4
 8000ffe:	b2dc      	uxtb	r4, r3
 8001000:	7a7b      	ldrb	r3, [r7, #9]
 8001002:	4618      	mov	r0, r3
 8001004:	f7ff fcf4 	bl	80009f0 <xtime>
 8001008:	4603      	mov	r3, r0
 800100a:	461d      	mov	r5, r3
 800100c:	7a7b      	ldrb	r3, [r7, #9]
 800100e:	4618      	mov	r0, r3
 8001010:	f7ff fcee 	bl	80009f0 <xtime>
 8001014:	4603      	mov	r3, r0
 8001016:	4618      	mov	r0, r3
 8001018:	f7ff fcea 	bl	80009f0 <xtime>
 800101c:	4603      	mov	r3, r0
 800101e:	406b      	eors	r3, r5
 8001020:	b2dd      	uxtb	r5, r3
 8001022:	7a7b      	ldrb	r3, [r7, #9]
 8001024:	4618      	mov	r0, r3
 8001026:	f7ff fce3 	bl	80009f0 <xtime>
 800102a:	4603      	mov	r3, r0
 800102c:	4618      	mov	r0, r3
 800102e:	f7ff fcdf 	bl	80009f0 <xtime>
 8001032:	4603      	mov	r3, r0
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff fcdb 	bl	80009f0 <xtime>
 800103a:	4603      	mov	r3, r0
 800103c:	406b      	eors	r3, r5
 800103e:	b2db      	uxtb	r3, r3
 8001040:	4063      	eors	r3, r4
 8001042:	b2dc      	uxtb	r4, r3
 8001044:	7a3b      	ldrb	r3, [r7, #8]
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff fcd2 	bl	80009f0 <xtime>
 800104c:	4603      	mov	r3, r0
 800104e:	461a      	mov	r2, r3
 8001050:	7a3b      	ldrb	r3, [r7, #8]
 8001052:	4053      	eors	r3, r2
 8001054:	b2dd      	uxtb	r5, r3
 8001056:	7a3b      	ldrb	r3, [r7, #8]
 8001058:	4618      	mov	r0, r3
 800105a:	f7ff fcc9 	bl	80009f0 <xtime>
 800105e:	4603      	mov	r3, r0
 8001060:	4618      	mov	r0, r3
 8001062:	f7ff fcc5 	bl	80009f0 <xtime>
 8001066:	4603      	mov	r3, r0
 8001068:	4618      	mov	r0, r3
 800106a:	f7ff fcc1 	bl	80009f0 <xtime>
 800106e:	4603      	mov	r3, r0
 8001070:	406b      	eors	r3, r5
 8001072:	b2db      	uxtb	r3, r3
 8001074:	4063      	eors	r3, r4
 8001076:	b2d9      	uxtb	r1, r3
 8001078:	687a      	ldr	r2, [r7, #4]
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	009b      	lsls	r3, r3, #2
 800107e:	4413      	add	r3, r2
 8001080:	460a      	mov	r2, r1
 8001082:	709a      	strb	r2, [r3, #2]
    (*state)[i][3] = Multiply(a, 0x0b) ^ Multiply(b, 0x0d) ^ Multiply(c, 0x09) ^ Multiply(d, 0x0e);
 8001084:	7afb      	ldrb	r3, [r7, #11]
 8001086:	4618      	mov	r0, r3
 8001088:	f7ff fcb2 	bl	80009f0 <xtime>
 800108c:	4603      	mov	r3, r0
 800108e:	4618      	mov	r0, r3
 8001090:	f7ff fcae 	bl	80009f0 <xtime>
 8001094:	7afb      	ldrb	r3, [r7, #11]
 8001096:	4618      	mov	r0, r3
 8001098:	f7ff fcaa 	bl	80009f0 <xtime>
 800109c:	4603      	mov	r3, r0
 800109e:	4618      	mov	r0, r3
 80010a0:	f7ff fca6 	bl	80009f0 <xtime>
 80010a4:	4603      	mov	r3, r0
 80010a6:	4618      	mov	r0, r3
 80010a8:	f7ff fca2 	bl	80009f0 <xtime>
 80010ac:	4603      	mov	r3, r0
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff fc9e 	bl	80009f0 <xtime>
 80010b4:	7abb      	ldrb	r3, [r7, #10]
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff fc9a 	bl	80009f0 <xtime>
 80010bc:	7abb      	ldrb	r3, [r7, #10]
 80010be:	4618      	mov	r0, r3
 80010c0:	f7ff fc96 	bl	80009f0 <xtime>
 80010c4:	4603      	mov	r3, r0
 80010c6:	4618      	mov	r0, r3
 80010c8:	f7ff fc92 	bl	80009f0 <xtime>
 80010cc:	4603      	mov	r3, r0
 80010ce:	4618      	mov	r0, r3
 80010d0:	f7ff fc8e 	bl	80009f0 <xtime>
 80010d4:	4603      	mov	r3, r0
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff fc8a 	bl	80009f0 <xtime>
 80010dc:	7a7b      	ldrb	r3, [r7, #9]
 80010de:	4618      	mov	r0, r3
 80010e0:	f7ff fc86 	bl	80009f0 <xtime>
 80010e4:	7a7b      	ldrb	r3, [r7, #9]
 80010e6:	4618      	mov	r0, r3
 80010e8:	f7ff fc82 	bl	80009f0 <xtime>
 80010ec:	4603      	mov	r3, r0
 80010ee:	4618      	mov	r0, r3
 80010f0:	f7ff fc7e 	bl	80009f0 <xtime>
 80010f4:	7a7b      	ldrb	r3, [r7, #9]
 80010f6:	4618      	mov	r0, r3
 80010f8:	f7ff fc7a 	bl	80009f0 <xtime>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4618      	mov	r0, r3
 8001100:	f7ff fc76 	bl	80009f0 <xtime>
 8001104:	4603      	mov	r3, r0
 8001106:	4618      	mov	r0, r3
 8001108:	f7ff fc72 	bl	80009f0 <xtime>
 800110c:	4603      	mov	r3, r0
 800110e:	4618      	mov	r0, r3
 8001110:	f7ff fc6e 	bl	80009f0 <xtime>
 8001114:	7a3b      	ldrb	r3, [r7, #8]
 8001116:	4618      	mov	r0, r3
 8001118:	f7ff fc6a 	bl	80009f0 <xtime>
 800111c:	4603      	mov	r3, r0
 800111e:	4618      	mov	r0, r3
 8001120:	f7ff fc66 	bl	80009f0 <xtime>
 8001124:	4603      	mov	r3, r0
 8001126:	4618      	mov	r0, r3
 8001128:	f7ff fc62 	bl	80009f0 <xtime>
 800112c:	4603      	mov	r3, r0
 800112e:	4618      	mov	r0, r3
 8001130:	f7ff fc5e 	bl	80009f0 <xtime>
 8001134:	7afb      	ldrb	r3, [r7, #11]
 8001136:	4618      	mov	r0, r3
 8001138:	f7ff fc5a 	bl	80009f0 <xtime>
 800113c:	4603      	mov	r3, r0
 800113e:	461a      	mov	r2, r3
 8001140:	7afb      	ldrb	r3, [r7, #11]
 8001142:	4053      	eors	r3, r2
 8001144:	b2dc      	uxtb	r4, r3
 8001146:	7afb      	ldrb	r3, [r7, #11]
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff fc51 	bl	80009f0 <xtime>
 800114e:	4603      	mov	r3, r0
 8001150:	4618      	mov	r0, r3
 8001152:	f7ff fc4d 	bl	80009f0 <xtime>
 8001156:	4603      	mov	r3, r0
 8001158:	4618      	mov	r0, r3
 800115a:	f7ff fc49 	bl	80009f0 <xtime>
 800115e:	4603      	mov	r3, r0
 8001160:	4063      	eors	r3, r4
 8001162:	b2dc      	uxtb	r4, r3
 8001164:	7abb      	ldrb	r3, [r7, #10]
 8001166:	4618      	mov	r0, r3
 8001168:	f7ff fc42 	bl	80009f0 <xtime>
 800116c:	4603      	mov	r3, r0
 800116e:	4618      	mov	r0, r3
 8001170:	f7ff fc3e 	bl	80009f0 <xtime>
 8001174:	4603      	mov	r3, r0
 8001176:	461a      	mov	r2, r3
 8001178:	7abb      	ldrb	r3, [r7, #10]
 800117a:	4053      	eors	r3, r2
 800117c:	b2dd      	uxtb	r5, r3
 800117e:	7abb      	ldrb	r3, [r7, #10]
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff fc35 	bl	80009f0 <xtime>
 8001186:	4603      	mov	r3, r0
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff fc31 	bl	80009f0 <xtime>
 800118e:	4603      	mov	r3, r0
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff fc2d 	bl	80009f0 <xtime>
 8001196:	4603      	mov	r3, r0
 8001198:	406b      	eors	r3, r5
 800119a:	b2db      	uxtb	r3, r3
 800119c:	4063      	eors	r3, r4
 800119e:	b2dc      	uxtb	r4, r3
 80011a0:	7a7b      	ldrb	r3, [r7, #9]
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff fc24 	bl	80009f0 <xtime>
 80011a8:	4603      	mov	r3, r0
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff fc20 	bl	80009f0 <xtime>
 80011b0:	4603      	mov	r3, r0
 80011b2:	4618      	mov	r0, r3
 80011b4:	f7ff fc1c 	bl	80009f0 <xtime>
 80011b8:	4603      	mov	r3, r0
 80011ba:	461a      	mov	r2, r3
 80011bc:	7a7b      	ldrb	r3, [r7, #9]
 80011be:	4053      	eors	r3, r2
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	4063      	eors	r3, r4
 80011c4:	b2dc      	uxtb	r4, r3
 80011c6:	7a3b      	ldrb	r3, [r7, #8]
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff fc11 	bl	80009f0 <xtime>
 80011ce:	4603      	mov	r3, r0
 80011d0:	461d      	mov	r5, r3
 80011d2:	7a3b      	ldrb	r3, [r7, #8]
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff fc0b 	bl	80009f0 <xtime>
 80011da:	4603      	mov	r3, r0
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff fc07 	bl	80009f0 <xtime>
 80011e2:	4603      	mov	r3, r0
 80011e4:	406b      	eors	r3, r5
 80011e6:	b2dd      	uxtb	r5, r3
 80011e8:	7a3b      	ldrb	r3, [r7, #8]
 80011ea:	4618      	mov	r0, r3
 80011ec:	f7ff fc00 	bl	80009f0 <xtime>
 80011f0:	4603      	mov	r3, r0
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff fbfc 	bl	80009f0 <xtime>
 80011f8:	4603      	mov	r3, r0
 80011fa:	4618      	mov	r0, r3
 80011fc:	f7ff fbf8 	bl	80009f0 <xtime>
 8001200:	4603      	mov	r3, r0
 8001202:	406b      	eors	r3, r5
 8001204:	b2db      	uxtb	r3, r3
 8001206:	4063      	eors	r3, r4
 8001208:	b2d9      	uxtb	r1, r3
 800120a:	687a      	ldr	r2, [r7, #4]
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	009b      	lsls	r3, r3, #2
 8001210:	4413      	add	r3, r2
 8001212:	460a      	mov	r2, r1
 8001214:	70da      	strb	r2, [r3, #3]
  for (i = 0; i < 4; ++i)
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	3301      	adds	r3, #1
 800121a:	60fb      	str	r3, [r7, #12]
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	2b03      	cmp	r3, #3
 8001220:	f77f acc0 	ble.w	8000ba4 <InvMixColumns+0xe>
  }
}
 8001224:	bf00      	nop
 8001226:	bf00      	nop
 8001228:	3710      	adds	r7, #16
 800122a:	46bd      	mov	sp, r7
 800122c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001230 <InvSubBytes>:


// The SubBytes Function Substitutes the values in the
// state matrix with values in an S-box.
static void InvSubBytes(state_t* state)
{
 8001230:	b480      	push	{r7}
 8001232:	b085      	sub	sp, #20
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  uint8_t i, j;
  for (i = 0; i < 4; ++i)
 8001238:	2300      	movs	r3, #0
 800123a:	73fb      	strb	r3, [r7, #15]
 800123c:	e01d      	b.n	800127a <InvSubBytes+0x4a>
  {
    for (j = 0; j < 4; ++j)
 800123e:	2300      	movs	r3, #0
 8001240:	73bb      	strb	r3, [r7, #14]
 8001242:	e014      	b.n	800126e <InvSubBytes+0x3e>
    {
      (*state)[j][i] = getSBoxInvert((*state)[j][i]);
 8001244:	7bba      	ldrb	r2, [r7, #14]
 8001246:	7bfb      	ldrb	r3, [r7, #15]
 8001248:	6879      	ldr	r1, [r7, #4]
 800124a:	0092      	lsls	r2, r2, #2
 800124c:	440a      	add	r2, r1
 800124e:	4413      	add	r3, r2
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	4618      	mov	r0, r3
 8001254:	7bba      	ldrb	r2, [r7, #14]
 8001256:	7bfb      	ldrb	r3, [r7, #15]
 8001258:	490d      	ldr	r1, [pc, #52]	; (8001290 <InvSubBytes+0x60>)
 800125a:	5c08      	ldrb	r0, [r1, r0]
 800125c:	6879      	ldr	r1, [r7, #4]
 800125e:	0092      	lsls	r2, r2, #2
 8001260:	440a      	add	r2, r1
 8001262:	4413      	add	r3, r2
 8001264:	4602      	mov	r2, r0
 8001266:	701a      	strb	r2, [r3, #0]
    for (j = 0; j < 4; ++j)
 8001268:	7bbb      	ldrb	r3, [r7, #14]
 800126a:	3301      	adds	r3, #1
 800126c:	73bb      	strb	r3, [r7, #14]
 800126e:	7bbb      	ldrb	r3, [r7, #14]
 8001270:	2b03      	cmp	r3, #3
 8001272:	d9e7      	bls.n	8001244 <InvSubBytes+0x14>
  for (i = 0; i < 4; ++i)
 8001274:	7bfb      	ldrb	r3, [r7, #15]
 8001276:	3301      	adds	r3, #1
 8001278:	73fb      	strb	r3, [r7, #15]
 800127a:	7bfb      	ldrb	r3, [r7, #15]
 800127c:	2b03      	cmp	r3, #3
 800127e:	d9de      	bls.n	800123e <InvSubBytes+0xe>
    }
  }
}
 8001280:	bf00      	nop
 8001282:	bf00      	nop
 8001284:	3714      	adds	r7, #20
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	0800936c 	.word	0x0800936c

08001294 <InvShiftRows>:

static void InvShiftRows(state_t* state)
{
 8001294:	b480      	push	{r7}
 8001296:	b085      	sub	sp, #20
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  uint8_t temp;

  // Rotate first row 1 columns to right  
  temp = (*state)[3][1];
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	7b5b      	ldrb	r3, [r3, #13]
 80012a0:	73fb      	strb	r3, [r7, #15]
  (*state)[3][1] = (*state)[2][1];
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	7a5a      	ldrb	r2, [r3, #9]
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	735a      	strb	r2, [r3, #13]
  (*state)[2][1] = (*state)[1][1];
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	795a      	ldrb	r2, [r3, #5]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	725a      	strb	r2, [r3, #9]
  (*state)[1][1] = (*state)[0][1];
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	785a      	ldrb	r2, [r3, #1]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	715a      	strb	r2, [r3, #5]
  (*state)[0][1] = temp;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	7bfa      	ldrb	r2, [r7, #15]
 80012be:	705a      	strb	r2, [r3, #1]

  // Rotate second row 2 columns to right 
  temp = (*state)[0][2];
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	789b      	ldrb	r3, [r3, #2]
 80012c4:	73fb      	strb	r3, [r7, #15]
  (*state)[0][2] = (*state)[2][2];
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	7a9a      	ldrb	r2, [r3, #10]
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	709a      	strb	r2, [r3, #2]
  (*state)[2][2] = temp;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	7bfa      	ldrb	r2, [r7, #15]
 80012d2:	729a      	strb	r2, [r3, #10]

  temp = (*state)[1][2];
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	799b      	ldrb	r3, [r3, #6]
 80012d8:	73fb      	strb	r3, [r7, #15]
  (*state)[1][2] = (*state)[3][2];
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	7b9a      	ldrb	r2, [r3, #14]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	719a      	strb	r2, [r3, #6]
  (*state)[3][2] = temp;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	7bfa      	ldrb	r2, [r7, #15]
 80012e6:	739a      	strb	r2, [r3, #14]

  // Rotate third row 3 columns to right
  temp = (*state)[0][3];
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	78db      	ldrb	r3, [r3, #3]
 80012ec:	73fb      	strb	r3, [r7, #15]
  (*state)[0][3] = (*state)[1][3];
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	79da      	ldrb	r2, [r3, #7]
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	70da      	strb	r2, [r3, #3]
  (*state)[1][3] = (*state)[2][3];
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	7ada      	ldrb	r2, [r3, #11]
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	71da      	strb	r2, [r3, #7]
  (*state)[2][3] = (*state)[3][3];
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	7bda      	ldrb	r2, [r3, #15]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	72da      	strb	r2, [r3, #11]
  (*state)[3][3] = temp;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	7bfa      	ldrb	r2, [r7, #15]
 800130a:	73da      	strb	r2, [r3, #15]
}
 800130c:	bf00      	nop
 800130e:	3714      	adds	r7, #20
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr

08001318 <Cipher>:
#endif // #if (defined(CBC) && CBC == 1) || (defined(ECB) && ECB == 1)

// Cipher is the main function that encrypts the PlainText.
static void Cipher(state_t* state, const uint8_t* RoundKey)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	6039      	str	r1, [r7, #0]
  uint8_t round = 0;
 8001322:	2300      	movs	r3, #0
 8001324:	73fb      	strb	r3, [r7, #15]

  // Add the First round key to the state before starting the rounds.
  AddRoundKey(0, state, RoundKey);
 8001326:	683a      	ldr	r2, [r7, #0]
 8001328:	6879      	ldr	r1, [r7, #4]
 800132a:	2000      	movs	r0, #0
 800132c:	f7ff fab0 	bl	8000890 <AddRoundKey>

  // There will be Nr rounds.
  // The first Nr-1 rounds are identical.
  // These Nr rounds are executed in the loop below.
  // Last one without MixColumns()
  for (round = 1; ; ++round)
 8001330:	2301      	movs	r3, #1
 8001332:	73fb      	strb	r3, [r7, #15]
  {
    SubBytes(state);
 8001334:	6878      	ldr	r0, [r7, #4]
 8001336:	f7ff fae7 	bl	8000908 <SubBytes>
    ShiftRows(state);
 800133a:	6878      	ldr	r0, [r7, #4]
 800133c:	f7ff fb16 	bl	800096c <ShiftRows>
    if (round == Nr) {
 8001340:	7bfb      	ldrb	r3, [r7, #15]
 8001342:	2b0a      	cmp	r3, #10
 8001344:	d00c      	beq.n	8001360 <Cipher+0x48>
      break;
    }
    MixColumns(state);
 8001346:	6878      	ldr	r0, [r7, #4]
 8001348:	f7ff fb70 	bl	8000a2c <MixColumns>
    AddRoundKey(round, state, RoundKey);
 800134c:	7bfb      	ldrb	r3, [r7, #15]
 800134e:	683a      	ldr	r2, [r7, #0]
 8001350:	6879      	ldr	r1, [r7, #4]
 8001352:	4618      	mov	r0, r3
 8001354:	f7ff fa9c 	bl	8000890 <AddRoundKey>
  for (round = 1; ; ++round)
 8001358:	7bfb      	ldrb	r3, [r7, #15]
 800135a:	3301      	adds	r3, #1
 800135c:	73fb      	strb	r3, [r7, #15]
    SubBytes(state);
 800135e:	e7e9      	b.n	8001334 <Cipher+0x1c>
      break;
 8001360:	bf00      	nop
  }
  // Add round key to last round
  AddRoundKey(Nr, state, RoundKey);
 8001362:	683a      	ldr	r2, [r7, #0]
 8001364:	6879      	ldr	r1, [r7, #4]
 8001366:	200a      	movs	r0, #10
 8001368:	f7ff fa92 	bl	8000890 <AddRoundKey>
}
 800136c:	bf00      	nop
 800136e:	3710      	adds	r7, #16
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}

08001374 <InvCipher>:

#if (defined(CBC) && CBC == 1) || (defined(ECB) && ECB == 1)
static void InvCipher(state_t* state, const uint8_t* RoundKey)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
 800137c:	6039      	str	r1, [r7, #0]
  uint8_t round = 0;
 800137e:	2300      	movs	r3, #0
 8001380:	73fb      	strb	r3, [r7, #15]

  // Add the First round key to the state before starting the rounds.
  AddRoundKey(Nr, state, RoundKey);
 8001382:	683a      	ldr	r2, [r7, #0]
 8001384:	6879      	ldr	r1, [r7, #4]
 8001386:	200a      	movs	r0, #10
 8001388:	f7ff fa82 	bl	8000890 <AddRoundKey>

  // There will be Nr rounds.
  // The first Nr-1 rounds are identical.
  // These Nr rounds are executed in the loop below.
  // Last one without InvMixColumn()
  for (round = (Nr - 1); ; --round)
 800138c:	2309      	movs	r3, #9
 800138e:	73fb      	strb	r3, [r7, #15]
  {
    InvShiftRows(state);
 8001390:	6878      	ldr	r0, [r7, #4]
 8001392:	f7ff ff7f 	bl	8001294 <InvShiftRows>
    InvSubBytes(state);
 8001396:	6878      	ldr	r0, [r7, #4]
 8001398:	f7ff ff4a 	bl	8001230 <InvSubBytes>
    AddRoundKey(round, state, RoundKey);
 800139c:	7bfb      	ldrb	r3, [r7, #15]
 800139e:	683a      	ldr	r2, [r7, #0]
 80013a0:	6879      	ldr	r1, [r7, #4]
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7ff fa74 	bl	8000890 <AddRoundKey>
    if (round == 0) {
 80013a8:	7bfb      	ldrb	r3, [r7, #15]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d006      	beq.n	80013bc <InvCipher+0x48>
      break;
    }
    InvMixColumns(state);
 80013ae:	6878      	ldr	r0, [r7, #4]
 80013b0:	f7ff fbf1 	bl	8000b96 <InvMixColumns>
  for (round = (Nr - 1); ; --round)
 80013b4:	7bfb      	ldrb	r3, [r7, #15]
 80013b6:	3b01      	subs	r3, #1
 80013b8:	73fb      	strb	r3, [r7, #15]
    InvShiftRows(state);
 80013ba:	e7e9      	b.n	8001390 <InvCipher+0x1c>
      break;
 80013bc:	bf00      	nop
  }

}
 80013be:	bf00      	nop
 80013c0:	3710      	adds	r7, #16
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}

080013c6 <AES_ECB_encrypt>:
/*****************************************************************************/
#if defined(ECB) && (ECB == 1)


void AES_ECB_encrypt(const struct AES_ctx* ctx, uint8_t* buf)
{
 80013c6:	b580      	push	{r7, lr}
 80013c8:	b082      	sub	sp, #8
 80013ca:	af00      	add	r7, sp, #0
 80013cc:	6078      	str	r0, [r7, #4]
 80013ce:	6039      	str	r1, [r7, #0]
  // The next function call encrypts the PlainText with the Key using AES algorithm.
  Cipher((state_t*)buf, ctx->RoundKey);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	4619      	mov	r1, r3
 80013d4:	6838      	ldr	r0, [r7, #0]
 80013d6:	f7ff ff9f 	bl	8001318 <Cipher>
}
 80013da:	bf00      	nop
 80013dc:	3708      	adds	r7, #8
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}

080013e2 <AES_ECB_decrypt>:

void AES_ECB_decrypt(const struct AES_ctx* ctx, uint8_t* buf)
{
 80013e2:	b580      	push	{r7, lr}
 80013e4:	b082      	sub	sp, #8
 80013e6:	af00      	add	r7, sp, #0
 80013e8:	6078      	str	r0, [r7, #4]
 80013ea:	6039      	str	r1, [r7, #0]
  // The next function call decrypts the PlainText with the Key using AES algorithm.
  InvCipher((state_t*)buf, ctx->RoundKey);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	4619      	mov	r1, r3
 80013f0:	6838      	ldr	r0, [r7, #0]
 80013f2:	f7ff ffbf 	bl	8001374 <InvCipher>
}
 80013f6:	bf00      	nop
 80013f8:	3708      	adds	r7, #8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
	...

08001400 <AES_setup>:
    0
};



void AES_setup(enum AES_data_type data_type) {
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	71fb      	strb	r3, [r7, #7]
  switch(data_type) {
 800140a:	79fb      	ldrb	r3, [r7, #7]
 800140c:	2b02      	cmp	r3, #2
 800140e:	d056      	beq.n	80014be <AES_setup+0xbe>
 8001410:	2b02      	cmp	r3, #2
 8001412:	f300 8084 	bgt.w	800151e <AES_setup+0x11e>
 8001416:	2b00      	cmp	r3, #0
 8001418:	d002      	beq.n	8001420 <AES_setup+0x20>
 800141a:	2b01      	cmp	r3, #1
 800141c:	d01f      	beq.n	800145e <AES_setup+0x5e>
      aes_op_context.encrypt_configured = 0; // for continuous op detection
      send_ok();
    }
    break;
  }
}
 800141e:	e07e      	b.n	800151e <AES_setup+0x11e>
    if (strlen(cmds[2]) != 32) {
 8001420:	4b41      	ldr	r3, [pc, #260]	; (8001528 <AES_setup+0x128>)
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	4618      	mov	r0, r3
 8001426:	f7fe fedb 	bl	80001e0 <strlen>
 800142a:	4603      	mov	r3, r0
 800142c:	2b20      	cmp	r3, #32
 800142e:	d004      	beq.n	800143a <AES_setup+0x3a>
      send_answer("Error: wrong key size\r\n", 23);
 8001430:	2117      	movs	r1, #23
 8001432:	483e      	ldr	r0, [pc, #248]	; (800152c <AES_setup+0x12c>)
 8001434:	f000 fce0 	bl	8001df8 <send_answer>
    break;
 8001438:	e071      	b.n	800151e <AES_setup+0x11e>
      hex2bytes((const uint8_t *) cmds[2], 32, aes_op_context.key, 16);
 800143a:	4b3b      	ldr	r3, [pc, #236]	; (8001528 <AES_setup+0x128>)
 800143c:	6898      	ldr	r0, [r3, #8]
 800143e:	2310      	movs	r3, #16
 8001440:	4a3b      	ldr	r2, [pc, #236]	; (8001530 <AES_setup+0x130>)
 8001442:	2120      	movs	r1, #32
 8001444:	f001 f9c0 	bl	80027c8 <hex2bytes>
      AES_init_ctx(&(aes_op_context.aes_ctx_struct), aes_op_context.key);
 8001448:	4939      	ldr	r1, [pc, #228]	; (8001530 <AES_setup+0x130>)
 800144a:	483a      	ldr	r0, [pc, #232]	; (8001534 <AES_setup+0x134>)
 800144c:	f7ff fa12 	bl	8000874 <AES_init_ctx>
      aes_op_context.key_configured = 1;
 8001450:	4b38      	ldr	r3, [pc, #224]	; (8001534 <AES_setup+0x134>)
 8001452:	2201      	movs	r2, #1
 8001454:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
      send_ok();
 8001458:	f000 fd18 	bl	8001e8c <send_ok>
    break;
 800145c:	e05f      	b.n	800151e <AES_setup+0x11e>
    if (cmd_is(3, "trig", 4)) {
 800145e:	2204      	movs	r2, #4
 8001460:	4935      	ldr	r1, [pc, #212]	; (8001538 <AES_setup+0x138>)
 8001462:	2003      	movs	r0, #3
 8001464:	f000 fc06 	bl	8001c74 <cmd_is>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d004      	beq.n	8001478 <AES_setup+0x78>
      aes_op_context.do_trig = 1;
 800146e:	4b31      	ldr	r3, [pc, #196]	; (8001534 <AES_setup+0x134>)
 8001470:	2201      	movs	r2, #1
 8001472:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
 8001476:	e003      	b.n	8001480 <AES_setup+0x80>
      aes_op_context.do_trig = 0;
 8001478:	4b2e      	ldr	r3, [pc, #184]	; (8001534 <AES_setup+0x134>)
 800147a:	2200      	movs	r2, #0
 800147c:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
    if (strlen(cmds[2]) != 32) {
 8001480:	4b29      	ldr	r3, [pc, #164]	; (8001528 <AES_setup+0x128>)
 8001482:	689b      	ldr	r3, [r3, #8]
 8001484:	4618      	mov	r0, r3
 8001486:	f7fe feab 	bl	80001e0 <strlen>
 800148a:	4603      	mov	r3, r0
 800148c:	2b20      	cmp	r3, #32
 800148e:	d004      	beq.n	800149a <AES_setup+0x9a>
      send_answer("Error: wrong plaintext size\r\n", 29);
 8001490:	211d      	movs	r1, #29
 8001492:	482a      	ldr	r0, [pc, #168]	; (800153c <AES_setup+0x13c>)
 8001494:	f000 fcb0 	bl	8001df8 <send_answer>
    break;
 8001498:	e041      	b.n	800151e <AES_setup+0x11e>
      hex2bytes((const uint8_t *) cmds[2], 32, aes_op_context.plain, 16);
 800149a:	4b23      	ldr	r3, [pc, #140]	; (8001528 <AES_setup+0x128>)
 800149c:	6898      	ldr	r0, [r3, #8]
 800149e:	2310      	movs	r3, #16
 80014a0:	4a27      	ldr	r2, [pc, #156]	; (8001540 <AES_setup+0x140>)
 80014a2:	2120      	movs	r1, #32
 80014a4:	f001 f990 	bl	80027c8 <hex2bytes>
      aes_op_context.encrypt_configured = 1;
 80014a8:	4b22      	ldr	r3, [pc, #136]	; (8001534 <AES_setup+0x134>)
 80014aa:	2201      	movs	r2, #1
 80014ac:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
      aes_op_context.decrypt_configured = 0; // for continuous op detection
 80014b0:	4b20      	ldr	r3, [pc, #128]	; (8001534 <AES_setup+0x134>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
      send_ok();
 80014b8:	f000 fce8 	bl	8001e8c <send_ok>
    break;
 80014bc:	e02f      	b.n	800151e <AES_setup+0x11e>
    if (cmd_is(3, "trig", 4)) {
 80014be:	2204      	movs	r2, #4
 80014c0:	491d      	ldr	r1, [pc, #116]	; (8001538 <AES_setup+0x138>)
 80014c2:	2003      	movs	r0, #3
 80014c4:	f000 fbd6 	bl	8001c74 <cmd_is>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d004      	beq.n	80014d8 <AES_setup+0xd8>
      aes_op_context.do_trig = 1;
 80014ce:	4b19      	ldr	r3, [pc, #100]	; (8001534 <AES_setup+0x134>)
 80014d0:	2201      	movs	r2, #1
 80014d2:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
 80014d6:	e003      	b.n	80014e0 <AES_setup+0xe0>
      aes_op_context.do_trig = 0;
 80014d8:	4b16      	ldr	r3, [pc, #88]	; (8001534 <AES_setup+0x134>)
 80014da:	2200      	movs	r2, #0
 80014dc:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
    if (strlen(cmds[2]) != 32) {
 80014e0:	4b11      	ldr	r3, [pc, #68]	; (8001528 <AES_setup+0x128>)
 80014e2:	689b      	ldr	r3, [r3, #8]
 80014e4:	4618      	mov	r0, r3
 80014e6:	f7fe fe7b 	bl	80001e0 <strlen>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b20      	cmp	r3, #32
 80014ee:	d004      	beq.n	80014fa <AES_setup+0xfa>
      send_answer("Error: wrong ciphertext size\r\n", 30);
 80014f0:	211e      	movs	r1, #30
 80014f2:	4814      	ldr	r0, [pc, #80]	; (8001544 <AES_setup+0x144>)
 80014f4:	f000 fc80 	bl	8001df8 <send_answer>
    break;
 80014f8:	e010      	b.n	800151c <AES_setup+0x11c>
      hex2bytes((const uint8_t *) cmds[2], 32, aes_op_context.cipher, 16);
 80014fa:	4b0b      	ldr	r3, [pc, #44]	; (8001528 <AES_setup+0x128>)
 80014fc:	6898      	ldr	r0, [r3, #8]
 80014fe:	2310      	movs	r3, #16
 8001500:	4a11      	ldr	r2, [pc, #68]	; (8001548 <AES_setup+0x148>)
 8001502:	2120      	movs	r1, #32
 8001504:	f001 f960 	bl	80027c8 <hex2bytes>
      aes_op_context.decrypt_configured = 1;
 8001508:	4b0a      	ldr	r3, [pc, #40]	; (8001534 <AES_setup+0x134>)
 800150a:	2201      	movs	r2, #1
 800150c:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
      aes_op_context.encrypt_configured = 0; // for continuous op detection
 8001510:	4b08      	ldr	r3, [pc, #32]	; (8001534 <AES_setup+0x134>)
 8001512:	2200      	movs	r2, #0
 8001514:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
      send_ok();
 8001518:	f000 fcb8 	bl	8001e8c <send_ok>
    break;
 800151c:	bf00      	nop
}
 800151e:	bf00      	nop
 8001520:	3708      	adds	r7, #8
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	20000208 	.word	0x20000208
 800152c:	08008fdc 	.word	0x08008fdc
 8001530:	200000c3 	.word	0x200000c3
 8001534:	20000000 	.word	0x20000000
 8001538:	08008ff4 	.word	0x08008ff4
 800153c:	08008ffc 	.word	0x08008ffc
 8001540:	200000d3 	.word	0x200000d3
 8001544:	0800901c 	.word	0x0800901c
 8001548:	200000e3 	.word	0x200000e3

0800154c <AES_continuous_start>:

uint8_t AES_continuous_start(void) {
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0
  // configure context structure
  if (cmd_is(2, "trig", 4)) {
 8001550:	2204      	movs	r2, #4
 8001552:	4931      	ldr	r1, [pc, #196]	; (8001618 <AES_continuous_start+0xcc>)
 8001554:	2002      	movs	r0, #2
 8001556:	f000 fb8d 	bl	8001c74 <cmd_is>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d004      	beq.n	800156a <AES_continuous_start+0x1e>
    aes_op_context.do_trig = 1;
 8001560:	4b2e      	ldr	r3, [pc, #184]	; (800161c <AES_continuous_start+0xd0>)
 8001562:	2201      	movs	r2, #1
 8001564:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
 8001568:	e003      	b.n	8001572 <AES_continuous_start+0x26>
  }
  else {
    aes_op_context.do_trig = 0;
 800156a:	4b2c      	ldr	r3, [pc, #176]	; (800161c <AES_continuous_start+0xd0>)
 800156c:	2200      	movs	r2, #0
 800156e:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
  }

  if (aes_op_context.key_configured) {
 8001572:	4b2a      	ldr	r3, [pc, #168]	; (800161c <AES_continuous_start+0xd0>)
 8001574:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d049      	beq.n	8001610 <AES_continuous_start+0xc4>
    if (aes_op_context.encrypt_configured) {
 800157c:	4b27      	ldr	r3, [pc, #156]	; (800161c <AES_continuous_start+0xd0>)
 800157e:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8001582:	2b00      	cmp	r3, #0
 8001584:	d01f      	beq.n	80015c6 <AES_continuous_start+0x7a>
      aes_op_context.is_encrypt = 1;
 8001586:	4b25      	ldr	r3, [pc, #148]	; (800161c <AES_continuous_start+0xd0>)
 8001588:	2201      	movs	r2, #1
 800158a:	f883 20f3 	strb.w	r2, [r3, #243]	; 0xf3
      aes_op_context.configured = 1;
 800158e:	4b23      	ldr	r3, [pc, #140]	; (800161c <AES_continuous_start+0xd0>)
 8001590:	2201      	movs	r2, #1
 8001592:	f883 20f5 	strb.w	r2, [r3, #245]	; 0xf5

      // start timer ITs
      HAL_TIM_PWM_Init(timer);
 8001596:	4b22      	ldr	r3, [pc, #136]	; (8001620 <AES_continuous_start+0xd4>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4618      	mov	r0, r3
 800159c:	f003 fb97 	bl	8004cce <HAL_TIM_PWM_Init>
      HAL_TIM_PWM_Start_IT(timer, TIM_CHANNEL_1);
 80015a0:	4b1f      	ldr	r3, [pc, #124]	; (8001620 <AES_continuous_start+0xd4>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	2100      	movs	r1, #0
 80015a6:	4618      	mov	r0, r3
 80015a8:	f003 fbea 	bl	8004d80 <HAL_TIM_PWM_Start_IT>
      HAL_TIM_PWM_Start_IT(timer, TIM_CHANNEL_2);
 80015ac:	4b1c      	ldr	r3, [pc, #112]	; (8001620 <AES_continuous_start+0xd4>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	2104      	movs	r1, #4
 80015b2:	4618      	mov	r0, r3
 80015b4:	f003 fbe4 	bl	8004d80 <HAL_TIM_PWM_Start_IT>
      HAL_TIM_Base_Start_IT(timer);
 80015b8:	4b19      	ldr	r3, [pc, #100]	; (8001620 <AES_continuous_start+0xd4>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4618      	mov	r0, r3
 80015be:	f003 faf5 	bl	8004bac <HAL_TIM_Base_Start_IT>
      return 1;
 80015c2:	2301      	movs	r3, #1
 80015c4:	e025      	b.n	8001612 <AES_continuous_start+0xc6>
    }
    else if (aes_op_context.decrypt_configured) {
 80015c6:	4b15      	ldr	r3, [pc, #84]	; (800161c <AES_continuous_start+0xd0>)
 80015c8:	f893 30c2 	ldrb.w	r3, [r3, #194]	; 0xc2
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d01f      	beq.n	8001610 <AES_continuous_start+0xc4>
      aes_op_context.is_encrypt = 0;
 80015d0:	4b12      	ldr	r3, [pc, #72]	; (800161c <AES_continuous_start+0xd0>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	f883 20f3 	strb.w	r2, [r3, #243]	; 0xf3
      aes_op_context.configured = 1;
 80015d8:	4b10      	ldr	r3, [pc, #64]	; (800161c <AES_continuous_start+0xd0>)
 80015da:	2201      	movs	r2, #1
 80015dc:	f883 20f5 	strb.w	r2, [r3, #245]	; 0xf5

      // start timer ITs
      HAL_TIM_PWM_Init(timer);
 80015e0:	4b0f      	ldr	r3, [pc, #60]	; (8001620 <AES_continuous_start+0xd4>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4618      	mov	r0, r3
 80015e6:	f003 fb72 	bl	8004cce <HAL_TIM_PWM_Init>
      HAL_TIM_PWM_Start_IT(timer, TIM_CHANNEL_1);
 80015ea:	4b0d      	ldr	r3, [pc, #52]	; (8001620 <AES_continuous_start+0xd4>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	2100      	movs	r1, #0
 80015f0:	4618      	mov	r0, r3
 80015f2:	f003 fbc5 	bl	8004d80 <HAL_TIM_PWM_Start_IT>
      HAL_TIM_PWM_Start_IT(timer, TIM_CHANNEL_2);
 80015f6:	4b0a      	ldr	r3, [pc, #40]	; (8001620 <AES_continuous_start+0xd4>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2104      	movs	r1, #4
 80015fc:	4618      	mov	r0, r3
 80015fe:	f003 fbbf 	bl	8004d80 <HAL_TIM_PWM_Start_IT>
      HAL_TIM_Base_Start_IT(timer);
 8001602:	4b07      	ldr	r3, [pc, #28]	; (8001620 <AES_continuous_start+0xd4>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4618      	mov	r0, r3
 8001608:	f003 fad0 	bl	8004bac <HAL_TIM_Base_Start_IT>
      return 1;
 800160c:	2301      	movs	r3, #1
 800160e:	e000      	b.n	8001612 <AES_continuous_start+0xc6>
    }
  }
  return 0; // Wrong configuration sequence
 8001610:	2300      	movs	r3, #0
}
 8001612:	4618      	mov	r0, r3
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	08008ff4 	.word	0x08008ff4
 800161c:	20000000 	.word	0x20000000
 8001620:	20000234 	.word	0x20000234

08001624 <AES_encrypt>:

void AES_encrypt(uint8_t verbose) {
 8001624:	b580      	push	{r7, lr}
 8001626:	b090      	sub	sp, #64	; 0x40
 8001628:	af00      	add	r7, sp, #0
 800162a:	4603      	mov	r3, r0
 800162c:	71fb      	strb	r3, [r7, #7]
  uint8_t i;
  uint8_t buf[17];

  if (aes_op_context.key_configured == 0) {
 800162e:	4b3a      	ldr	r3, [pc, #232]	; (8001718 <AES_encrypt+0xf4>)
 8001630:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d107      	bne.n	8001648 <AES_encrypt+0x24>
    if (verbose)
 8001638:	79fb      	ldrb	r3, [r7, #7]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d068      	beq.n	8001710 <AES_encrypt+0xec>
      send_answer("Error: unknown key\r\n", 20);
 800163e:	2114      	movs	r1, #20
 8001640:	4836      	ldr	r0, [pc, #216]	; (800171c <AES_encrypt+0xf8>)
 8001642:	f000 fbd9 	bl	8001df8 <send_answer>
      send_answer(answer, 16);
      send_answer(answer+16, 16);
      send_answer(answer+32, 2);
    }
  }
}
 8001646:	e063      	b.n	8001710 <AES_encrypt+0xec>
    for(i = 0; i < 16;++i)
 8001648:	2300      	movs	r3, #0
 800164a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800164e:	e010      	b.n	8001672 <AES_encrypt+0x4e>
      buf[i] = aes_op_context.plain[i];
 8001650:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8001654:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001658:	492f      	ldr	r1, [pc, #188]	; (8001718 <AES_encrypt+0xf4>)
 800165a:	440a      	add	r2, r1
 800165c:	f892 20d3 	ldrb.w	r2, [r2, #211]	; 0xd3
 8001660:	3340      	adds	r3, #64	; 0x40
 8001662:	443b      	add	r3, r7
 8001664:	f803 2c14 	strb.w	r2, [r3, #-20]
    for(i = 0; i < 16;++i)
 8001668:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800166c:	3301      	adds	r3, #1
 800166e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001672:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001676:	2b0f      	cmp	r3, #15
 8001678:	d9ea      	bls.n	8001650 <AES_encrypt+0x2c>
    trigger_high(5);
 800167a:	2005      	movs	r0, #5
 800167c:	f000 fe46 	bl	800230c <trigger_high>
    AES_ECB_encrypt(&(aes_op_context.aes_ctx_struct), buf);
 8001680:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001684:	4619      	mov	r1, r3
 8001686:	4824      	ldr	r0, [pc, #144]	; (8001718 <AES_encrypt+0xf4>)
 8001688:	f7ff fe9d 	bl	80013c6 <AES_ECB_encrypt>
    trigger_low(1);
 800168c:	2001      	movs	r0, #1
 800168e:	f000 fe4f 	bl	8002330 <trigger_low>
    for(i = 0; i < 16; ++i)
 8001692:	2300      	movs	r3, #0
 8001694:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001698:	e011      	b.n	80016be <AES_encrypt+0x9a>
        aes_op_context.cipher[i] = buf[i];
 800169a:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800169e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80016a2:	3240      	adds	r2, #64	; 0x40
 80016a4:	443a      	add	r2, r7
 80016a6:	f812 1c14 	ldrb.w	r1, [r2, #-20]
 80016aa:	4a1b      	ldr	r2, [pc, #108]	; (8001718 <AES_encrypt+0xf4>)
 80016ac:	4413      	add	r3, r2
 80016ae:	460a      	mov	r2, r1
 80016b0:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
    for(i = 0; i < 16; ++i)
 80016b4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80016b8:	3301      	adds	r3, #1
 80016ba:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80016be:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80016c2:	2b0f      	cmp	r3, #15
 80016c4:	d9e9      	bls.n	800169a <AES_encrypt+0x76>
    if (verbose) {
 80016c6:	79fb      	ldrb	r3, [r7, #7]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d021      	beq.n	8001710 <AES_encrypt+0xec>
      bytes2hex(buf, 16, (uint8_t *) answer, 32);
 80016cc:	f107 0208 	add.w	r2, r7, #8
 80016d0:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 80016d4:	2320      	movs	r3, #32
 80016d6:	2110      	movs	r1, #16
 80016d8:	f001 f8b8 	bl	800284c <bytes2hex>
      answer[32] = '\r';
 80016dc:	230d      	movs	r3, #13
 80016de:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
      answer[33] = '\n';
 80016e2:	230a      	movs	r3, #10
 80016e4:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
      send_answer(answer, 16);
 80016e8:	f107 0308 	add.w	r3, r7, #8
 80016ec:	2110      	movs	r1, #16
 80016ee:	4618      	mov	r0, r3
 80016f0:	f000 fb82 	bl	8001df8 <send_answer>
      send_answer(answer+16, 16);
 80016f4:	f107 0308 	add.w	r3, r7, #8
 80016f8:	3310      	adds	r3, #16
 80016fa:	2110      	movs	r1, #16
 80016fc:	4618      	mov	r0, r3
 80016fe:	f000 fb7b 	bl	8001df8 <send_answer>
      send_answer(answer+32, 2);
 8001702:	f107 0308 	add.w	r3, r7, #8
 8001706:	3320      	adds	r3, #32
 8001708:	2102      	movs	r1, #2
 800170a:	4618      	mov	r0, r3
 800170c:	f000 fb74 	bl	8001df8 <send_answer>
}
 8001710:	bf00      	nop
 8001712:	3740      	adds	r7, #64	; 0x40
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	20000000 	.word	0x20000000
 800171c:	0800903c 	.word	0x0800903c

08001720 <AES_decrypt>:

void AES_decrypt(uint8_t verbose) {
 8001720:	b580      	push	{r7, lr}
 8001722:	b090      	sub	sp, #64	; 0x40
 8001724:	af00      	add	r7, sp, #0
 8001726:	4603      	mov	r3, r0
 8001728:	71fb      	strb	r3, [r7, #7]
  uint8_t i;
  uint8_t buf[16];

  if (aes_op_context.key_configured == 0) {
 800172a:	4b3a      	ldr	r3, [pc, #232]	; (8001814 <AES_decrypt+0xf4>)
 800172c:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d107      	bne.n	8001744 <AES_decrypt+0x24>
    if (verbose)
 8001734:	79fb      	ldrb	r3, [r7, #7]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d068      	beq.n	800180c <AES_decrypt+0xec>
      send_answer("Error: unknown key\r\n", 20);
 800173a:	2114      	movs	r1, #20
 800173c:	4836      	ldr	r0, [pc, #216]	; (8001818 <AES_decrypt+0xf8>)
 800173e:	f000 fb5b 	bl	8001df8 <send_answer>
      send_answer(answer, 16);
      send_answer(answer+16, 16);
      send_answer(answer+32, 2);
    }
  }
}
 8001742:	e063      	b.n	800180c <AES_decrypt+0xec>
    for(i = 0; i < 16;++i)
 8001744:	2300      	movs	r3, #0
 8001746:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800174a:	e010      	b.n	800176e <AES_decrypt+0x4e>
      buf[i] = aes_op_context.cipher[i];
 800174c:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8001750:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001754:	492f      	ldr	r1, [pc, #188]	; (8001814 <AES_decrypt+0xf4>)
 8001756:	440a      	add	r2, r1
 8001758:	f892 20e3 	ldrb.w	r2, [r2, #227]	; 0xe3
 800175c:	3340      	adds	r3, #64	; 0x40
 800175e:	443b      	add	r3, r7
 8001760:	f803 2c14 	strb.w	r2, [r3, #-20]
    for(i = 0; i < 16;++i)
 8001764:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001768:	3301      	adds	r3, #1
 800176a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800176e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001772:	2b0f      	cmp	r3, #15
 8001774:	d9ea      	bls.n	800174c <AES_decrypt+0x2c>
    trigger_high(5);
 8001776:	2005      	movs	r0, #5
 8001778:	f000 fdc8 	bl	800230c <trigger_high>
    AES_ECB_decrypt(&(aes_op_context.aes_ctx_struct), buf);
 800177c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001780:	4619      	mov	r1, r3
 8001782:	4824      	ldr	r0, [pc, #144]	; (8001814 <AES_decrypt+0xf4>)
 8001784:	f7ff fe2d 	bl	80013e2 <AES_ECB_decrypt>
    trigger_low(1);
 8001788:	2001      	movs	r0, #1
 800178a:	f000 fdd1 	bl	8002330 <trigger_low>
    for(i = 0; i < 16; ++i)
 800178e:	2300      	movs	r3, #0
 8001790:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001794:	e011      	b.n	80017ba <AES_decrypt+0x9a>
      aes_op_context.plain[i] = buf[i];
 8001796:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800179a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800179e:	3240      	adds	r2, #64	; 0x40
 80017a0:	443a      	add	r2, r7
 80017a2:	f812 1c14 	ldrb.w	r1, [r2, #-20]
 80017a6:	4a1b      	ldr	r2, [pc, #108]	; (8001814 <AES_decrypt+0xf4>)
 80017a8:	4413      	add	r3, r2
 80017aa:	460a      	mov	r2, r1
 80017ac:	f883 20d3 	strb.w	r2, [r3, #211]	; 0xd3
    for(i = 0; i < 16; ++i)
 80017b0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80017b4:	3301      	adds	r3, #1
 80017b6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80017ba:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80017be:	2b0f      	cmp	r3, #15
 80017c0:	d9e9      	bls.n	8001796 <AES_decrypt+0x76>
    if (verbose) {
 80017c2:	79fb      	ldrb	r3, [r7, #7]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d021      	beq.n	800180c <AES_decrypt+0xec>
      bytes2hex(buf, 16, (uint8_t *) answer, 32);
 80017c8:	f107 0208 	add.w	r2, r7, #8
 80017cc:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 80017d0:	2320      	movs	r3, #32
 80017d2:	2110      	movs	r1, #16
 80017d4:	f001 f83a 	bl	800284c <bytes2hex>
      answer[32] = '\r';
 80017d8:	230d      	movs	r3, #13
 80017da:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
      answer[33] = '\n';
 80017de:	230a      	movs	r3, #10
 80017e0:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
      send_answer(answer, 16);
 80017e4:	f107 0308 	add.w	r3, r7, #8
 80017e8:	2110      	movs	r1, #16
 80017ea:	4618      	mov	r0, r3
 80017ec:	f000 fb04 	bl	8001df8 <send_answer>
      send_answer(answer+16, 16);
 80017f0:	f107 0308 	add.w	r3, r7, #8
 80017f4:	3310      	adds	r3, #16
 80017f6:	2110      	movs	r1, #16
 80017f8:	4618      	mov	r0, r3
 80017fa:	f000 fafd 	bl	8001df8 <send_answer>
      send_answer(answer+32, 2);
 80017fe:	f107 0308 	add.w	r3, r7, #8
 8001802:	3320      	adds	r3, #32
 8001804:	2102      	movs	r1, #2
 8001806:	4618      	mov	r0, r3
 8001808:	f000 faf6 	bl	8001df8 <send_answer>
}
 800180c:	bf00      	nop
 800180e:	3740      	adds	r7, #64	; 0x40
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	20000000 	.word	0x20000000
 8001818:	0800903c 	.word	0x0800903c

0800181c <Init_Cmd_Handling>:

/* It is mandatory to call this function in main before any other function of this file is called.
 * It will associate the timer, uart and dma tx channel to the right pointers (to make it easier to port code to
 * other STM microcontrollers or to change which timer/uart is being used).
 **/
void Init_Cmd_Handling(TIM_HandleTypeDef *p_timer, UART_HandleTypeDef *p_uart, DMA_HandleTypeDef *p_dma_uart_tx, SPI_HandleTypeDef *p_spi) {
 800181c:	b480      	push	{r7}
 800181e:	b085      	sub	sp, #20
 8001820:	af00      	add	r7, sp, #0
 8001822:	60f8      	str	r0, [r7, #12]
 8001824:	60b9      	str	r1, [r7, #8]
 8001826:	607a      	str	r2, [r7, #4]
 8001828:	603b      	str	r3, [r7, #0]
  spi = p_spi;
 800182a:	4a09      	ldr	r2, [pc, #36]	; (8001850 <Init_Cmd_Handling+0x34>)
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	6013      	str	r3, [r2, #0]
  timer = p_timer;
 8001830:	4a08      	ldr	r2, [pc, #32]	; (8001854 <Init_Cmd_Handling+0x38>)
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	6013      	str	r3, [r2, #0]
  uart = p_uart;
 8001836:	4a08      	ldr	r2, [pc, #32]	; (8001858 <Init_Cmd_Handling+0x3c>)
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	6013      	str	r3, [r2, #0]
  dma_uart_tx = p_dma_uart_tx;
 800183c:	4a07      	ldr	r2, [pc, #28]	; (800185c <Init_Cmd_Handling+0x40>)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6013      	str	r3, [r2, #0]
}
 8001842:	bf00      	nop
 8001844:	3714      	adds	r7, #20
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop
 8001850:	20000230 	.word	0x20000230
 8001854:	20000234 	.word	0x20000234
 8001858:	20000238 	.word	0x20000238
 800185c:	2000023c 	.word	0x2000023c

08001860 <Start_Cmd_Reception>:

void Start_Cmd_Reception(void) {
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  HAL_UART_Receive_DMA(uart, Rx_data, RX_LEN);
 8001864:	4b04      	ldr	r3, [pc, #16]	; (8001878 <Start_Cmd_Reception+0x18>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	2240      	movs	r2, #64	; 0x40
 800186a:	4904      	ldr	r1, [pc, #16]	; (800187c <Start_Cmd_Reception+0x1c>)
 800186c:	4618      	mov	r0, r3
 800186e:	f004 fb1e 	bl	8005eae <HAL_UART_Receive_DMA>
}
 8001872:	bf00      	nop
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	20000238 	.word	0x20000238
 800187c:	20000188 	.word	0x20000188

08001880 <HAL_UART_RxCpltCallback>:

/* This callback is called by the HAL_UART_IRQHandler when the given number of bytes are received */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001880:	b580      	push	{r7, lr}
 8001882:	b084      	sub	sp, #16
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]

  // Verify that the huart that triggered the IT is the right one
  if (huart->Instance == uart->Instance) {
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681a      	ldr	r2, [r3, #0]
 800188c:	4bae      	ldr	r3, [pc, #696]	; (8001b48 <HAL_UART_RxCpltCallback+0x2c8>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	429a      	cmp	r2, r3
 8001894:	f040 8153 	bne.w	8001b3e <HAL_UART_RxCpltCallback+0x2be>

    // Split cmd string into an array of strings
    split_cmds();
 8001898:	f000 facc 	bl	8001e34 <split_cmds>

    if (state == CONTINUOUS_IN_PROGRESS) {
 800189c:	4bab      	ldr	r3, [pc, #684]	; (8001b4c <HAL_UART_RxCpltCallback+0x2cc>)
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	b2db      	uxtb	r3, r3
 80018a2:	2b01      	cmp	r3, #1
 80018a4:	d129      	bne.n	80018fa <HAL_UART_RxCpltCallback+0x7a>

      if (cmd_is(0, "STOP", 4)) {
 80018a6:	2204      	movs	r2, #4
 80018a8:	49a9      	ldr	r1, [pc, #676]	; (8001b50 <HAL_UART_RxCpltCallback+0x2d0>)
 80018aa:	2000      	movs	r0, #0
 80018ac:	f000 f9e2 	bl	8001c74 <cmd_is>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d01c      	beq.n	80018f0 <HAL_UART_RxCpltCallback+0x70>
        // Stop timer interrupts and PWM output
        HAL_TIM_PWM_Stop_IT(timer, TIM_CHANNEL_2);
 80018b6:	4ba7      	ldr	r3, [pc, #668]	; (8001b54 <HAL_UART_RxCpltCallback+0x2d4>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	2104      	movs	r1, #4
 80018bc:	4618      	mov	r0, r3
 80018be:	f003 fb5d 	bl	8004f7c <HAL_TIM_PWM_Stop_IT>
        HAL_TIM_Base_Stop_IT(timer);
 80018c2:	4ba4      	ldr	r3, [pc, #656]	; (8001b54 <HAL_UART_RxCpltCallback+0x2d4>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4618      	mov	r0, r3
 80018c8:	f003 f9d2 	bl	8004c70 <HAL_TIM_Base_Stop_IT>

        sram_op_context.configured = 0;
 80018cc:	4ba2      	ldr	r3, [pc, #648]	; (8001b58 <HAL_UART_RxCpltCallback+0x2d8>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	755a      	strb	r2, [r3, #21]
        flash_op_context.configured = 0;
 80018d2:	4ba2      	ldr	r3, [pc, #648]	; (8001b5c <HAL_UART_RxCpltCallback+0x2dc>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	749a      	strb	r2, [r3, #18]
        aes_op_context.configured = 0;
 80018d8:	4ba1      	ldr	r3, [pc, #644]	; (8001b60 <HAL_UART_RxCpltCallback+0x2e0>)
 80018da:	2200      	movs	r2, #0
 80018dc:	f883 20f5 	strb.w	r2, [r3, #245]	; 0xf5

        state = IDLE;
 80018e0:	4b9a      	ldr	r3, [pc, #616]	; (8001b4c <HAL_UART_RxCpltCallback+0x2cc>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	701a      	strb	r2, [r3, #0]
        send_answer("Continuous was stopped\r\n", 24);
 80018e6:	2118      	movs	r1, #24
 80018e8:	489e      	ldr	r0, [pc, #632]	; (8001b64 <HAL_UART_RxCpltCallback+0x2e4>)
 80018ea:	f000 fa85 	bl	8001df8 <send_answer>
 80018ee:	e11f      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
      }
      else {
        send_answer("Error: Continuous in progress\r\n", 31);
 80018f0:	211f      	movs	r1, #31
 80018f2:	489d      	ldr	r0, [pc, #628]	; (8001b68 <HAL_UART_RxCpltCallback+0x2e8>)
 80018f4:	f000 fa80 	bl	8001df8 <send_answer>
 80018f8:	e11a      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
      }
    }

    else if (state == IDLE) {
 80018fa:	4b94      	ldr	r3, [pc, #592]	; (8001b4c <HAL_UART_RxCpltCallback+0x2cc>)
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	2b00      	cmp	r3, #0
 8001902:	f040 8115 	bne.w	8001b30 <HAL_UART_RxCpltCallback+0x2b0>

      if (cmd_is(0, "TIMER_PSC", 9)) {
 8001906:	2209      	movs	r2, #9
 8001908:	4998      	ldr	r1, [pc, #608]	; (8001b6c <HAL_UART_RxCpltCallback+0x2ec>)
 800190a:	2000      	movs	r0, #0
 800190c:	f000 f9b2 	bl	8001c74 <cmd_is>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d00d      	beq.n	8001932 <HAL_UART_RxCpltCallback+0xb2>
        // TIMER_PSC>psc
        uint16_t psc = atoi(cmds[1]);
 8001916:	4b96      	ldr	r3, [pc, #600]	; (8001b70 <HAL_UART_RxCpltCallback+0x2f0>)
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	4618      	mov	r0, r3
 800191c:	f005 fc08 	bl	8007130 <atoi>
 8001920:	4603      	mov	r3, r0
 8001922:	817b      	strh	r3, [r7, #10]
        Update_Timer_Prescaler(psc);
 8001924:	897b      	ldrh	r3, [r7, #10]
 8001926:	4618      	mov	r0, r3
 8001928:	f000 f9c0 	bl	8001cac <Update_Timer_Prescaler>
        send_ok();
 800192c:	f000 faae 	bl	8001e8c <send_ok>
 8001930:	e0fe      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
      }
      else if (cmd_is(0, "TIMER_PWM_WIDTH", 15)) {
 8001932:	220f      	movs	r2, #15
 8001934:	498f      	ldr	r1, [pc, #572]	; (8001b74 <HAL_UART_RxCpltCallback+0x2f4>)
 8001936:	2000      	movs	r0, #0
 8001938:	f000 f99c 	bl	8001c74 <cmd_is>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d00d      	beq.n	800195e <HAL_UART_RxCpltCallback+0xde>
        // TIMER_PWM_WIDTH>width
        uint16_t width = atoi(cmds[1]);
 8001942:	4b8b      	ldr	r3, [pc, #556]	; (8001b70 <HAL_UART_RxCpltCallback+0x2f0>)
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	4618      	mov	r0, r3
 8001948:	f005 fbf2 	bl	8007130 <atoi>
 800194c:	4603      	mov	r3, r0
 800194e:	81bb      	strh	r3, [r7, #12]
        Update_Timer_PwmWidth(width);
 8001950:	89bb      	ldrh	r3, [r7, #12]
 8001952:	4618      	mov	r0, r3
 8001954:	f000 f9e2 	bl	8001d1c <Update_Timer_PwmWidth>
        send_ok();
 8001958:	f000 fa98 	bl	8001e8c <send_ok>
 800195c:	e0e8      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
      }
      else if (cmd_is(0, "TIMER_ARR", 9)) {
 800195e:	2209      	movs	r2, #9
 8001960:	4985      	ldr	r1, [pc, #532]	; (8001b78 <HAL_UART_RxCpltCallback+0x2f8>)
 8001962:	2000      	movs	r0, #0
 8001964:	f000 f986 	bl	8001c74 <cmd_is>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d00d      	beq.n	800198a <HAL_UART_RxCpltCallback+0x10a>
        // TIMER_ARR>arr
        uint16_t arr = atoi(cmds[1]);
 800196e:	4b80      	ldr	r3, [pc, #512]	; (8001b70 <HAL_UART_RxCpltCallback+0x2f0>)
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	4618      	mov	r0, r3
 8001974:	f005 fbdc 	bl	8007130 <atoi>
 8001978:	4603      	mov	r3, r0
 800197a:	81fb      	strh	r3, [r7, #14]
        Update_Timer_Autoreload(arr);
 800197c:	89fb      	ldrh	r3, [r7, #14]
 800197e:	4618      	mov	r0, r3
 8001980:	f000 fa02 	bl	8001d88 <Update_Timer_Autoreload>
        send_ok();
 8001984:	f000 fa82 	bl	8001e8c <send_ok>
 8001988:	e0d2      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
      }
      else if (cmd_is(0, "START", 5)) {
 800198a:	2205      	movs	r2, #5
 800198c:	497b      	ldr	r1, [pc, #492]	; (8001b7c <HAL_UART_RxCpltCallback+0x2fc>)
 800198e:	2000      	movs	r0, #0
 8001990:	f000 f970 	bl	8001c74 <cmd_is>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d03e      	beq.n	8001a18 <HAL_UART_RxCpltCallback+0x198>
        if (cmd_is(1, "SRAM", 4)) {
 800199a:	2204      	movs	r2, #4
 800199c:	4978      	ldr	r1, [pc, #480]	; (8001b80 <HAL_UART_RxCpltCallback+0x300>)
 800199e:	2001      	movs	r0, #1
 80019a0:	f000 f968 	bl	8001c74 <cmd_is>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d009      	beq.n	80019be <HAL_UART_RxCpltCallback+0x13e>
          SRAM_continuous_start();
 80019aa:	f000 fcd3 	bl	8002354 <SRAM_continuous_start>
          state = CONTINUOUS_IN_PROGRESS;
 80019ae:	4b67      	ldr	r3, [pc, #412]	; (8001b4c <HAL_UART_RxCpltCallback+0x2cc>)
 80019b0:	2201      	movs	r2, #1
 80019b2:	701a      	strb	r2, [r3, #0]
          send_answer("Continuous started\r\n", 20);
 80019b4:	2114      	movs	r1, #20
 80019b6:	4873      	ldr	r0, [pc, #460]	; (8001b84 <HAL_UART_RxCpltCallback+0x304>)
 80019b8:	f000 fa1e 	bl	8001df8 <send_answer>
 80019bc:	e0b8      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
        }
        else if (cmd_is(1, "FLASH", 5)) {
 80019be:	2205      	movs	r2, #5
 80019c0:	4971      	ldr	r1, [pc, #452]	; (8001b88 <HAL_UART_RxCpltCallback+0x308>)
 80019c2:	2001      	movs	r0, #1
 80019c4:	f000 f956 	bl	8001c74 <cmd_is>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d009      	beq.n	80019e2 <HAL_UART_RxCpltCallback+0x162>
          FLASH_continuous_start();
 80019ce:	f000 fa67 	bl	8001ea0 <FLASH_continuous_start>
          state = CONTINUOUS_IN_PROGRESS;
 80019d2:	4b5e      	ldr	r3, [pc, #376]	; (8001b4c <HAL_UART_RxCpltCallback+0x2cc>)
 80019d4:	2201      	movs	r2, #1
 80019d6:	701a      	strb	r2, [r3, #0]
          send_answer("Continuous started\r\n", 20);
 80019d8:	2114      	movs	r1, #20
 80019da:	486a      	ldr	r0, [pc, #424]	; (8001b84 <HAL_UART_RxCpltCallback+0x304>)
 80019dc:	f000 fa0c 	bl	8001df8 <send_answer>
 80019e0:	e0a6      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
        }
        else if (cmd_is(1, "AES", 3)) {
 80019e2:	2203      	movs	r2, #3
 80019e4:	4969      	ldr	r1, [pc, #420]	; (8001b8c <HAL_UART_RxCpltCallback+0x30c>)
 80019e6:	2001      	movs	r0, #1
 80019e8:	f000 f944 	bl	8001c74 <cmd_is>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	f000 809e 	beq.w	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
          if (AES_continuous_start()) {
 80019f4:	f7ff fdaa 	bl	800154c <AES_continuous_start>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d007      	beq.n	8001a0e <HAL_UART_RxCpltCallback+0x18e>
            state = CONTINUOUS_IN_PROGRESS;
 80019fe:	4b53      	ldr	r3, [pc, #332]	; (8001b4c <HAL_UART_RxCpltCallback+0x2cc>)
 8001a00:	2201      	movs	r2, #1
 8001a02:	701a      	strb	r2, [r3, #0]
            send_answer("Continuous started\r\n", 20);
 8001a04:	2114      	movs	r1, #20
 8001a06:	485f      	ldr	r0, [pc, #380]	; (8001b84 <HAL_UART_RxCpltCallback+0x304>)
 8001a08:	f000 f9f6 	bl	8001df8 <send_answer>
 8001a0c:	e090      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
          }
          else {
            send_answer("Could not start continuous aes\r\n", 32);
 8001a0e:	2120      	movs	r1, #32
 8001a10:	485f      	ldr	r0, [pc, #380]	; (8001b90 <HAL_UART_RxCpltCallback+0x310>)
 8001a12:	f000 f9f1 	bl	8001df8 <send_answer>
 8001a16:	e08b      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
          }
        }
      }
      else if (cmd_is(0, "STOP", 4)) {
 8001a18:	2204      	movs	r2, #4
 8001a1a:	494d      	ldr	r1, [pc, #308]	; (8001b50 <HAL_UART_RxCpltCallback+0x2d0>)
 8001a1c:	2000      	movs	r0, #0
 8001a1e:	f000 f929 	bl	8001c74 <cmd_is>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d004      	beq.n	8001a32 <HAL_UART_RxCpltCallback+0x1b2>
        send_answer("Error: Nothing to stop\r\n", 24);
 8001a28:	2118      	movs	r1, #24
 8001a2a:	485a      	ldr	r0, [pc, #360]	; (8001b94 <HAL_UART_RxCpltCallback+0x314>)
 8001a2c:	f000 f9e4 	bl	8001df8 <send_answer>
 8001a30:	e07e      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
      }
      else if (cmd_is(0, "HANDSHAKE", 4)) {
 8001a32:	2204      	movs	r2, #4
 8001a34:	4958      	ldr	r1, [pc, #352]	; (8001b98 <HAL_UART_RxCpltCallback+0x318>)
 8001a36:	2000      	movs	r0, #0
 8001a38:	f000 f91c 	bl	8001c74 <cmd_is>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d002      	beq.n	8001a48 <HAL_UART_RxCpltCallback+0x1c8>
        send_ok();
 8001a42:	f000 fa23 	bl	8001e8c <send_ok>
 8001a46:	e073      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
      }
      else if (cmd_is(0, "trig", 4)) {
 8001a48:	2204      	movs	r2, #4
 8001a4a:	4954      	ldr	r1, [pc, #336]	; (8001b9c <HAL_UART_RxCpltCallback+0x31c>)
 8001a4c:	2000      	movs	r0, #0
 8001a4e:	f000 f911 	bl	8001c74 <cmd_is>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d008      	beq.n	8001a6a <HAL_UART_RxCpltCallback+0x1ea>
        trigger_high(0);
 8001a58:	2000      	movs	r0, #0
 8001a5a:	f000 fc57 	bl	800230c <trigger_high>
        trigger_low(0);
 8001a5e:	2000      	movs	r0, #0
 8001a60:	f000 fc66 	bl	8002330 <trigger_low>
        send_ok();
 8001a64:	f000 fa12 	bl	8001e8c <send_ok>
 8001a68:	e062      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
      }

      else if (cmd_is(0, "ONESHOT", 7)) {
 8001a6a:	2207      	movs	r2, #7
 8001a6c:	494c      	ldr	r1, [pc, #304]	; (8001ba0 <HAL_UART_RxCpltCallback+0x320>)
 8001a6e:	2000      	movs	r0, #0
 8001a70:	f000 f900 	bl	8001c74 <cmd_is>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d01a      	beq.n	8001ab0 <HAL_UART_RxCpltCallback+0x230>
        if (cmd_is(1, "SRAM", 4)) {
 8001a7a:	2204      	movs	r2, #4
 8001a7c:	4940      	ldr	r1, [pc, #256]	; (8001b80 <HAL_UART_RxCpltCallback+0x300>)
 8001a7e:	2001      	movs	r0, #1
 8001a80:	f000 f8f8 	bl	8001c74 <cmd_is>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d002      	beq.n	8001a90 <HAL_UART_RxCpltCallback+0x210>
          SRAM_oneshot();
 8001a8a:	f000 fce9 	bl	8002460 <SRAM_oneshot>
 8001a8e:	e04f      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
        }
        else if (cmd_is(1, "FLASH", 5)) {
 8001a90:	2205      	movs	r2, #5
 8001a92:	493d      	ldr	r1, [pc, #244]	; (8001b88 <HAL_UART_RxCpltCallback+0x308>)
 8001a94:	2001      	movs	r0, #1
 8001a96:	f000 f8ed 	bl	8001c74 <cmd_is>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d002      	beq.n	8001aa6 <HAL_UART_RxCpltCallback+0x226>
          FLASH_oneshot();
 8001aa0:	f000 fa98 	bl	8001fd4 <FLASH_oneshot>
 8001aa4:	e044      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
        }
        else {
          send_answer("Error: Unknown cmd\r\n", 20);
 8001aa6:	2114      	movs	r1, #20
 8001aa8:	483e      	ldr	r0, [pc, #248]	; (8001ba4 <HAL_UART_RxCpltCallback+0x324>)
 8001aaa:	f000 f9a5 	bl	8001df8 <send_answer>
 8001aae:	e03f      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
        }
      }
      else if (cmd_is(0, "AES_SETUP", 9)) {
 8001ab0:	2209      	movs	r2, #9
 8001ab2:	493d      	ldr	r1, [pc, #244]	; (8001ba8 <HAL_UART_RxCpltCallback+0x328>)
 8001ab4:	2000      	movs	r0, #0
 8001ab6:	f000 f8dd 	bl	8001c74 <cmd_is>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d01b      	beq.n	8001af8 <HAL_UART_RxCpltCallback+0x278>
        if (cmd_is(1, "KEY", 3))
 8001ac0:	2203      	movs	r2, #3
 8001ac2:	493a      	ldr	r1, [pc, #232]	; (8001bac <HAL_UART_RxCpltCallback+0x32c>)
 8001ac4:	2001      	movs	r0, #1
 8001ac6:	f000 f8d5 	bl	8001c74 <cmd_is>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d003      	beq.n	8001ad8 <HAL_UART_RxCpltCallback+0x258>
          AES_setup(KEY);
 8001ad0:	2000      	movs	r0, #0
 8001ad2:	f7ff fc95 	bl	8001400 <AES_setup>
 8001ad6:	e02b      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
        else if (cmd_is(1, "PLAIN", 5))
 8001ad8:	2205      	movs	r2, #5
 8001ada:	4935      	ldr	r1, [pc, #212]	; (8001bb0 <HAL_UART_RxCpltCallback+0x330>)
 8001adc:	2001      	movs	r0, #1
 8001ade:	f000 f8c9 	bl	8001c74 <cmd_is>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d003      	beq.n	8001af0 <HAL_UART_RxCpltCallback+0x270>
          AES_setup(PLAIN);
 8001ae8:	2001      	movs	r0, #1
 8001aea:	f7ff fc89 	bl	8001400 <AES_setup>
 8001aee:	e01f      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
        else
          AES_setup(CIPHER);
 8001af0:	2002      	movs	r0, #2
 8001af2:	f7ff fc85 	bl	8001400 <AES_setup>
 8001af6:	e01b      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
      }
      else if (cmd_is(0, "AES_ENCRYPT", 11)) {
 8001af8:	220b      	movs	r2, #11
 8001afa:	492e      	ldr	r1, [pc, #184]	; (8001bb4 <HAL_UART_RxCpltCallback+0x334>)
 8001afc:	2000      	movs	r0, #0
 8001afe:	f000 f8b9 	bl	8001c74 <cmd_is>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d003      	beq.n	8001b10 <HAL_UART_RxCpltCallback+0x290>
        AES_encrypt(1);
 8001b08:	2001      	movs	r0, #1
 8001b0a:	f7ff fd8b 	bl	8001624 <AES_encrypt>
 8001b0e:	e00f      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
      }
      else if (cmd_is(0, "AES_DECRYPT", 11)) {
 8001b10:	220b      	movs	r2, #11
 8001b12:	4929      	ldr	r1, [pc, #164]	; (8001bb8 <HAL_UART_RxCpltCallback+0x338>)
 8001b14:	2000      	movs	r0, #0
 8001b16:	f000 f8ad 	bl	8001c74 <cmd_is>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d003      	beq.n	8001b28 <HAL_UART_RxCpltCallback+0x2a8>
        AES_decrypt(1);
 8001b20:	2001      	movs	r0, #1
 8001b22:	f7ff fdfd 	bl	8001720 <AES_decrypt>
 8001b26:	e003      	b.n	8001b30 <HAL_UART_RxCpltCallback+0x2b0>
      }
      else {
        send_answer("Error: Unknown cmd\r\n", 20);
 8001b28:	2114      	movs	r1, #20
 8001b2a:	481e      	ldr	r0, [pc, #120]	; (8001ba4 <HAL_UART_RxCpltCallback+0x324>)
 8001b2c:	f000 f964 	bl	8001df8 <send_answer>
      }
    }

    HAL_UART_Receive_DMA(uart, Rx_data, RX_LEN);
 8001b30:	4b05      	ldr	r3, [pc, #20]	; (8001b48 <HAL_UART_RxCpltCallback+0x2c8>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2240      	movs	r2, #64	; 0x40
 8001b36:	4921      	ldr	r1, [pc, #132]	; (8001bbc <HAL_UART_RxCpltCallback+0x33c>)
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f004 f9b8 	bl	8005eae <HAL_UART_Receive_DMA>
  }
}
 8001b3e:	bf00      	nop
 8001b40:	3710      	adds	r7, #16
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	20000238 	.word	0x20000238
 8001b4c:	20000184 	.word	0x20000184
 8001b50:	08009054 	.word	0x08009054
 8001b54:	20000234 	.word	0x20000234
 8001b58:	20000254 	.word	0x20000254
 8001b5c:	20000240 	.word	0x20000240
 8001b60:	20000000 	.word	0x20000000
 8001b64:	0800905c 	.word	0x0800905c
 8001b68:	08009078 	.word	0x08009078
 8001b6c:	08009098 	.word	0x08009098
 8001b70:	20000208 	.word	0x20000208
 8001b74:	080090a4 	.word	0x080090a4
 8001b78:	080090b4 	.word	0x080090b4
 8001b7c:	080090c0 	.word	0x080090c0
 8001b80:	080090c8 	.word	0x080090c8
 8001b84:	080090d0 	.word	0x080090d0
 8001b88:	080090e8 	.word	0x080090e8
 8001b8c:	080090f0 	.word	0x080090f0
 8001b90:	080090f4 	.word	0x080090f4
 8001b94:	08009118 	.word	0x08009118
 8001b98:	08009134 	.word	0x08009134
 8001b9c:	08009140 	.word	0x08009140
 8001ba0:	08009148 	.word	0x08009148
 8001ba4:	08009150 	.word	0x08009150
 8001ba8:	08009168 	.word	0x08009168
 8001bac:	08009174 	.word	0x08009174
 8001bb0:	08009178 	.word	0x08009178
 8001bb4:	08009180 	.word	0x08009180
 8001bb8:	0800918c 	.word	0x0800918c
 8001bbc:	20000188 	.word	0x20000188

08001bc0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  if (htim->Instance == timer->Instance) {
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	4b25      	ldr	r3, [pc, #148]	; (8001c64 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	429a      	cmp	r2, r3
 8001bd4:	d142      	bne.n	8001c5c <HAL_TIM_PeriodElapsedCallback+0x9c>

    LED_ON();
 8001bd6:	f000 fb8d 	bl	80022f4 <LED_ON>

    if (sram_op_context.configured) {
 8001bda:	4b23      	ldr	r3, [pc, #140]	; (8001c68 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001bdc:	7d5b      	ldrb	r3, [r3, #21]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d00b      	beq.n	8001bfa <HAL_TIM_PeriodElapsedCallback+0x3a>
      if (sram_op_context.is_write) {
 8001be2:	4b21      	ldr	r3, [pc, #132]	; (8001c68 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d003      	beq.n	8001bf2 <HAL_TIM_PeriodElapsedCallback+0x32>
        SRAM_write(0);
 8001bea:	2000      	movs	r0, #0
 8001bec:	f000 fcac 	bl	8002548 <SRAM_write>
 8001bf0:	e02c      	b.n	8001c4c <HAL_TIM_PeriodElapsedCallback+0x8c>
      }
      else {
        SRAM_read(0);
 8001bf2:	2000      	movs	r0, #0
 8001bf4:	f000 fd4a 	bl	800268c <SRAM_read>
 8001bf8:	e028      	b.n	8001c4c <HAL_TIM_PeriodElapsedCallback+0x8c>
      }
    }
    else if (flash_op_context.configured) {
 8001bfa:	4b1c      	ldr	r3, [pc, #112]	; (8001c6c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001bfc:	7c9b      	ldrb	r3, [r3, #18]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d013      	beq.n	8001c2a <HAL_TIM_PeriodElapsedCallback+0x6a>
      if (flash_op_context.is_erase) {
 8001c02:	4b1a      	ldr	r3, [pc, #104]	; (8001c6c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001c04:	785b      	ldrb	r3, [r3, #1]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d003      	beq.n	8001c12 <HAL_TIM_PeriodElapsedCallback+0x52>
        FLASH_erase(0);
 8001c0a:	2000      	movs	r0, #0
 8001c0c:	f000 fb4a 	bl	80022a4 <FLASH_erase>
 8001c10:	e01c      	b.n	8001c4c <HAL_TIM_PeriodElapsedCallback+0x8c>
      }
      else {
        if (flash_op_context.is_write) {
 8001c12:	4b16      	ldr	r3, [pc, #88]	; (8001c6c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001c14:	781b      	ldrb	r3, [r3, #0]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d003      	beq.n	8001c22 <HAL_TIM_PeriodElapsedCallback+0x62>
          FLASH_write(0);
 8001c1a:	2000      	movs	r0, #0
 8001c1c:	f000 fa5c 	bl	80020d8 <FLASH_write>
 8001c20:	e014      	b.n	8001c4c <HAL_TIM_PeriodElapsedCallback+0x8c>
        }
        else {
          FLASH_read(0);
 8001c22:	2000      	movs	r0, #0
 8001c24:	f000 fad0 	bl	80021c8 <FLASH_read>
 8001c28:	e010      	b.n	8001c4c <HAL_TIM_PeriodElapsedCallback+0x8c>
        }
      }
    }
    else if (aes_op_context.configured) {
 8001c2a:	4b11      	ldr	r3, [pc, #68]	; (8001c70 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001c2c:	f893 30f5 	ldrb.w	r3, [r3, #245]	; 0xf5
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d00b      	beq.n	8001c4c <HAL_TIM_PeriodElapsedCallback+0x8c>
      if (aes_op_context.is_encrypt) {
 8001c34:	4b0e      	ldr	r3, [pc, #56]	; (8001c70 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001c36:	f893 30f3 	ldrb.w	r3, [r3, #243]	; 0xf3
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d003      	beq.n	8001c46 <HAL_TIM_PeriodElapsedCallback+0x86>
        AES_encrypt(0);
 8001c3e:	2000      	movs	r0, #0
 8001c40:	f7ff fcf0 	bl	8001624 <AES_encrypt>
 8001c44:	e002      	b.n	8001c4c <HAL_TIM_PeriodElapsedCallback+0x8c>
      }
      else {
        AES_decrypt(0);
 8001c46:	2000      	movs	r0, #0
 8001c48:	f7ff fd6a 	bl	8001720 <AES_decrypt>
      }
    }

    while (htim->Instance->CNT < 5) ;
 8001c4c:	bf00      	nop
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c54:	2b04      	cmp	r3, #4
 8001c56:	d9fa      	bls.n	8001c4e <HAL_TIM_PeriodElapsedCallback+0x8e>
    LED_OFF();
 8001c58:	f000 fb40 	bl	80022dc <LED_OFF>
  }
}
 8001c5c:	bf00      	nop
 8001c5e:	3708      	adds	r7, #8
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	20000234 	.word	0x20000234
 8001c68:	20000254 	.word	0x20000254
 8001c6c:	20000240 	.word	0x20000240
 8001c70:	20000000 	.word	0x20000000

08001c74 <cmd_is>:

/* Compares cmds_from_UART[cmd_index] with cmd_ref and returns result */
int cmd_is(uint8_t cmd_index, const char *cmd_ref, size_t len) {
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b084      	sub	sp, #16
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	60b9      	str	r1, [r7, #8]
 8001c7e:	607a      	str	r2, [r7, #4]
 8001c80:	73fb      	strb	r3, [r7, #15]
  return (0 == strncmp((const char*)cmds[cmd_index], cmd_ref, len));
 8001c82:	7bfb      	ldrb	r3, [r7, #15]
 8001c84:	4a08      	ldr	r2, [pc, #32]	; (8001ca8 <cmd_is+0x34>)
 8001c86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c8a:	687a      	ldr	r2, [r7, #4]
 8001c8c:	68b9      	ldr	r1, [r7, #8]
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f005 fb2b 	bl	80072ea <strncmp>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	bf0c      	ite	eq
 8001c9a:	2301      	moveq	r3, #1
 8001c9c:	2300      	movne	r3, #0
 8001c9e:	b2db      	uxtb	r3, r3
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3710      	adds	r7, #16
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	20000208 	.word	0x20000208

08001cac <Update_Timer_Prescaler>:

/* Updates the prescaler of the timer used for continuous mode */
void Update_Timer_Prescaler(uint16_t prescaler) {
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	80fb      	strh	r3, [r7, #6]
  // Disables ITs in case they were still enabled
  HAL_TIM_PWM_Stop_IT(timer, TIM_CHANNEL_2);
 8001cb6:	4b18      	ldr	r3, [pc, #96]	; (8001d18 <Update_Timer_Prescaler+0x6c>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	2104      	movs	r1, #4
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f003 f95d 	bl	8004f7c <HAL_TIM_PWM_Stop_IT>
  HAL_TIM_Base_Stop_IT(timer);
 8001cc2:	4b15      	ldr	r3, [pc, #84]	; (8001d18 <Update_Timer_Prescaler+0x6c>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f002 ffd2 	bl	8004c70 <HAL_TIM_Base_Stop_IT>

  timer->Init.Prescaler = prescaler;
 8001ccc:	4b12      	ldr	r3, [pc, #72]	; (8001d18 <Update_Timer_Prescaler+0x6c>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	88fa      	ldrh	r2, [r7, #6]
 8001cd2:	605a      	str	r2, [r3, #4]
  timer->Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cd4:	4b10      	ldr	r3, [pc, #64]	; (8001d18 <Update_Timer_Prescaler+0x6c>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	2200      	movs	r2, #0
 8001cda:	609a      	str	r2, [r3, #8]
  timer->Init.Period = timer->Instance->ARR;
 8001cdc:	4b0e      	ldr	r3, [pc, #56]	; (8001d18 <Update_Timer_Prescaler+0x6c>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	681a      	ldr	r2, [r3, #0]
 8001ce2:	4b0d      	ldr	r3, [pc, #52]	; (8001d18 <Update_Timer_Prescaler+0x6c>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001ce8:	60da      	str	r2, [r3, #12]
  timer->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cea:	4b0b      	ldr	r3, [pc, #44]	; (8001d18 <Update_Timer_Prescaler+0x6c>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	2200      	movs	r2, #0
 8001cf0:	611a      	str	r2, [r3, #16]
  timer->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001cf2:	4b09      	ldr	r3, [pc, #36]	; (8001d18 <Update_Timer_Prescaler+0x6c>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	2280      	movs	r2, #128	; 0x80
 8001cf8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(timer) != HAL_OK)
 8001cfa:	4b07      	ldr	r3, [pc, #28]	; (8001d18 <Update_Timer_Prescaler+0x6c>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f002 ff05 	bl	8004b0e <HAL_TIM_Base_Init>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <Update_Timer_Prescaler+0x62>
  {
    Error_Handler();
 8001d0a:	f000 ffc9 	bl	8002ca0 <Error_Handler>
  }
}
 8001d0e:	bf00      	nop
 8001d10:	3708      	adds	r7, #8
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	20000234 	.word	0x20000234

08001d1c <Update_Timer_PwmWidth>:

void Update_Timer_PwmWidth(uint16_t pulsewidth) {
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b08a      	sub	sp, #40	; 0x28
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	4603      	mov	r3, r0
 8001d24:	80fb      	strh	r3, [r7, #6]
  // Disables ITs in case they were still enabled
  HAL_TIM_PWM_Stop_IT(timer, TIM_CHANNEL_2);
 8001d26:	4b17      	ldr	r3, [pc, #92]	; (8001d84 <Update_Timer_PwmWidth+0x68>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	2104      	movs	r1, #4
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f003 f925 	bl	8004f7c <HAL_TIM_PWM_Stop_IT>
  HAL_TIM_Base_Stop_IT(timer);
 8001d32:	4b14      	ldr	r3, [pc, #80]	; (8001d84 <Update_Timer_PwmWidth+0x68>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4618      	mov	r0, r3
 8001d38:	f002 ff9a 	bl	8004c70 <HAL_TIM_Base_Stop_IT>

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d3c:	f107 030c 	add.w	r3, r7, #12
 8001d40:	2200      	movs	r2, #0
 8001d42:	601a      	str	r2, [r3, #0]
 8001d44:	605a      	str	r2, [r3, #4]
 8001d46:	609a      	str	r2, [r3, #8]
 8001d48:	60da      	str	r2, [r3, #12]
 8001d4a:	611a      	str	r2, [r3, #16]
 8001d4c:	615a      	str	r2, [r3, #20]
 8001d4e:	619a      	str	r2, [r3, #24]

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d50:	2360      	movs	r3, #96	; 0x60
 8001d52:	60fb      	str	r3, [r7, #12]
  // timer counter value after which the pwm output falls to 0 (ex: if autoreload=10 and pulsewidth=5 -> 50% dutycycle)
  sConfigOC.Pulse = pulsewidth;
 8001d54:	88fb      	ldrh	r3, [r7, #6]
 8001d56:	613b      	str	r3, [r7, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	617b      	str	r3, [r7, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001d5c:	2304      	movs	r3, #4
 8001d5e:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_PWM_ConfigChannel(timer, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) // Timer Channel 2
 8001d60:	4b08      	ldr	r3, [pc, #32]	; (8001d84 <Update_Timer_PwmWidth+0x68>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f107 010c 	add.w	r1, r7, #12
 8001d68:	2204      	movs	r2, #4
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f003 fac0 	bl	80052f0 <HAL_TIM_PWM_ConfigChannel>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <Update_Timer_PwmWidth+0x5e>
  {
    Error_Handler();
 8001d76:	f000 ff93 	bl	8002ca0 <Error_Handler>
  }
}
 8001d7a:	bf00      	nop
 8001d7c:	3728      	adds	r7, #40	; 0x28
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	20000234 	.word	0x20000234

08001d88 <Update_Timer_Autoreload>:

void Update_Timer_Autoreload(uint16_t autoreload) {
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	4603      	mov	r3, r0
 8001d90:	80fb      	strh	r3, [r7, #6]
  // Disables ITs in case they were still enabled
  HAL_TIM_PWM_Stop_IT(timer, TIM_CHANNEL_2);
 8001d92:	4b18      	ldr	r3, [pc, #96]	; (8001df4 <Update_Timer_Autoreload+0x6c>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	2104      	movs	r1, #4
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f003 f8ef 	bl	8004f7c <HAL_TIM_PWM_Stop_IT>
  HAL_TIM_Base_Stop_IT(timer);
 8001d9e:	4b15      	ldr	r3, [pc, #84]	; (8001df4 <Update_Timer_Autoreload+0x6c>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4618      	mov	r0, r3
 8001da4:	f002 ff64 	bl	8004c70 <HAL_TIM_Base_Stop_IT>

  timer->Init.Prescaler = timer->Instance->PSC;
 8001da8:	4b12      	ldr	r3, [pc, #72]	; (8001df4 <Update_Timer_Autoreload+0x6c>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	4b11      	ldr	r3, [pc, #68]	; (8001df4 <Update_Timer_Autoreload+0x6c>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001db4:	605a      	str	r2, [r3, #4]
  timer->Init.CounterMode = TIM_COUNTERMODE_UP;
 8001db6:	4b0f      	ldr	r3, [pc, #60]	; (8001df4 <Update_Timer_Autoreload+0x6c>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	2200      	movs	r2, #0
 8001dbc:	609a      	str	r2, [r3, #8]
  timer->Init.Period = autoreload;
 8001dbe:	4b0d      	ldr	r3, [pc, #52]	; (8001df4 <Update_Timer_Autoreload+0x6c>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	88fa      	ldrh	r2, [r7, #6]
 8001dc4:	60da      	str	r2, [r3, #12]
  timer->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dc6:	4b0b      	ldr	r3, [pc, #44]	; (8001df4 <Update_Timer_Autoreload+0x6c>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	611a      	str	r2, [r3, #16]
  timer->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001dce:	4b09      	ldr	r3, [pc, #36]	; (8001df4 <Update_Timer_Autoreload+0x6c>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	2280      	movs	r2, #128	; 0x80
 8001dd4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(timer) != HAL_OK)
 8001dd6:	4b07      	ldr	r3, [pc, #28]	; (8001df4 <Update_Timer_Autoreload+0x6c>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f002 fe97 	bl	8004b0e <HAL_TIM_Base_Init>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d001      	beq.n	8001dea <Update_Timer_Autoreload+0x62>
  {
    Error_Handler();
 8001de6:	f000 ff5b 	bl	8002ca0 <Error_Handler>
  }
}
 8001dea:	bf00      	nop
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	20000234 	.word	0x20000234

08001df8 <send_answer>:
  ******************************************************************************
*/

#include <com_utils.h>

void send_answer(const char* msg, size_t len) {
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	6039      	str	r1, [r7, #0]
  //while(HAL_DMA_GetState(&hdma_usart2_tx) != HAL_DMA_STATE_READY) ;
  while(HAL_UART_GetState(uart) != HAL_UART_STATE_READY) ;
 8001e02:	bf00      	nop
 8001e04:	4b0a      	ldr	r3, [pc, #40]	; (8001e30 <send_answer+0x38>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f004 fb39 	bl	8006480 <HAL_UART_GetState>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b20      	cmp	r3, #32
 8001e12:	d1f7      	bne.n	8001e04 <send_answer+0xc>
  // Actually does not use DMA TX request as of now because of
  // errors when chaining DMA UART TX requests.
  HAL_UART_Transmit(uart, (const uint8_t *) msg, len, HAL_MAX_DELAY);
 8001e14:	4b06      	ldr	r3, [pc, #24]	; (8001e30 <send_answer+0x38>)
 8001e16:	6818      	ldr	r0, [r3, #0]
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	b29a      	uxth	r2, r3
 8001e1c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e20:	6879      	ldr	r1, [r7, #4]
 8001e22:	f003 ffb2 	bl	8005d8a <HAL_UART_Transmit>
}
 8001e26:	bf00      	nop
 8001e28:	3708      	adds	r7, #8
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	20000238 	.word	0x20000238

08001e34 <split_cmds>:

void split_cmds(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
	int i = 0;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	607b      	str	r3, [r7, #4]
	strcpy((char *) Rx_data_copy, (char *) Rx_data);  // leave RX_data intact
 8001e3e:	490f      	ldr	r1, [pc, #60]	; (8001e7c <split_cmds+0x48>)
 8001e40:	480f      	ldr	r0, [pc, #60]	; (8001e80 <split_cmds+0x4c>)
 8001e42:	f005 fa4a 	bl	80072da <strcpy>
	char *p = strtok ((char *) Rx_data_copy, ">");
 8001e46:	490f      	ldr	r1, [pc, #60]	; (8001e84 <split_cmds+0x50>)
 8001e48:	480d      	ldr	r0, [pc, #52]	; (8001e80 <split_cmds+0x4c>)
 8001e4a:	f005 fa63 	bl	8007314 <strtok>
 8001e4e:	6038      	str	r0, [r7, #0]

	while (p != NULL)
 8001e50:	e00b      	b.n	8001e6a <split_cmds+0x36>
	{
		cmds[i++] = p;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	1c5a      	adds	r2, r3, #1
 8001e56:	607a      	str	r2, [r7, #4]
 8001e58:	490b      	ldr	r1, [pc, #44]	; (8001e88 <split_cmds+0x54>)
 8001e5a:	683a      	ldr	r2, [r7, #0]
 8001e5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		p = strtok (NULL, ">");
 8001e60:	4908      	ldr	r1, [pc, #32]	; (8001e84 <split_cmds+0x50>)
 8001e62:	2000      	movs	r0, #0
 8001e64:	f005 fa56 	bl	8007314 <strtok>
 8001e68:	6038      	str	r0, [r7, #0]
	while (p != NULL)
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d1f0      	bne.n	8001e52 <split_cmds+0x1e>
	}
}
 8001e70:	bf00      	nop
 8001e72:	bf00      	nop
 8001e74:	3708      	adds	r7, #8
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	20000188 	.word	0x20000188
 8001e80:	200001c8 	.word	0x200001c8
 8001e84:	08009198 	.word	0x08009198
 8001e88:	20000208 	.word	0x20000208

08001e8c <send_ok>:

void send_ok(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
  send_answer("OK\r\n", 4);
 8001e90:	2104      	movs	r1, #4
 8001e92:	4802      	ldr	r0, [pc, #8]	; (8001e9c <send_ok+0x10>)
 8001e94:	f7ff ffb0 	bl	8001df8 <send_answer>
}
 8001e98:	bf00      	nop
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	0800919c 	.word	0x0800919c

08001ea0 <FLASH_continuous_start>:

#include "flash_operation.h"

struct FLASH_op_context flash_op_context = {0, 0, 0, 0, 0, 0, 0};

void FLASH_continuous_start(void) {
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
  // configure context structure
  if (cmd_is(2, "erase", 5)) {
 8001ea6:	2205      	movs	r2, #5
 8001ea8:	4940      	ldr	r1, [pc, #256]	; (8001fac <FLASH_continuous_start+0x10c>)
 8001eaa:	2002      	movs	r0, #2
 8001eac:	f7ff fee2 	bl	8001c74 <cmd_is>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d00c      	beq.n	8001ed0 <FLASH_continuous_start+0x30>
    // START>FLASH>erase>sector
    flash_op_context.is_erase = 1;
 8001eb6:	4b3e      	ldr	r3, [pc, #248]	; (8001fb0 <FLASH_continuous_start+0x110>)
 8001eb8:	2201      	movs	r2, #1
 8001eba:	705a      	strb	r2, [r3, #1]

    flash_op_context.sector = atoi(cmds[3]);
 8001ebc:	4b3d      	ldr	r3, [pc, #244]	; (8001fb4 <FLASH_continuous_start+0x114>)
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f005 f935 	bl	8007130 <atoi>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	b2da      	uxtb	r2, r3
 8001eca:	4b39      	ldr	r3, [pc, #228]	; (8001fb0 <FLASH_continuous_start+0x110>)
 8001ecc:	741a      	strb	r2, [r3, #16]
 8001ece:	e050      	b.n	8001f72 <FLASH_continuous_start+0xd2>
  }
  else {
    if (cmd_is(3, "trig", 4)) {
 8001ed0:	2204      	movs	r2, #4
 8001ed2:	4939      	ldr	r1, [pc, #228]	; (8001fb8 <FLASH_continuous_start+0x118>)
 8001ed4:	2003      	movs	r0, #3
 8001ed6:	f7ff fecd 	bl	8001c74 <cmd_is>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d003      	beq.n	8001ee8 <FLASH_continuous_start+0x48>
      flash_op_context.do_trig = 1;
 8001ee0:	4b33      	ldr	r3, [pc, #204]	; (8001fb0 <FLASH_continuous_start+0x110>)
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	745a      	strb	r2, [r3, #17]
 8001ee6:	e002      	b.n	8001eee <FLASH_continuous_start+0x4e>
    }
    else {
      flash_op_context.do_trig = 0;
 8001ee8:	4b31      	ldr	r3, [pc, #196]	; (8001fb0 <FLASH_continuous_start+0x110>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	745a      	strb	r2, [r3, #17]
    }

    char *addr_str = cmds[4];
 8001eee:	4b31      	ldr	r3, [pc, #196]	; (8001fb4 <FLASH_continuous_start+0x114>)
 8001ef0:	691b      	ldr	r3, [r3, #16]
 8001ef2:	607b      	str	r3, [r7, #4]
    str2num(addr_str, (uint32_t *) &(flash_op_context.addr), "%8x");
 8001ef4:	4a31      	ldr	r2, [pc, #196]	; (8001fbc <FLASH_continuous_start+0x11c>)
 8001ef6:	4932      	ldr	r1, [pc, #200]	; (8001fc0 <FLASH_continuous_start+0x120>)
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f000 fc55 	bl	80027a8 <str2num>

    if (cmd_is(2, "write", 5)) {
 8001efe:	2205      	movs	r2, #5
 8001f00:	4930      	ldr	r1, [pc, #192]	; (8001fc4 <FLASH_continuous_start+0x124>)
 8001f02:	2002      	movs	r0, #2
 8001f04:	f7ff feb6 	bl	8001c74 <cmd_is>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d017      	beq.n	8001f3e <FLASH_continuous_start+0x9e>
      // START>FLASH>write>trig>0xaddr>0xdata>span
      flash_op_context.is_write = 1;
 8001f0e:	4b28      	ldr	r3, [pc, #160]	; (8001fb0 <FLASH_continuous_start+0x110>)
 8001f10:	2201      	movs	r2, #1
 8001f12:	701a      	strb	r2, [r3, #0]
      flash_op_context.is_erase = 0;
 8001f14:	4b26      	ldr	r3, [pc, #152]	; (8001fb0 <FLASH_continuous_start+0x110>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	705a      	strb	r2, [r3, #1]

      char *data_str = cmds[5];
 8001f1a:	4b26      	ldr	r3, [pc, #152]	; (8001fb4 <FLASH_continuous_start+0x114>)
 8001f1c:	695b      	ldr	r3, [r3, #20]
 8001f1e:	603b      	str	r3, [r7, #0]
      str2num(data_str, &(flash_op_context.data), "%8x");
 8001f20:	4a26      	ldr	r2, [pc, #152]	; (8001fbc <FLASH_continuous_start+0x11c>)
 8001f22:	4929      	ldr	r1, [pc, #164]	; (8001fc8 <FLASH_continuous_start+0x128>)
 8001f24:	6838      	ldr	r0, [r7, #0]
 8001f26:	f000 fc3f 	bl	80027a8 <str2num>
      flash_op_context.span = atoi(cmds[5]);
 8001f2a:	4b22      	ldr	r3, [pc, #136]	; (8001fb4 <FLASH_continuous_start+0x114>)
 8001f2c:	695b      	ldr	r3, [r3, #20]
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f005 f8fe 	bl	8007130 <atoi>
 8001f34:	4603      	mov	r3, r0
 8001f36:	461a      	mov	r2, r3
 8001f38:	4b1d      	ldr	r3, [pc, #116]	; (8001fb0 <FLASH_continuous_start+0x110>)
 8001f3a:	605a      	str	r2, [r3, #4]
 8001f3c:	e019      	b.n	8001f72 <FLASH_continuous_start+0xd2>
    }
    else if (cmd_is(2, "read", 4)) {
 8001f3e:	2204      	movs	r2, #4
 8001f40:	4922      	ldr	r1, [pc, #136]	; (8001fcc <FLASH_continuous_start+0x12c>)
 8001f42:	2002      	movs	r0, #2
 8001f44:	f7ff fe96 	bl	8001c74 <cmd_is>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d011      	beq.n	8001f72 <FLASH_continuous_start+0xd2>
      // START>FLASH>read>trig>0xaddr>span
      flash_op_context.is_write = 0;
 8001f4e:	4b18      	ldr	r3, [pc, #96]	; (8001fb0 <FLASH_continuous_start+0x110>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	701a      	strb	r2, [r3, #0]
      flash_op_context.is_erase = 0;
 8001f54:	4b16      	ldr	r3, [pc, #88]	; (8001fb0 <FLASH_continuous_start+0x110>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	705a      	strb	r2, [r3, #1]

      flash_op_context.data = 0;
 8001f5a:	4b15      	ldr	r3, [pc, #84]	; (8001fb0 <FLASH_continuous_start+0x110>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	609a      	str	r2, [r3, #8]
      flash_op_context.span = atoi(cmds[5]);
 8001f60:	4b14      	ldr	r3, [pc, #80]	; (8001fb4 <FLASH_continuous_start+0x114>)
 8001f62:	695b      	ldr	r3, [r3, #20]
 8001f64:	4618      	mov	r0, r3
 8001f66:	f005 f8e3 	bl	8007130 <atoi>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	4b10      	ldr	r3, [pc, #64]	; (8001fb0 <FLASH_continuous_start+0x110>)
 8001f70:	605a      	str	r2, [r3, #4]
    }
  }

  flash_op_context.configured = 1;
 8001f72:	4b0f      	ldr	r3, [pc, #60]	; (8001fb0 <FLASH_continuous_start+0x110>)
 8001f74:	2201      	movs	r2, #1
 8001f76:	749a      	strb	r2, [r3, #18]

  // start timer ITs
  HAL_TIM_PWM_Init(timer);
 8001f78:	4b15      	ldr	r3, [pc, #84]	; (8001fd0 <FLASH_continuous_start+0x130>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f002 fea6 	bl	8004cce <HAL_TIM_PWM_Init>
  HAL_TIM_PWM_Start_IT(timer, TIM_CHANNEL_1);
 8001f82:	4b13      	ldr	r3, [pc, #76]	; (8001fd0 <FLASH_continuous_start+0x130>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	2100      	movs	r1, #0
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f002 fef9 	bl	8004d80 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start_IT(timer, TIM_CHANNEL_2);
 8001f8e:	4b10      	ldr	r3, [pc, #64]	; (8001fd0 <FLASH_continuous_start+0x130>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	2104      	movs	r1, #4
 8001f94:	4618      	mov	r0, r3
 8001f96:	f002 fef3 	bl	8004d80 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_Base_Start_IT(timer);
 8001f9a:	4b0d      	ldr	r3, [pc, #52]	; (8001fd0 <FLASH_continuous_start+0x130>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f002 fe04 	bl	8004bac <HAL_TIM_Base_Start_IT>
}
 8001fa4:	bf00      	nop
 8001fa6:	3708      	adds	r7, #8
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	080091bc 	.word	0x080091bc
 8001fb0:	20000240 	.word	0x20000240
 8001fb4:	20000208 	.word	0x20000208
 8001fb8:	080091c4 	.word	0x080091c4
 8001fbc:	080091cc 	.word	0x080091cc
 8001fc0:	2000024c 	.word	0x2000024c
 8001fc4:	080091d0 	.word	0x080091d0
 8001fc8:	20000248 	.word	0x20000248
 8001fcc:	080091d8 	.word	0x080091d8
 8001fd0:	20000234 	.word	0x20000234

08001fd4 <FLASH_oneshot>:

void FLASH_oneshot(void) {
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
  // configure context structure
  flash_op_context.configured = 1;
 8001fda:	4b36      	ldr	r3, [pc, #216]	; (80020b4 <FLASH_oneshot+0xe0>)
 8001fdc:	2201      	movs	r2, #1
 8001fde:	749a      	strb	r2, [r3, #18]

  if (cmd_is(2, "erase", 5)) {
 8001fe0:	2205      	movs	r2, #5
 8001fe2:	4935      	ldr	r1, [pc, #212]	; (80020b8 <FLASH_oneshot+0xe4>)
 8001fe4:	2002      	movs	r0, #2
 8001fe6:	f7ff fe45 	bl	8001c74 <cmd_is>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d00c      	beq.n	800200a <FLASH_oneshot+0x36>
    // ONESHOT>FLASH>erase>sector
    flash_op_context.sector = atoi(cmds[3]);
 8001ff0:	4b32      	ldr	r3, [pc, #200]	; (80020bc <FLASH_oneshot+0xe8>)
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f005 f89b 	bl	8007130 <atoi>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	b2da      	uxtb	r2, r3
 8001ffe:	4b2d      	ldr	r3, [pc, #180]	; (80020b4 <FLASH_oneshot+0xe0>)
 8002000:	741a      	strb	r2, [r3, #16]

    FLASH_erase(1);
 8002002:	2001      	movs	r0, #1
 8002004:	f000 f94e 	bl	80022a4 <FLASH_erase>
      flash_op_context.span = atoi(cmds[5]);

      FLASH_read(1);
    }
  }
}
 8002008:	e050      	b.n	80020ac <FLASH_oneshot+0xd8>
    if (cmd_is(3, "trig", 4)) {
 800200a:	2204      	movs	r2, #4
 800200c:	492c      	ldr	r1, [pc, #176]	; (80020c0 <FLASH_oneshot+0xec>)
 800200e:	2003      	movs	r0, #3
 8002010:	f7ff fe30 	bl	8001c74 <cmd_is>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d003      	beq.n	8002022 <FLASH_oneshot+0x4e>
      flash_op_context.do_trig = 1;
 800201a:	4b26      	ldr	r3, [pc, #152]	; (80020b4 <FLASH_oneshot+0xe0>)
 800201c:	2201      	movs	r2, #1
 800201e:	745a      	strb	r2, [r3, #17]
 8002020:	e002      	b.n	8002028 <FLASH_oneshot+0x54>
      flash_op_context.do_trig = 0;
 8002022:	4b24      	ldr	r3, [pc, #144]	; (80020b4 <FLASH_oneshot+0xe0>)
 8002024:	2200      	movs	r2, #0
 8002026:	745a      	strb	r2, [r3, #17]
    char *addr_str = cmds[4];
 8002028:	4b24      	ldr	r3, [pc, #144]	; (80020bc <FLASH_oneshot+0xe8>)
 800202a:	691b      	ldr	r3, [r3, #16]
 800202c:	607b      	str	r3, [r7, #4]
    str2num(addr_str, (uint32_t *) &(flash_op_context.addr), "%8x");
 800202e:	4a25      	ldr	r2, [pc, #148]	; (80020c4 <FLASH_oneshot+0xf0>)
 8002030:	4925      	ldr	r1, [pc, #148]	; (80020c8 <FLASH_oneshot+0xf4>)
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f000 fbb8 	bl	80027a8 <str2num>
    if (cmd_is(2, "write", 5)) {
 8002038:	2205      	movs	r2, #5
 800203a:	4924      	ldr	r1, [pc, #144]	; (80020cc <FLASH_oneshot+0xf8>)
 800203c:	2002      	movs	r0, #2
 800203e:	f7ff fe19 	bl	8001c74 <cmd_is>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d017      	beq.n	8002078 <FLASH_oneshot+0xa4>
      flash_op_context.is_write = 1;
 8002048:	4b1a      	ldr	r3, [pc, #104]	; (80020b4 <FLASH_oneshot+0xe0>)
 800204a:	2201      	movs	r2, #1
 800204c:	701a      	strb	r2, [r3, #0]
      char *data_str = cmds[5];
 800204e:	4b1b      	ldr	r3, [pc, #108]	; (80020bc <FLASH_oneshot+0xe8>)
 8002050:	695b      	ldr	r3, [r3, #20]
 8002052:	603b      	str	r3, [r7, #0]
      str2num(data_str, &(flash_op_context.data), "%8x");
 8002054:	4a1b      	ldr	r2, [pc, #108]	; (80020c4 <FLASH_oneshot+0xf0>)
 8002056:	491e      	ldr	r1, [pc, #120]	; (80020d0 <FLASH_oneshot+0xfc>)
 8002058:	6838      	ldr	r0, [r7, #0]
 800205a:	f000 fba5 	bl	80027a8 <str2num>
      flash_op_context.span = atoi(cmds[6]);
 800205e:	4b17      	ldr	r3, [pc, #92]	; (80020bc <FLASH_oneshot+0xe8>)
 8002060:	699b      	ldr	r3, [r3, #24]
 8002062:	4618      	mov	r0, r3
 8002064:	f005 f864 	bl	8007130 <atoi>
 8002068:	4603      	mov	r3, r0
 800206a:	461a      	mov	r2, r3
 800206c:	4b11      	ldr	r3, [pc, #68]	; (80020b4 <FLASH_oneshot+0xe0>)
 800206e:	605a      	str	r2, [r3, #4]
      FLASH_write(1);
 8002070:	2001      	movs	r0, #1
 8002072:	f000 f831 	bl	80020d8 <FLASH_write>
}
 8002076:	e019      	b.n	80020ac <FLASH_oneshot+0xd8>
    else if (cmd_is(2, "read", 4)) {
 8002078:	2204      	movs	r2, #4
 800207a:	4916      	ldr	r1, [pc, #88]	; (80020d4 <FLASH_oneshot+0x100>)
 800207c:	2002      	movs	r0, #2
 800207e:	f7ff fdf9 	bl	8001c74 <cmd_is>
 8002082:	4603      	mov	r3, r0
 8002084:	2b00      	cmp	r3, #0
 8002086:	d011      	beq.n	80020ac <FLASH_oneshot+0xd8>
      flash_op_context.is_write = 0;
 8002088:	4b0a      	ldr	r3, [pc, #40]	; (80020b4 <FLASH_oneshot+0xe0>)
 800208a:	2200      	movs	r2, #0
 800208c:	701a      	strb	r2, [r3, #0]
      flash_op_context.data = 0;
 800208e:	4b09      	ldr	r3, [pc, #36]	; (80020b4 <FLASH_oneshot+0xe0>)
 8002090:	2200      	movs	r2, #0
 8002092:	609a      	str	r2, [r3, #8]
      flash_op_context.span = atoi(cmds[5]);
 8002094:	4b09      	ldr	r3, [pc, #36]	; (80020bc <FLASH_oneshot+0xe8>)
 8002096:	695b      	ldr	r3, [r3, #20]
 8002098:	4618      	mov	r0, r3
 800209a:	f005 f849 	bl	8007130 <atoi>
 800209e:	4603      	mov	r3, r0
 80020a0:	461a      	mov	r2, r3
 80020a2:	4b04      	ldr	r3, [pc, #16]	; (80020b4 <FLASH_oneshot+0xe0>)
 80020a4:	605a      	str	r2, [r3, #4]
      FLASH_read(1);
 80020a6:	2001      	movs	r0, #1
 80020a8:	f000 f88e 	bl	80021c8 <FLASH_read>
}
 80020ac:	bf00      	nop
 80020ae:	3708      	adds	r7, #8
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	20000240 	.word	0x20000240
 80020b8:	080091bc 	.word	0x080091bc
 80020bc:	20000208 	.word	0x20000208
 80020c0:	080091c4 	.word	0x080091c4
 80020c4:	080091cc 	.word	0x080091cc
 80020c8:	2000024c 	.word	0x2000024c
 80020cc:	080091d0 	.word	0x080091d0
 80020d0:	20000248 	.word	0x20000248
 80020d4:	080091d8 	.word	0x080091d8

080020d8 <FLASH_write>:

// ====================================================================

void FLASH_write(uint8_t verbose) {
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
 80020de:	4603      	mov	r3, r0
 80020e0:	71fb      	strb	r3, [r7, #7]
  if (flash_op_context.configured == 0) {
 80020e2:	4b30      	ldr	r3, [pc, #192]	; (80021a4 <FLASH_write+0xcc>)
 80020e4:	7c9b      	ldrb	r3, [r3, #18]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d107      	bne.n	80020fa <FLASH_write+0x22>
    if (verbose)
 80020ea:	79fb      	ldrb	r3, [r7, #7]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d055      	beq.n	800219c <FLASH_write+0xc4>
      send_answer("Error: undefined flash op context\r\n", 34);
 80020f0:	2122      	movs	r1, #34	; 0x22
 80020f2:	482d      	ldr	r0, [pc, #180]	; (80021a8 <FLASH_write+0xd0>)
 80020f4:	f7ff fe80 	bl	8001df8 <send_answer>

    flash_op_context.configured = 0; // clear context
    if (verbose)
      send_ok();
  }
}
 80020f8:	e050      	b.n	800219c <FLASH_write+0xc4>
    int sector = 0;
 80020fa:	2300      	movs	r3, #0
 80020fc:	60fb      	str	r3, [r7, #12]
    if (flash_op_context.addr > (uint32_t *) SECTOR_7) {
 80020fe:	4b29      	ldr	r3, [pc, #164]	; (80021a4 <FLASH_write+0xcc>)
 8002100:	68db      	ldr	r3, [r3, #12]
 8002102:	4a2a      	ldr	r2, [pc, #168]	; (80021ac <FLASH_write+0xd4>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d902      	bls.n	800210e <FLASH_write+0x36>
      sector = 7;
 8002108:	2307      	movs	r3, #7
 800210a:	60fb      	str	r3, [r7, #12]
 800210c:	e02e      	b.n	800216c <FLASH_write+0x94>
    else if (flash_op_context.addr > (uint32_t *) SECTOR_6) {
 800210e:	4b25      	ldr	r3, [pc, #148]	; (80021a4 <FLASH_write+0xcc>)
 8002110:	68db      	ldr	r3, [r3, #12]
 8002112:	4a27      	ldr	r2, [pc, #156]	; (80021b0 <FLASH_write+0xd8>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d902      	bls.n	800211e <FLASH_write+0x46>
      sector = 6;
 8002118:	2306      	movs	r3, #6
 800211a:	60fb      	str	r3, [r7, #12]
 800211c:	e026      	b.n	800216c <FLASH_write+0x94>
    else if (flash_op_context.addr > (uint32_t *) SECTOR_5) {
 800211e:	4b21      	ldr	r3, [pc, #132]	; (80021a4 <FLASH_write+0xcc>)
 8002120:	68db      	ldr	r3, [r3, #12]
 8002122:	4a24      	ldr	r2, [pc, #144]	; (80021b4 <FLASH_write+0xdc>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d902      	bls.n	800212e <FLASH_write+0x56>
      sector = 5;
 8002128:	2305      	movs	r3, #5
 800212a:	60fb      	str	r3, [r7, #12]
 800212c:	e01e      	b.n	800216c <FLASH_write+0x94>
    else if (flash_op_context.addr > (uint32_t *) SECTOR_4) {
 800212e:	4b1d      	ldr	r3, [pc, #116]	; (80021a4 <FLASH_write+0xcc>)
 8002130:	68db      	ldr	r3, [r3, #12]
 8002132:	4a21      	ldr	r2, [pc, #132]	; (80021b8 <FLASH_write+0xe0>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d902      	bls.n	800213e <FLASH_write+0x66>
      sector = 4;
 8002138:	2304      	movs	r3, #4
 800213a:	60fb      	str	r3, [r7, #12]
 800213c:	e016      	b.n	800216c <FLASH_write+0x94>
    else if (flash_op_context.addr > (uint32_t *) SECTOR_3) {
 800213e:	4b19      	ldr	r3, [pc, #100]	; (80021a4 <FLASH_write+0xcc>)
 8002140:	68db      	ldr	r3, [r3, #12]
 8002142:	4a1e      	ldr	r2, [pc, #120]	; (80021bc <FLASH_write+0xe4>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d902      	bls.n	800214e <FLASH_write+0x76>
      sector = 3;
 8002148:	2303      	movs	r3, #3
 800214a:	60fb      	str	r3, [r7, #12]
 800214c:	e00e      	b.n	800216c <FLASH_write+0x94>
    else if (flash_op_context.addr > (uint32_t *) SECTOR_2) {
 800214e:	4b15      	ldr	r3, [pc, #84]	; (80021a4 <FLASH_write+0xcc>)
 8002150:	68db      	ldr	r3, [r3, #12]
 8002152:	4a1b      	ldr	r2, [pc, #108]	; (80021c0 <FLASH_write+0xe8>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d902      	bls.n	800215e <FLASH_write+0x86>
      sector = 2;
 8002158:	2302      	movs	r3, #2
 800215a:	60fb      	str	r3, [r7, #12]
 800215c:	e006      	b.n	800216c <FLASH_write+0x94>
    else if (flash_op_context.addr > (uint32_t *) SECTOR_1) {
 800215e:	4b11      	ldr	r3, [pc, #68]	; (80021a4 <FLASH_write+0xcc>)
 8002160:	68db      	ldr	r3, [r3, #12]
 8002162:	4a18      	ldr	r2, [pc, #96]	; (80021c4 <FLASH_write+0xec>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d901      	bls.n	800216c <FLASH_write+0x94>
      sector = 1;
 8002168:	2301      	movs	r3, #1
 800216a:	60fb      	str	r3, [r7, #12]
    FPEC_SectorErase(sector);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	b2db      	uxtb	r3, r3
 8002170:	4618      	mov	r0, r3
 8002172:	f7fe fa0f 	bl	8000594 <FPEC_SectorErase>
    FPEC_Program(flash_op_context.addr, (uint32_t) flash_op_context.data, flash_op_context.do_trig, flash_op_context.span);
 8002176:	4b0b      	ldr	r3, [pc, #44]	; (80021a4 <FLASH_write+0xcc>)
 8002178:	68d8      	ldr	r0, [r3, #12]
 800217a:	4b0a      	ldr	r3, [pc, #40]	; (80021a4 <FLASH_write+0xcc>)
 800217c:	6899      	ldr	r1, [r3, #8]
 800217e:	4b09      	ldr	r3, [pc, #36]	; (80021a4 <FLASH_write+0xcc>)
 8002180:	7c5b      	ldrb	r3, [r3, #17]
 8002182:	b29a      	uxth	r2, r3
 8002184:	4b07      	ldr	r3, [pc, #28]	; (80021a4 <FLASH_write+0xcc>)
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	f7fe fa12 	bl	80005b0 <FPEC_Program>
    flash_op_context.configured = 0; // clear context
 800218c:	4b05      	ldr	r3, [pc, #20]	; (80021a4 <FLASH_write+0xcc>)
 800218e:	2200      	movs	r2, #0
 8002190:	749a      	strb	r2, [r3, #18]
    if (verbose)
 8002192:	79fb      	ldrb	r3, [r7, #7]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d001      	beq.n	800219c <FLASH_write+0xc4>
      send_ok();
 8002198:	f7ff fe78 	bl	8001e8c <send_ok>
}
 800219c:	bf00      	nop
 800219e:	3710      	adds	r7, #16
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	20000240 	.word	0x20000240
 80021a8:	080091e0 	.word	0x080091e0
 80021ac:	08060000 	.word	0x08060000
 80021b0:	08040000 	.word	0x08040000
 80021b4:	08020000 	.word	0x08020000
 80021b8:	08010000 	.word	0x08010000
 80021bc:	0800c000 	.word	0x0800c000
 80021c0:	08008000 	.word	0x08008000
 80021c4:	08004000 	.word	0x08004000

080021c8 <FLASH_read>:

void FLASH_read(uint8_t verbose) {
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b088      	sub	sp, #32
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	4603      	mov	r3, r0
 80021d0:	71fb      	strb	r3, [r7, #7]
  if (flash_op_context.configured == 0) {
 80021d2:	4b31      	ldr	r3, [pc, #196]	; (8002298 <FLASH_read+0xd0>)
 80021d4:	7c9b      	ldrb	r3, [r3, #18]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d107      	bne.n	80021ea <FLASH_read+0x22>
    if (verbose)
 80021da:	79fb      	ldrb	r3, [r7, #7]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d056      	beq.n	800228e <FLASH_read+0xc6>
      send_answer("Error: undefined flash op context\r\n", 34);
 80021e0:	2122      	movs	r1, #34	; 0x22
 80021e2:	482e      	ldr	r0, [pc, #184]	; (800229c <FLASH_read+0xd4>)
 80021e4:	f7ff fe08 	bl	8001df8 <send_answer>

    // Send the value read back to UART
    if (verbose)
      send_answer(read_value_str, sizeof(read_value_str));
  }
}
 80021e8:	e051      	b.n	800228e <FLASH_read+0xc6>
    if (flash_op_context.do_trig)
 80021ea:	4b2b      	ldr	r3, [pc, #172]	; (8002298 <FLASH_read+0xd0>)
 80021ec:	7c5b      	ldrb	r3, [r3, #17]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d026      	beq.n	8002240 <FLASH_read+0x78>
      ASM_TRIGGER_HIGH();
 80021f2:	f244 0302 	movw	r3, #16386	; 0x4002
 80021f6:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80021fa:	f04f 0280 	mov.w	r2, #128	; 0x80
 80021fe:	619a      	str	r2, [r3, #24]
      __asm("NOP");
 8002200:	bf00      	nop
      __asm("NOP");
 8002202:	bf00      	nop
      for (i = 0; i < flash_op_context.span; i++)
 8002204:	2300      	movs	r3, #0
 8002206:	61fb      	str	r3, [r7, #28]
 8002208:	e00a      	b.n	8002220 <FLASH_read+0x58>
        flash_op_context.data = *((volatile uint32_t*) (flash_op_context.addr + 4 * i));
 800220a:	4b23      	ldr	r3, [pc, #140]	; (8002298 <FLASH_read+0xd0>)
 800220c:	68da      	ldr	r2, [r3, #12]
 800220e:	69fb      	ldr	r3, [r7, #28]
 8002210:	011b      	lsls	r3, r3, #4
 8002212:	4413      	add	r3, r2
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a20      	ldr	r2, [pc, #128]	; (8002298 <FLASH_read+0xd0>)
 8002218:	6093      	str	r3, [r2, #8]
      for (i = 0; i < flash_op_context.span; i++)
 800221a:	69fb      	ldr	r3, [r7, #28]
 800221c:	3301      	adds	r3, #1
 800221e:	61fb      	str	r3, [r7, #28]
 8002220:	4b1d      	ldr	r3, [pc, #116]	; (8002298 <FLASH_read+0xd0>)
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	69fa      	ldr	r2, [r7, #28]
 8002226:	429a      	cmp	r2, r3
 8002228:	d3ef      	bcc.n	800220a <FLASH_read+0x42>
      __asm("NOP");
 800222a:	bf00      	nop
      ASM_TRIGGER_LOW();
 800222c:	f244 0302 	movw	r3, #16386	; 0x4002
 8002230:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8002234:	f04f 0280 	mov.w	r2, #128	; 0x80
 8002238:	ea4f 4202 	mov.w	r2, r2, lsl #16
 800223c:	619a      	str	r2, [r3, #24]
 800223e:	e012      	b.n	8002266 <FLASH_read+0x9e>
      for (i = 0; i < flash_op_context.span; i++)
 8002240:	2300      	movs	r3, #0
 8002242:	61bb      	str	r3, [r7, #24]
 8002244:	e00a      	b.n	800225c <FLASH_read+0x94>
        flash_op_context.data = *((volatile uint32_t*) (flash_op_context.addr + 4 * i));
 8002246:	4b14      	ldr	r3, [pc, #80]	; (8002298 <FLASH_read+0xd0>)
 8002248:	68da      	ldr	r2, [r3, #12]
 800224a:	69bb      	ldr	r3, [r7, #24]
 800224c:	011b      	lsls	r3, r3, #4
 800224e:	4413      	add	r3, r2
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a11      	ldr	r2, [pc, #68]	; (8002298 <FLASH_read+0xd0>)
 8002254:	6093      	str	r3, [r2, #8]
      for (i = 0; i < flash_op_context.span; i++)
 8002256:	69bb      	ldr	r3, [r7, #24]
 8002258:	3301      	adds	r3, #1
 800225a:	61bb      	str	r3, [r7, #24]
 800225c:	4b0e      	ldr	r3, [pc, #56]	; (8002298 <FLASH_read+0xd0>)
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	69ba      	ldr	r2, [r7, #24]
 8002262:	429a      	cmp	r2, r3
 8002264:	d3ef      	bcc.n	8002246 <FLASH_read+0x7e>
    sprintf(read_value_str, "%08X\r\n", (unsigned int) flash_op_context.data);
 8002266:	4b0c      	ldr	r3, [pc, #48]	; (8002298 <FLASH_read+0xd0>)
 8002268:	689a      	ldr	r2, [r3, #8]
 800226a:	f107 030c 	add.w	r3, r7, #12
 800226e:	490c      	ldr	r1, [pc, #48]	; (80022a0 <FLASH_read+0xd8>)
 8002270:	4618      	mov	r0, r3
 8002272:	f004 ffa1 	bl	80071b8 <siprintf>
    flash_op_context.configured = 0; // clear context
 8002276:	4b08      	ldr	r3, [pc, #32]	; (8002298 <FLASH_read+0xd0>)
 8002278:	2200      	movs	r2, #0
 800227a:	749a      	strb	r2, [r3, #18]
    if (verbose)
 800227c:	79fb      	ldrb	r3, [r7, #7]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d005      	beq.n	800228e <FLASH_read+0xc6>
      send_answer(read_value_str, sizeof(read_value_str));
 8002282:	f107 030c 	add.w	r3, r7, #12
 8002286:	210b      	movs	r1, #11
 8002288:	4618      	mov	r0, r3
 800228a:	f7ff fdb5 	bl	8001df8 <send_answer>
}
 800228e:	bf00      	nop
 8002290:	3720      	adds	r7, #32
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	20000240 	.word	0x20000240
 800229c:	080091e0 	.word	0x080091e0
 80022a0:	08009204 	.word	0x08009204

080022a4 <FLASH_erase>:

void FLASH_erase(uint8_t verbose) {
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	4603      	mov	r3, r0
 80022ac:	71fb      	strb	r3, [r7, #7]
  // sector in [0; 7]
  if (7 < flash_op_context.sector) {
 80022ae:	4b0a      	ldr	r3, [pc, #40]	; (80022d8 <FLASH_erase+0x34>)
 80022b0:	7c1b      	ldrb	r3, [r3, #16]
 80022b2:	2b07      	cmp	r3, #7
 80022b4:	d902      	bls.n	80022bc <FLASH_erase+0x18>
    flash_op_context.sector = 7;
 80022b6:	4b08      	ldr	r3, [pc, #32]	; (80022d8 <FLASH_erase+0x34>)
 80022b8:	2207      	movs	r2, #7
 80022ba:	741a      	strb	r2, [r3, #16]
  }

  FPEC_SectorErase(flash_op_context.sector);
 80022bc:	4b06      	ldr	r3, [pc, #24]	; (80022d8 <FLASH_erase+0x34>)
 80022be:	7c1b      	ldrb	r3, [r3, #16]
 80022c0:	4618      	mov	r0, r3
 80022c2:	f7fe f967 	bl	8000594 <FPEC_SectorErase>

  if (verbose)
 80022c6:	79fb      	ldrb	r3, [r7, #7]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d001      	beq.n	80022d0 <FLASH_erase+0x2c>
    send_ok();
 80022cc:	f7ff fdde 	bl	8001e8c <send_ok>
}
 80022d0:	bf00      	nop
 80022d2:	3708      	adds	r7, #8
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	20000240 	.word	0x20000240

080022dc <LED_OFF>:
/**
  * @brief  This function is responsible for resetting PIN3 (LED).
  * @author Raphael Viera (raphael.viera@emse.fr)
  */
void LED_OFF(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80022e0:	2200      	movs	r2, #0
 80022e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022e6:	4802      	ldr	r0, [pc, #8]	; (80022f0 <LED_OFF+0x14>)
 80022e8:	f001 ff16 	bl	8004118 <HAL_GPIO_WritePin>
}
 80022ec:	bf00      	nop
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	40020400 	.word	0x40020400

080022f4 <LED_ON>:
/**
  * @brief  This function is responsible for setting PIN3 (LED).
  * @author Raphael Viera (raphael.viera@emse.fr)
  */
void LED_ON(void)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80022f8:	2201      	movs	r2, #1
 80022fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022fe:	4802      	ldr	r0, [pc, #8]	; (8002308 <LED_ON+0x14>)
 8002300:	f001 ff0a 	bl	8004118 <HAL_GPIO_WritePin>
}
 8002304:	bf00      	nop
 8002306:	bd80      	pop	{r7, pc}
 8002308:	40020400 	.word	0x40020400

0800230c <trigger_high>:
/**
  * @brief  This function is responsible for setting the trigger.
  * @author Raphael Viera (raphael.viera@emse.fr)
  */
void trigger_high(uint32_t n_nops)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(TRIG_OUT0_GPIO_Port, TRIG_OUT0_Pin, GPIO_PIN_SET);
 8002314:	2201      	movs	r2, #1
 8002316:	2140      	movs	r1, #64	; 0x40
 8002318:	4804      	ldr	r0, [pc, #16]	; (800232c <trigger_high+0x20>)
 800231a:	f001 fefd 	bl	8004118 <HAL_GPIO_WritePin>
    do_NOP(n_nops);
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	f000 fa2c 	bl	800277c <do_NOP>
}
 8002324:	bf00      	nop
 8002326:	3708      	adds	r7, #8
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	40020400 	.word	0x40020400

08002330 <trigger_low>:
/**
  * @brief  This function is responsible for resetting the trigger.
  * @author Raphael Viera (raphael.viera@emse.fr)
  */
void trigger_low(uint32_t n_nops)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
    do_NOP(n_nops);
 8002338:	6878      	ldr	r0, [r7, #4]
 800233a:	f000 fa1f 	bl	800277c <do_NOP>
    HAL_GPIO_WritePin(TRIG_OUT0_GPIO_Port, TRIG_OUT0_Pin, GPIO_PIN_RESET);
 800233e:	2200      	movs	r2, #0
 8002340:	2140      	movs	r1, #64	; 0x40
 8002342:	4803      	ldr	r0, [pc, #12]	; (8002350 <trigger_low+0x20>)
 8002344:	f001 fee8 	bl	8004118 <HAL_GPIO_WritePin>
}
 8002348:	bf00      	nop
 800234a:	3708      	adds	r7, #8
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}
 8002350:	40020400 	.word	0x40020400

08002354 <SRAM_continuous_start>:

#include "sram_operation.h"

struct SRAM_op_context sram_op_context = {0, 0, 0, 0, 0, 0, 0};

void SRAM_continuous_start(void) {
 8002354:	b580      	push	{r7, lr}
 8002356:	b084      	sub	sp, #16
 8002358:	af00      	add	r7, sp, #0
  // configure context structure
  if (cmd_is(3, "trig", 4)) {
 800235a:	2204      	movs	r2, #4
 800235c:	4937      	ldr	r1, [pc, #220]	; (800243c <SRAM_continuous_start+0xe8>)
 800235e:	2003      	movs	r0, #3
 8002360:	f7ff fc88 	bl	8001c74 <cmd_is>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d003      	beq.n	8002372 <SRAM_continuous_start+0x1e>
    sram_op_context.do_trig = 1;
 800236a:	4b35      	ldr	r3, [pc, #212]	; (8002440 <SRAM_continuous_start+0xec>)
 800236c:	2201      	movs	r2, #1
 800236e:	751a      	strb	r2, [r3, #20]
 8002370:	e002      	b.n	8002378 <SRAM_continuous_start+0x24>
  }
  else {
    sram_op_context.do_trig = 0;
 8002372:	4b33      	ldr	r3, [pc, #204]	; (8002440 <SRAM_continuous_start+0xec>)
 8002374:	2200      	movs	r2, #0
 8002376:	751a      	strb	r2, [r3, #20]
  }

  sram_op_context.span = atoi(cmds[4]);
 8002378:	4b32      	ldr	r3, [pc, #200]	; (8002444 <SRAM_continuous_start+0xf0>)
 800237a:	691b      	ldr	r3, [r3, #16]
 800237c:	4618      	mov	r0, r3
 800237e:	f004 fed7 	bl	8007130 <atoi>
 8002382:	4603      	mov	r3, r0
 8002384:	461a      	mov	r2, r3
 8002386:	4b2e      	ldr	r3, [pc, #184]	; (8002440 <SRAM_continuous_start+0xec>)
 8002388:	605a      	str	r2, [r3, #4]
  sram_op_context.nb_nops = atoi(cmds[5]);
 800238a:	4b2e      	ldr	r3, [pc, #184]	; (8002444 <SRAM_continuous_start+0xf0>)
 800238c:	695b      	ldr	r3, [r3, #20]
 800238e:	4618      	mov	r0, r3
 8002390:	f004 fece 	bl	8007130 <atoi>
 8002394:	4603      	mov	r3, r0
 8002396:	461a      	mov	r2, r3
 8002398:	4b29      	ldr	r3, [pc, #164]	; (8002440 <SRAM_continuous_start+0xec>)
 800239a:	611a      	str	r2, [r3, #16]

  char *addr_str = cmds[6];
 800239c:	4b29      	ldr	r3, [pc, #164]	; (8002444 <SRAM_continuous_start+0xf0>)
 800239e:	699b      	ldr	r3, [r3, #24]
 80023a0:	60fb      	str	r3, [r7, #12]
  str2num(addr_str, (uint32_t *) &(sram_op_context.addr), "%8x");
 80023a2:	4a29      	ldr	r2, [pc, #164]	; (8002448 <SRAM_continuous_start+0xf4>)
 80023a4:	4929      	ldr	r1, [pc, #164]	; (800244c <SRAM_continuous_start+0xf8>)
 80023a6:	68f8      	ldr	r0, [r7, #12]
 80023a8:	f000 f9fe 	bl	80027a8 <str2num>

  if (cmd_is(2, "write", 5)) {
 80023ac:	2205      	movs	r2, #5
 80023ae:	4928      	ldr	r1, [pc, #160]	; (8002450 <SRAM_continuous_start+0xfc>)
 80023b0:	2002      	movs	r0, #2
 80023b2:	f7ff fc5f 	bl	8001c74 <cmd_is>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d00b      	beq.n	80023d4 <SRAM_continuous_start+0x80>
    // START>SRAM>write>trig>span>nb_nops>0xaddr>0xdata
    sram_op_context.is_write = 1;
 80023bc:	4b20      	ldr	r3, [pc, #128]	; (8002440 <SRAM_continuous_start+0xec>)
 80023be:	2201      	movs	r2, #1
 80023c0:	701a      	strb	r2, [r3, #0]

    char *data_str = cmds[7];
 80023c2:	4b20      	ldr	r3, [pc, #128]	; (8002444 <SRAM_continuous_start+0xf0>)
 80023c4:	69db      	ldr	r3, [r3, #28]
 80023c6:	607b      	str	r3, [r7, #4]
    str2num(data_str, &(sram_op_context.data), "%8x");
 80023c8:	4a1f      	ldr	r2, [pc, #124]	; (8002448 <SRAM_continuous_start+0xf4>)
 80023ca:	4922      	ldr	r1, [pc, #136]	; (8002454 <SRAM_continuous_start+0x100>)
 80023cc:	6878      	ldr	r0, [r7, #4]
 80023ce:	f000 f9eb 	bl	80027a8 <str2num>
 80023d2:	e015      	b.n	8002400 <SRAM_continuous_start+0xac>
  }
  else if (cmd_is(2, "read", 4)) {
 80023d4:	2204      	movs	r2, #4
 80023d6:	4920      	ldr	r1, [pc, #128]	; (8002458 <SRAM_continuous_start+0x104>)
 80023d8:	2002      	movs	r0, #2
 80023da:	f7ff fc4b 	bl	8001c74 <cmd_is>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d00d      	beq.n	8002400 <SRAM_continuous_start+0xac>
    // START>SRAM>read>trig>span>nb_nops>0xaddr
    sram_op_context.is_write = 0;
 80023e4:	4b16      	ldr	r3, [pc, #88]	; (8002440 <SRAM_continuous_start+0xec>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	701a      	strb	r2, [r3, #0]

    char *data_str = cmds[7];
 80023ea:	4b16      	ldr	r3, [pc, #88]	; (8002444 <SRAM_continuous_start+0xf0>)
 80023ec:	69db      	ldr	r3, [r3, #28]
 80023ee:	60bb      	str	r3, [r7, #8]
    str2num(data_str, &(sram_op_context.data), "%8x");
 80023f0:	4a15      	ldr	r2, [pc, #84]	; (8002448 <SRAM_continuous_start+0xf4>)
 80023f2:	4918      	ldr	r1, [pc, #96]	; (8002454 <SRAM_continuous_start+0x100>)
 80023f4:	68b8      	ldr	r0, [r7, #8]
 80023f6:	f000 f9d7 	bl	80027a8 <str2num>
    sram_op_context.data = 0;
 80023fa:	4b11      	ldr	r3, [pc, #68]	; (8002440 <SRAM_continuous_start+0xec>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	609a      	str	r2, [r3, #8]
  }
  sram_op_context.configured = 1;
 8002400:	4b0f      	ldr	r3, [pc, #60]	; (8002440 <SRAM_continuous_start+0xec>)
 8002402:	2201      	movs	r2, #1
 8002404:	755a      	strb	r2, [r3, #21]

  // start timer ITs
  HAL_TIM_PWM_Init(timer);
 8002406:	4b15      	ldr	r3, [pc, #84]	; (800245c <SRAM_continuous_start+0x108>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4618      	mov	r0, r3
 800240c:	f002 fc5f 	bl	8004cce <HAL_TIM_PWM_Init>
  HAL_TIM_PWM_Start_IT(timer, TIM_CHANNEL_1);
 8002410:	4b12      	ldr	r3, [pc, #72]	; (800245c <SRAM_continuous_start+0x108>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2100      	movs	r1, #0
 8002416:	4618      	mov	r0, r3
 8002418:	f002 fcb2 	bl	8004d80 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start_IT(timer, TIM_CHANNEL_2);
 800241c:	4b0f      	ldr	r3, [pc, #60]	; (800245c <SRAM_continuous_start+0x108>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	2104      	movs	r1, #4
 8002422:	4618      	mov	r0, r3
 8002424:	f002 fcac 	bl	8004d80 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_Base_Start_IT(timer);
 8002428:	4b0c      	ldr	r3, [pc, #48]	; (800245c <SRAM_continuous_start+0x108>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4618      	mov	r0, r3
 800242e:	f002 fbbd 	bl	8004bac <HAL_TIM_Base_Start_IT>
}
 8002432:	bf00      	nop
 8002434:	3710      	adds	r7, #16
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	0800920c 	.word	0x0800920c
 8002440:	20000254 	.word	0x20000254
 8002444:	20000208 	.word	0x20000208
 8002448:	08009214 	.word	0x08009214
 800244c:	20000260 	.word	0x20000260
 8002450:	08009218 	.word	0x08009218
 8002454:	2000025c 	.word	0x2000025c
 8002458:	08009220 	.word	0x08009220
 800245c:	20000234 	.word	0x20000234

08002460 <SRAM_oneshot>:

void SRAM_oneshot(void) {
 8002460:	b580      	push	{r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af00      	add	r7, sp, #0
  // configure context structure
  if (cmd_is(3, "trig", 4)) {
 8002466:	2204      	movs	r2, #4
 8002468:	492f      	ldr	r1, [pc, #188]	; (8002528 <SRAM_oneshot+0xc8>)
 800246a:	2003      	movs	r0, #3
 800246c:	f7ff fc02 	bl	8001c74 <cmd_is>
 8002470:	4603      	mov	r3, r0
 8002472:	2b00      	cmp	r3, #0
 8002474:	d003      	beq.n	800247e <SRAM_oneshot+0x1e>
    sram_op_context.do_trig = 1;
 8002476:	4b2d      	ldr	r3, [pc, #180]	; (800252c <SRAM_oneshot+0xcc>)
 8002478:	2201      	movs	r2, #1
 800247a:	751a      	strb	r2, [r3, #20]
 800247c:	e002      	b.n	8002484 <SRAM_oneshot+0x24>
  }
  else {
    sram_op_context.do_trig = 0;
 800247e:	4b2b      	ldr	r3, [pc, #172]	; (800252c <SRAM_oneshot+0xcc>)
 8002480:	2200      	movs	r2, #0
 8002482:	751a      	strb	r2, [r3, #20]
  }

  sram_op_context.span = atoi(cmds[4]);
 8002484:	4b2a      	ldr	r3, [pc, #168]	; (8002530 <SRAM_oneshot+0xd0>)
 8002486:	691b      	ldr	r3, [r3, #16]
 8002488:	4618      	mov	r0, r3
 800248a:	f004 fe51 	bl	8007130 <atoi>
 800248e:	4603      	mov	r3, r0
 8002490:	461a      	mov	r2, r3
 8002492:	4b26      	ldr	r3, [pc, #152]	; (800252c <SRAM_oneshot+0xcc>)
 8002494:	605a      	str	r2, [r3, #4]
  sram_op_context.nb_nops = atoi(cmds[5]);
 8002496:	4b26      	ldr	r3, [pc, #152]	; (8002530 <SRAM_oneshot+0xd0>)
 8002498:	695b      	ldr	r3, [r3, #20]
 800249a:	4618      	mov	r0, r3
 800249c:	f004 fe48 	bl	8007130 <atoi>
 80024a0:	4603      	mov	r3, r0
 80024a2:	461a      	mov	r2, r3
 80024a4:	4b21      	ldr	r3, [pc, #132]	; (800252c <SRAM_oneshot+0xcc>)
 80024a6:	611a      	str	r2, [r3, #16]

  char *addr_str = cmds[6];
 80024a8:	4b21      	ldr	r3, [pc, #132]	; (8002530 <SRAM_oneshot+0xd0>)
 80024aa:	699b      	ldr	r3, [r3, #24]
 80024ac:	60fb      	str	r3, [r7, #12]
  str2num(addr_str, (uint32_t *) &(sram_op_context.addr), "%8x");
 80024ae:	4a21      	ldr	r2, [pc, #132]	; (8002534 <SRAM_oneshot+0xd4>)
 80024b0:	4921      	ldr	r1, [pc, #132]	; (8002538 <SRAM_oneshot+0xd8>)
 80024b2:	68f8      	ldr	r0, [r7, #12]
 80024b4:	f000 f978 	bl	80027a8 <str2num>

  sram_op_context.configured = 1;
 80024b8:	4b1c      	ldr	r3, [pc, #112]	; (800252c <SRAM_oneshot+0xcc>)
 80024ba:	2201      	movs	r2, #1
 80024bc:	755a      	strb	r2, [r3, #21]

  if (cmd_is(2, "write", 5)) {
 80024be:	2205      	movs	r2, #5
 80024c0:	491e      	ldr	r1, [pc, #120]	; (800253c <SRAM_oneshot+0xdc>)
 80024c2:	2002      	movs	r0, #2
 80024c4:	f7ff fbd6 	bl	8001c74 <cmd_is>
 80024c8:	4603      	mov	r3, r0
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d00e      	beq.n	80024ec <SRAM_oneshot+0x8c>
    // ONESHOT>SRAM>write>trig>span>nb_nops>0xaddr>0xdata
    sram_op_context.is_write = 1;
 80024ce:	4b17      	ldr	r3, [pc, #92]	; (800252c <SRAM_oneshot+0xcc>)
 80024d0:	2201      	movs	r2, #1
 80024d2:	701a      	strb	r2, [r3, #0]

    char *data_str = cmds[7];
 80024d4:	4b16      	ldr	r3, [pc, #88]	; (8002530 <SRAM_oneshot+0xd0>)
 80024d6:	69db      	ldr	r3, [r3, #28]
 80024d8:	607b      	str	r3, [r7, #4]
    str2num(data_str, &(sram_op_context.data), "%8x");
 80024da:	4a16      	ldr	r2, [pc, #88]	; (8002534 <SRAM_oneshot+0xd4>)
 80024dc:	4918      	ldr	r1, [pc, #96]	; (8002540 <SRAM_oneshot+0xe0>)
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f000 f962 	bl	80027a8 <str2num>

    SRAM_write(1);
 80024e4:	2001      	movs	r0, #1
 80024e6:	f000 f82f 	bl	8002548 <SRAM_write>
    str2num(data_str, &(sram_op_context.data), "%8x");
    sram_op_context.data = 0;

    SRAM_read(1);
  }
}
 80024ea:	e018      	b.n	800251e <SRAM_oneshot+0xbe>
  else if (cmd_is(2, "read", 4)) {
 80024ec:	2204      	movs	r2, #4
 80024ee:	4915      	ldr	r1, [pc, #84]	; (8002544 <SRAM_oneshot+0xe4>)
 80024f0:	2002      	movs	r0, #2
 80024f2:	f7ff fbbf 	bl	8001c74 <cmd_is>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d010      	beq.n	800251e <SRAM_oneshot+0xbe>
    sram_op_context.is_write = 0;
 80024fc:	4b0b      	ldr	r3, [pc, #44]	; (800252c <SRAM_oneshot+0xcc>)
 80024fe:	2200      	movs	r2, #0
 8002500:	701a      	strb	r2, [r3, #0]
    char *data_str = cmds[7];
 8002502:	4b0b      	ldr	r3, [pc, #44]	; (8002530 <SRAM_oneshot+0xd0>)
 8002504:	69db      	ldr	r3, [r3, #28]
 8002506:	60bb      	str	r3, [r7, #8]
    str2num(data_str, &(sram_op_context.data), "%8x");
 8002508:	4a0a      	ldr	r2, [pc, #40]	; (8002534 <SRAM_oneshot+0xd4>)
 800250a:	490d      	ldr	r1, [pc, #52]	; (8002540 <SRAM_oneshot+0xe0>)
 800250c:	68b8      	ldr	r0, [r7, #8]
 800250e:	f000 f94b 	bl	80027a8 <str2num>
    sram_op_context.data = 0;
 8002512:	4b06      	ldr	r3, [pc, #24]	; (800252c <SRAM_oneshot+0xcc>)
 8002514:	2200      	movs	r2, #0
 8002516:	609a      	str	r2, [r3, #8]
    SRAM_read(1);
 8002518:	2001      	movs	r0, #1
 800251a:	f000 f8b7 	bl	800268c <SRAM_read>
}
 800251e:	bf00      	nop
 8002520:	3710      	adds	r7, #16
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	0800920c 	.word	0x0800920c
 800252c:	20000254 	.word	0x20000254
 8002530:	20000208 	.word	0x20000208
 8002534:	08009214 	.word	0x08009214
 8002538:	20000260 	.word	0x20000260
 800253c:	08009218 	.word	0x08009218
 8002540:	2000025c 	.word	0x2000025c
 8002544:	08009220 	.word	0x08009220

08002548 <SRAM_write>:

// ====================================================================

void SRAM_write(uint8_t verbose) {
 8002548:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800254c:	b08c      	sub	sp, #48	; 0x30
 800254e:	af00      	add	r7, sp, #0
 8002550:	4603      	mov	r3, r0
 8002552:	77fb      	strb	r3, [r7, #31]
  uint64_t i;
  uint64_t j;
  if (sram_op_context.configured == 0) {
 8002554:	4b4b      	ldr	r3, [pc, #300]	; (8002684 <SRAM_write+0x13c>)
 8002556:	7d5b      	ldrb	r3, [r3, #21]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d108      	bne.n	800256e <SRAM_write+0x26>
    if (verbose)
 800255c:	7ffb      	ldrb	r3, [r7, #31]
 800255e:	2b00      	cmp	r3, #0
 8002560:	f000 808a 	beq.w	8002678 <SRAM_write+0x130>
      send_answer("Error: undefined sram op context\r\n", 34);
 8002564:	2122      	movs	r1, #34	; 0x22
 8002566:	4848      	ldr	r0, [pc, #288]	; (8002688 <SRAM_write+0x140>)
 8002568:	f7ff fc46 	bl	8001df8 <send_answer>
    sram_op_context.configured = 0; // clear context
    if (verbose) {
      send_ok();
    }
  }
}
 800256c:	e084      	b.n	8002678 <SRAM_write+0x130>
    if (sram_op_context.do_trig)
 800256e:	4b45      	ldr	r3, [pc, #276]	; (8002684 <SRAM_write+0x13c>)
 8002570:	7d1b      	ldrb	r3, [r3, #20]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d054      	beq.n	8002620 <SRAM_write+0xd8>
      for(i = 0; i < sram_op_context.span; ++i) {
 8002576:	f04f 0200 	mov.w	r2, #0
 800257a:	f04f 0300 	mov.w	r3, #0
 800257e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8002582:	e041      	b.n	8002608 <SRAM_write+0xc0>
        ASM_TRIGGER_HIGH();
 8002584:	f244 0302 	movw	r3, #16386	; 0x4002
 8002588:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800258c:	f04f 0280 	mov.w	r2, #128	; 0x80
 8002590:	619a      	str	r2, [r3, #24]
        for(j = 0; j < sram_op_context.nb_nops; ++j) {
 8002592:	f04f 0200 	mov.w	r2, #0
 8002596:	f04f 0300 	mov.w	r3, #0
 800259a:	e9c7 2308 	strd	r2, r3, [r7, #32]
 800259e:	e00b      	b.n	80025b8 <SRAM_write+0x70>
          __asm("NOP");
 80025a0:	bf00      	nop
        for(j = 0; j < sram_op_context.nb_nops; ++j) {
 80025a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80025a6:	1c51      	adds	r1, r2, #1
 80025a8:	6139      	str	r1, [r7, #16]
 80025aa:	f143 0300 	adc.w	r3, r3, #0
 80025ae:	617b      	str	r3, [r7, #20]
 80025b0:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80025b4:	e9c7 3408 	strd	r3, r4, [r7, #32]
 80025b8:	4b32      	ldr	r3, [pc, #200]	; (8002684 <SRAM_write+0x13c>)
 80025ba:	691b      	ldr	r3, [r3, #16]
 80025bc:	2200      	movs	r2, #0
 80025be:	469a      	mov	sl, r3
 80025c0:	4693      	mov	fp, r2
 80025c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80025c6:	4552      	cmp	r2, sl
 80025c8:	eb73 030b 	sbcs.w	r3, r3, fp
 80025cc:	d3e8      	bcc.n	80025a0 <SRAM_write+0x58>
        *(sram_op_context.addr + i) = sram_op_context.data;
 80025ce:	4b2d      	ldr	r3, [pc, #180]	; (8002684 <SRAM_write+0x13c>)
 80025d0:	68da      	ldr	r2, [r3, #12]
 80025d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025d4:	009b      	lsls	r3, r3, #2
 80025d6:	4413      	add	r3, r2
 80025d8:	4a2a      	ldr	r2, [pc, #168]	; (8002684 <SRAM_write+0x13c>)
 80025da:	6892      	ldr	r2, [r2, #8]
 80025dc:	601a      	str	r2, [r3, #0]
        __asm("NOP");
 80025de:	bf00      	nop
        ASM_TRIGGER_LOW();
 80025e0:	f244 0302 	movw	r3, #16386	; 0x4002
 80025e4:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80025e8:	f04f 0280 	mov.w	r2, #128	; 0x80
 80025ec:	ea4f 4202 	mov.w	r2, r2, lsl #16
 80025f0:	619a      	str	r2, [r3, #24]
      for(i = 0; i < sram_op_context.span; ++i) {
 80025f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80025f6:	1c51      	adds	r1, r2, #1
 80025f8:	60b9      	str	r1, [r7, #8]
 80025fa:	f143 0300 	adc.w	r3, r3, #0
 80025fe:	60fb      	str	r3, [r7, #12]
 8002600:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002604:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
 8002608:	4b1e      	ldr	r3, [pc, #120]	; (8002684 <SRAM_write+0x13c>)
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	2200      	movs	r2, #0
 800260e:	4698      	mov	r8, r3
 8002610:	4691      	mov	r9, r2
 8002612:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002616:	4542      	cmp	r2, r8
 8002618:	eb73 0309 	sbcs.w	r3, r3, r9
 800261c:	d3b2      	bcc.n	8002584 <SRAM_write+0x3c>
 800261e:	e023      	b.n	8002668 <SRAM_write+0x120>
      for(i = 0; i < sram_op_context.span; ++i) {
 8002620:	f04f 0200 	mov.w	r2, #0
 8002624:	f04f 0300 	mov.w	r3, #0
 8002628:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800262c:	e012      	b.n	8002654 <SRAM_write+0x10c>
        *(sram_op_context.addr + i) = sram_op_context.data;
 800262e:	4b15      	ldr	r3, [pc, #84]	; (8002684 <SRAM_write+0x13c>)
 8002630:	68da      	ldr	r2, [r3, #12]
 8002632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002634:	009b      	lsls	r3, r3, #2
 8002636:	4413      	add	r3, r2
 8002638:	4a12      	ldr	r2, [pc, #72]	; (8002684 <SRAM_write+0x13c>)
 800263a:	6892      	ldr	r2, [r2, #8]
 800263c:	601a      	str	r2, [r3, #0]
      for(i = 0; i < sram_op_context.span; ++i) {
 800263e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002642:	1c51      	adds	r1, r2, #1
 8002644:	6039      	str	r1, [r7, #0]
 8002646:	f143 0300 	adc.w	r3, r3, #0
 800264a:	607b      	str	r3, [r7, #4]
 800264c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002650:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8002654:	4b0b      	ldr	r3, [pc, #44]	; (8002684 <SRAM_write+0x13c>)
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	2200      	movs	r2, #0
 800265a:	461c      	mov	r4, r3
 800265c:	4615      	mov	r5, r2
 800265e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002662:	42a2      	cmp	r2, r4
 8002664:	41ab      	sbcs	r3, r5
 8002666:	d3e2      	bcc.n	800262e <SRAM_write+0xe6>
    sram_op_context.configured = 0; // clear context
 8002668:	4b06      	ldr	r3, [pc, #24]	; (8002684 <SRAM_write+0x13c>)
 800266a:	2200      	movs	r2, #0
 800266c:	755a      	strb	r2, [r3, #21]
    if (verbose) {
 800266e:	7ffb      	ldrb	r3, [r7, #31]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d001      	beq.n	8002678 <SRAM_write+0x130>
      send_ok();
 8002674:	f7ff fc0a 	bl	8001e8c <send_ok>
}
 8002678:	bf00      	nop
 800267a:	3730      	adds	r7, #48	; 0x30
 800267c:	46bd      	mov	sp, r7
 800267e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002682:	bf00      	nop
 8002684:	20000254 	.word	0x20000254
 8002688:	08009228 	.word	0x08009228

0800268c <SRAM_read>:

void SRAM_read(uint8_t verbose) {
 800268c:	b580      	push	{r7, lr}
 800268e:	b088      	sub	sp, #32
 8002690:	af00      	add	r7, sp, #0
 8002692:	4603      	mov	r3, r0
 8002694:	71fb      	strb	r3, [r7, #7]
  int i, j;
  if (sram_op_context.configured == 0) {
 8002696:	4b36      	ldr	r3, [pc, #216]	; (8002770 <SRAM_read+0xe4>)
 8002698:	7d5b      	ldrb	r3, [r3, #21]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d107      	bne.n	80026ae <SRAM_read+0x22>
    if (verbose)
 800269e:	79fb      	ldrb	r3, [r7, #7]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d060      	beq.n	8002766 <SRAM_read+0xda>
      send_answer("Error: undefined sram op context\r\n", 34);
 80026a4:	2122      	movs	r1, #34	; 0x22
 80026a6:	4833      	ldr	r0, [pc, #204]	; (8002774 <SRAM_read+0xe8>)
 80026a8:	f7ff fba6 	bl	8001df8 <send_answer>
    if (verbose) {
      send_answer(read_value_str, sizeof(read_value_str));
    }

  }
}
 80026ac:	e05b      	b.n	8002766 <SRAM_read+0xda>
    if (sram_op_context.do_trig)
 80026ae:	4b30      	ldr	r3, [pc, #192]	; (8002770 <SRAM_read+0xe4>)
 80026b0:	7d1b      	ldrb	r3, [r3, #20]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d030      	beq.n	8002718 <SRAM_read+0x8c>
      for(i = 0; i < sram_op_context.span; ++i) {
 80026b6:	2300      	movs	r3, #0
 80026b8:	61fb      	str	r3, [r7, #28]
 80026ba:	e027      	b.n	800270c <SRAM_read+0x80>
        ASM_TRIGGER_HIGH();
 80026bc:	f244 0302 	movw	r3, #16386	; 0x4002
 80026c0:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80026c4:	f04f 0280 	mov.w	r2, #128	; 0x80
 80026c8:	619a      	str	r2, [r3, #24]
        for(j = 0; j < sram_op_context.nb_nops; ++j) {
 80026ca:	2300      	movs	r3, #0
 80026cc:	61bb      	str	r3, [r7, #24]
 80026ce:	e003      	b.n	80026d8 <SRAM_read+0x4c>
          __asm("NOP");
 80026d0:	bf00      	nop
        for(j = 0; j < sram_op_context.nb_nops; ++j) {
 80026d2:	69bb      	ldr	r3, [r7, #24]
 80026d4:	3301      	adds	r3, #1
 80026d6:	61bb      	str	r3, [r7, #24]
 80026d8:	4b25      	ldr	r3, [pc, #148]	; (8002770 <SRAM_read+0xe4>)
 80026da:	691a      	ldr	r2, [r3, #16]
 80026dc:	69bb      	ldr	r3, [r7, #24]
 80026de:	429a      	cmp	r2, r3
 80026e0:	d8f6      	bhi.n	80026d0 <SRAM_read+0x44>
        sram_op_context.data = *(sram_op_context.addr + i);
 80026e2:	4b23      	ldr	r3, [pc, #140]	; (8002770 <SRAM_read+0xe4>)
 80026e4:	68da      	ldr	r2, [r3, #12]
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	009b      	lsls	r3, r3, #2
 80026ea:	4413      	add	r3, r2
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a20      	ldr	r2, [pc, #128]	; (8002770 <SRAM_read+0xe4>)
 80026f0:	6093      	str	r3, [r2, #8]
        __asm("NOP");
 80026f2:	bf00      	nop
        ASM_TRIGGER_LOW();
 80026f4:	f244 0302 	movw	r3, #16386	; 0x4002
 80026f8:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80026fc:	f04f 0280 	mov.w	r2, #128	; 0x80
 8002700:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8002704:	619a      	str	r2, [r3, #24]
      for(i = 0; i < sram_op_context.span; ++i) {
 8002706:	69fb      	ldr	r3, [r7, #28]
 8002708:	3301      	adds	r3, #1
 800270a:	61fb      	str	r3, [r7, #28]
 800270c:	4b18      	ldr	r3, [pc, #96]	; (8002770 <SRAM_read+0xe4>)
 800270e:	685a      	ldr	r2, [r3, #4]
 8002710:	69fb      	ldr	r3, [r7, #28]
 8002712:	429a      	cmp	r2, r3
 8002714:	d8d2      	bhi.n	80026bc <SRAM_read+0x30>
 8002716:	e012      	b.n	800273e <SRAM_read+0xb2>
      for(i = 0; i < sram_op_context.span; ++i) {
 8002718:	2300      	movs	r3, #0
 800271a:	61fb      	str	r3, [r7, #28]
 800271c:	e00a      	b.n	8002734 <SRAM_read+0xa8>
        sram_op_context.data = *(sram_op_context.addr + i);
 800271e:	4b14      	ldr	r3, [pc, #80]	; (8002770 <SRAM_read+0xe4>)
 8002720:	68da      	ldr	r2, [r3, #12]
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	009b      	lsls	r3, r3, #2
 8002726:	4413      	add	r3, r2
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a11      	ldr	r2, [pc, #68]	; (8002770 <SRAM_read+0xe4>)
 800272c:	6093      	str	r3, [r2, #8]
      for(i = 0; i < sram_op_context.span; ++i) {
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	3301      	adds	r3, #1
 8002732:	61fb      	str	r3, [r7, #28]
 8002734:	4b0e      	ldr	r3, [pc, #56]	; (8002770 <SRAM_read+0xe4>)
 8002736:	685a      	ldr	r2, [r3, #4]
 8002738:	69fb      	ldr	r3, [r7, #28]
 800273a:	429a      	cmp	r2, r3
 800273c:	d8ef      	bhi.n	800271e <SRAM_read+0x92>
    sprintf(read_value_str, "%08X\r\n", (unsigned int) sram_op_context.data);
 800273e:	4b0c      	ldr	r3, [pc, #48]	; (8002770 <SRAM_read+0xe4>)
 8002740:	689a      	ldr	r2, [r3, #8]
 8002742:	f107 030c 	add.w	r3, r7, #12
 8002746:	490c      	ldr	r1, [pc, #48]	; (8002778 <SRAM_read+0xec>)
 8002748:	4618      	mov	r0, r3
 800274a:	f004 fd35 	bl	80071b8 <siprintf>
    sram_op_context.configured = 0; // clear context
 800274e:	4b08      	ldr	r3, [pc, #32]	; (8002770 <SRAM_read+0xe4>)
 8002750:	2200      	movs	r2, #0
 8002752:	755a      	strb	r2, [r3, #21]
    if (verbose) {
 8002754:	79fb      	ldrb	r3, [r7, #7]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d005      	beq.n	8002766 <SRAM_read+0xda>
      send_answer(read_value_str, sizeof(read_value_str));
 800275a:	f107 030c 	add.w	r3, r7, #12
 800275e:	210b      	movs	r1, #11
 8002760:	4618      	mov	r0, r3
 8002762:	f7ff fb49 	bl	8001df8 <send_answer>
}
 8002766:	bf00      	nop
 8002768:	3720      	adds	r7, #32
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	20000254 	.word	0x20000254
 8002774:	08009228 	.word	0x08009228
 8002778:	0800924c 	.word	0x0800924c

0800277c <do_NOP>:
/**
  * @brief  This function is responsible for calling NOP commands.
  * @author Raphael Viera (raphael.viera@emse.fr)
  */
void do_NOP(uint32_t ntimes)
{
 800277c:	b480      	push	{r7}
 800277e:	b085      	sub	sp, #20
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
	int i;

	for (i = 1; i <= ntimes; ++i)
 8002784:	2301      	movs	r3, #1
 8002786:	60fb      	str	r3, [r7, #12]
 8002788:	e003      	b.n	8002792 <do_NOP+0x16>
	{
		__asm("NOP");
 800278a:	bf00      	nop
	for (i = 1; i <= ntimes; ++i)
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	3301      	adds	r3, #1
 8002790:	60fb      	str	r3, [r7, #12]
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	687a      	ldr	r2, [r7, #4]
 8002796:	429a      	cmp	r2, r3
 8002798:	d2f7      	bcs.n	800278a <do_NOP+0xe>
	}
}
 800279a:	bf00      	nop
 800279c:	bf00      	nop
 800279e:	3714      	adds	r7, #20
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr

080027a8 <str2num>:
/**
  * @brief  This function is responsible for converting string to number.
  * @author Raphael Viera (raphael.viera@emse.fr)
  */
void str2num(char *str, uint32_t *dest, const char* type)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	60f8      	str	r0, [r7, #12]
 80027b0:	60b9      	str	r1, [r7, #8]
 80027b2:	607a      	str	r2, [r7, #4]
	sscanf((const char*) str, type, dest);
 80027b4:	68ba      	ldr	r2, [r7, #8]
 80027b6:	6879      	ldr	r1, [r7, #4]
 80027b8:	68f8      	ldr	r0, [r7, #12]
 80027ba:	f004 fd1d 	bl	80071f8 <siscanf>
}
 80027be:	bf00      	nop
 80027c0:	3710      	adds	r7, #16
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
	...

080027c8 <hex2bytes>:

/**
 * @brief This function is used for AES operation to transform incoming hex string key/plain/cipher into an array of bytes (ex: "FD" -> 253)
 * @author Hugo Perrin (h.perrin@emse.fr)
 */
void hex2bytes(const uint8_t *src_str, size_t src_len, uint8_t *dest_array, size_t dest_len) {
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b086      	sub	sp, #24
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	60f8      	str	r0, [r7, #12]
 80027d0:	60b9      	str	r1, [r7, #8]
 80027d2:	607a      	str	r2, [r7, #4]
 80027d4:	603b      	str	r3, [r7, #0]
  uint8_t i;
  uint8_t buf[3] = "\0\0\0";
 80027d6:	4a1c      	ldr	r2, [pc, #112]	; (8002848 <hex2bytes+0x80>)
 80027d8:	f107 0314 	add.w	r3, r7, #20
 80027dc:	6812      	ldr	r2, [r2, #0]
 80027de:	4611      	mov	r1, r2
 80027e0:	8019      	strh	r1, [r3, #0]
 80027e2:	3302      	adds	r3, #2
 80027e4:	0c12      	lsrs	r2, r2, #16
 80027e6:	701a      	strb	r2, [r3, #0]

  // Infinite loop in case of length mismatch
  while (src_len != 2 * dest_len) ;
 80027e8:	bf00      	nop
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	005b      	lsls	r3, r3, #1
 80027ee:	68ba      	ldr	r2, [r7, #8]
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d1fa      	bne.n	80027ea <hex2bytes+0x22>

  for (i = 0; i < dest_len; ++i) {
 80027f4:	2300      	movs	r3, #0
 80027f6:	75fb      	strb	r3, [r7, #23]
 80027f8:	e01d      	b.n	8002836 <hex2bytes+0x6e>
    buf[0] = src_str[2 * i];
 80027fa:	7dfb      	ldrb	r3, [r7, #23]
 80027fc:	005b      	lsls	r3, r3, #1
 80027fe:	461a      	mov	r2, r3
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	4413      	add	r3, r2
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	753b      	strb	r3, [r7, #20]
    buf[1] = src_str[2 * i + 1];
 8002808:	7dfb      	ldrb	r3, [r7, #23]
 800280a:	005b      	lsls	r3, r3, #1
 800280c:	3301      	adds	r3, #1
 800280e:	68fa      	ldr	r2, [r7, #12]
 8002810:	4413      	add	r3, r2
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	757b      	strb	r3, [r7, #21]
    dest_array[i] = strtol((const char *) buf, 0, 16);
 8002816:	f107 0314 	add.w	r3, r7, #20
 800281a:	2210      	movs	r2, #16
 800281c:	2100      	movs	r1, #0
 800281e:	4618      	mov	r0, r3
 8002820:	f004 fe58 	bl	80074d4 <strtol>
 8002824:	4601      	mov	r1, r0
 8002826:	7dfb      	ldrb	r3, [r7, #23]
 8002828:	687a      	ldr	r2, [r7, #4]
 800282a:	4413      	add	r3, r2
 800282c:	b2ca      	uxtb	r2, r1
 800282e:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < dest_len; ++i) {
 8002830:	7dfb      	ldrb	r3, [r7, #23]
 8002832:	3301      	adds	r3, #1
 8002834:	75fb      	strb	r3, [r7, #23]
 8002836:	7dfb      	ldrb	r3, [r7, #23]
 8002838:	683a      	ldr	r2, [r7, #0]
 800283a:	429a      	cmp	r2, r3
 800283c:	d8dd      	bhi.n	80027fa <hex2bytes+0x32>
  }
}
 800283e:	bf00      	nop
 8002840:	bf00      	nop
 8002842:	3718      	adds	r7, #24
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}
 8002848:	08009254 	.word	0x08009254

0800284c <bytes2hex>:

/**
 * @brief This function is used for AES operation to transform incoming hex string key/plain/cipher into an array of bytes (ex: "FD" -> 253)
 * @author Hugo Perrin (h.perrin@emse.fr)
 */
void bytes2hex(const uint8_t *src_array, size_t src_len, uint8_t *dest_str, size_t dest_len) {
 800284c:	b580      	push	{r7, lr}
 800284e:	b086      	sub	sp, #24
 8002850:	af00      	add	r7, sp, #0
 8002852:	60f8      	str	r0, [r7, #12]
 8002854:	60b9      	str	r1, [r7, #8]
 8002856:	607a      	str	r2, [r7, #4]
 8002858:	603b      	str	r3, [r7, #0]
  uint8_t i;
  uint8_t buf[3] = "\0\0\0";
 800285a:	4a1b      	ldr	r2, [pc, #108]	; (80028c8 <bytes2hex+0x7c>)
 800285c:	f107 0314 	add.w	r3, r7, #20
 8002860:	6812      	ldr	r2, [r2, #0]
 8002862:	4611      	mov	r1, r2
 8002864:	8019      	strh	r1, [r3, #0]
 8002866:	3302      	adds	r3, #2
 8002868:	0c12      	lsrs	r2, r2, #16
 800286a:	701a      	strb	r2, [r3, #0]

  // Infinite loop in case of length mismatch
  while (2 * src_len != dest_len) ;
 800286c:	bf00      	nop
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	005b      	lsls	r3, r3, #1
 8002872:	683a      	ldr	r2, [r7, #0]
 8002874:	429a      	cmp	r2, r3
 8002876:	d1fa      	bne.n	800286e <bytes2hex+0x22>

  for (i = 0; i < src_len; ++i) {
 8002878:	2300      	movs	r3, #0
 800287a:	75fb      	strb	r3, [r7, #23]
 800287c:	e01b      	b.n	80028b6 <bytes2hex+0x6a>
    sprintf((char *) buf, "%02X", (unsigned int) src_array[i]);
 800287e:	7dfb      	ldrb	r3, [r7, #23]
 8002880:	68fa      	ldr	r2, [r7, #12]
 8002882:	4413      	add	r3, r2
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	461a      	mov	r2, r3
 8002888:	f107 0314 	add.w	r3, r7, #20
 800288c:	490f      	ldr	r1, [pc, #60]	; (80028cc <bytes2hex+0x80>)
 800288e:	4618      	mov	r0, r3
 8002890:	f004 fc92 	bl	80071b8 <siprintf>
    dest_str[2 * i] = buf[0];
 8002894:	7dfb      	ldrb	r3, [r7, #23]
 8002896:	005b      	lsls	r3, r3, #1
 8002898:	461a      	mov	r2, r3
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4413      	add	r3, r2
 800289e:	7d3a      	ldrb	r2, [r7, #20]
 80028a0:	701a      	strb	r2, [r3, #0]
    dest_str[2 * i + 1] = buf[1];
 80028a2:	7dfb      	ldrb	r3, [r7, #23]
 80028a4:	005b      	lsls	r3, r3, #1
 80028a6:	3301      	adds	r3, #1
 80028a8:	687a      	ldr	r2, [r7, #4]
 80028aa:	4413      	add	r3, r2
 80028ac:	7d7a      	ldrb	r2, [r7, #21]
 80028ae:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < src_len; ++i) {
 80028b0:	7dfb      	ldrb	r3, [r7, #23]
 80028b2:	3301      	adds	r3, #1
 80028b4:	75fb      	strb	r3, [r7, #23]
 80028b6:	7dfb      	ldrb	r3, [r7, #23]
 80028b8:	68ba      	ldr	r2, [r7, #8]
 80028ba:	429a      	cmp	r2, r3
 80028bc:	d8df      	bhi.n	800287e <bytes2hex+0x32>
  }
}
 80028be:	bf00      	nop
 80028c0:	bf00      	nop
 80028c2:	3718      	adds	r7, #24
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	08009254 	.word	0x08009254
 80028cc:	08009258 	.word	0x08009258

080028d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80028d4:	f000 fcce 	bl	8003274 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80028d8:	f000 f81c 	bl	8002914 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80028dc:	f000 f97e 	bl	8002bdc <MX_GPIO_Init>
  MX_DMA_Init();
 80028e0:	f000 f954 	bl	8002b8c <MX_DMA_Init>
  MX_TIM3_Init();
 80028e4:	f000 f8b2 	bl	8002a4c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80028e8:	f000 f926 	bl	8002b38 <MX_USART1_UART_Init>
  MX_SPI3_Init();
 80028ec:	f000 f87c 	bl	80029e8 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  Init_Cmd_Handling(&htim3, &huart1, &hdma_usart1_tx, &hspi3); // Just associate the correct pointers to local ones
 80028f0:	4b04      	ldr	r3, [pc, #16]	; (8002904 <main+0x34>)
 80028f2:	4a05      	ldr	r2, [pc, #20]	; (8002908 <main+0x38>)
 80028f4:	4905      	ldr	r1, [pc, #20]	; (800290c <main+0x3c>)
 80028f6:	4806      	ldr	r0, [pc, #24]	; (8002910 <main+0x40>)
 80028f8:	f7fe ff90 	bl	800181c <Init_Cmd_Handling>

  Start_Cmd_Reception();
 80028fc:	f7fe ffb0 	bl	8001860 <Start_Cmd_Reception>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002900:	e7fe      	b.n	8002900 <main+0x30>
 8002902:	bf00      	nop
 8002904:	2000026c 	.word	0x2000026c
 8002908:	200003b0 	.word	0x200003b0
 800290c:	2000030c 	.word	0x2000030c
 8002910:	200002c4 	.word	0x200002c4

08002914 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b094      	sub	sp, #80	; 0x50
 8002918:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800291a:	f107 0320 	add.w	r3, r7, #32
 800291e:	2230      	movs	r2, #48	; 0x30
 8002920:	2100      	movs	r1, #0
 8002922:	4618      	mov	r0, r3
 8002924:	f004 fc40 	bl	80071a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002928:	f107 030c 	add.w	r3, r7, #12
 800292c:	2200      	movs	r2, #0
 800292e:	601a      	str	r2, [r3, #0]
 8002930:	605a      	str	r2, [r3, #4]
 8002932:	609a      	str	r2, [r3, #8]
 8002934:	60da      	str	r2, [r3, #12]
 8002936:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002938:	2300      	movs	r3, #0
 800293a:	60bb      	str	r3, [r7, #8]
 800293c:	4b28      	ldr	r3, [pc, #160]	; (80029e0 <SystemClock_Config+0xcc>)
 800293e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002940:	4a27      	ldr	r2, [pc, #156]	; (80029e0 <SystemClock_Config+0xcc>)
 8002942:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002946:	6413      	str	r3, [r2, #64]	; 0x40
 8002948:	4b25      	ldr	r3, [pc, #148]	; (80029e0 <SystemClock_Config+0xcc>)
 800294a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800294c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002950:	60bb      	str	r3, [r7, #8]
 8002952:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002954:	2300      	movs	r3, #0
 8002956:	607b      	str	r3, [r7, #4]
 8002958:	4b22      	ldr	r3, [pc, #136]	; (80029e4 <SystemClock_Config+0xd0>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002960:	4a20      	ldr	r2, [pc, #128]	; (80029e4 <SystemClock_Config+0xd0>)
 8002962:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002966:	6013      	str	r3, [r2, #0]
 8002968:	4b1e      	ldr	r3, [pc, #120]	; (80029e4 <SystemClock_Config+0xd0>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002970:	607b      	str	r3, [r7, #4]
 8002972:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002974:	2302      	movs	r3, #2
 8002976:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002978:	2301      	movs	r3, #1
 800297a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800297c:	2310      	movs	r3, #16
 800297e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002980:	2302      	movs	r3, #2
 8002982:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002984:	2300      	movs	r3, #0
 8002986:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002988:	2310      	movs	r3, #16
 800298a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800298c:	23a8      	movs	r3, #168	; 0xa8
 800298e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002990:	2302      	movs	r3, #2
 8002992:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002994:	2304      	movs	r3, #4
 8002996:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002998:	f107 0320 	add.w	r3, r7, #32
 800299c:	4618      	mov	r0, r3
 800299e:	f001 fbd5 	bl	800414c <HAL_RCC_OscConfig>
 80029a2:	4603      	mov	r3, r0
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d001      	beq.n	80029ac <SystemClock_Config+0x98>
  {
    Error_Handler();
 80029a8:	f000 f97a 	bl	8002ca0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029ac:	230f      	movs	r3, #15
 80029ae:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029b0:	2302      	movs	r3, #2
 80029b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80029b4:	2380      	movs	r3, #128	; 0x80
 80029b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80029b8:	2300      	movs	r3, #0
 80029ba:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80029bc:	2300      	movs	r3, #0
 80029be:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80029c0:	f107 030c 	add.w	r3, r7, #12
 80029c4:	2101      	movs	r1, #1
 80029c6:	4618      	mov	r0, r3
 80029c8:	f001 fe38 	bl	800463c <HAL_RCC_ClockConfig>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d001      	beq.n	80029d6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80029d2:	f000 f965 	bl	8002ca0 <Error_Handler>
  }
}
 80029d6:	bf00      	nop
 80029d8:	3750      	adds	r7, #80	; 0x50
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	40023800 	.word	0x40023800
 80029e4:	40007000 	.word	0x40007000

080029e8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80029ec:	4b15      	ldr	r3, [pc, #84]	; (8002a44 <MX_SPI3_Init+0x5c>)
 80029ee:	4a16      	ldr	r2, [pc, #88]	; (8002a48 <MX_SPI3_Init+0x60>)
 80029f0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_SLAVE;
 80029f2:	4b14      	ldr	r3, [pc, #80]	; (8002a44 <MX_SPI3_Init+0x5c>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80029f8:	4b12      	ldr	r3, [pc, #72]	; (8002a44 <MX_SPI3_Init+0x5c>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80029fe:	4b11      	ldr	r3, [pc, #68]	; (8002a44 <MX_SPI3_Init+0x5c>)
 8002a00:	2200      	movs	r2, #0
 8002a02:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a04:	4b0f      	ldr	r3, [pc, #60]	; (8002a44 <MX_SPI3_Init+0x5c>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002a0a:	4b0e      	ldr	r3, [pc, #56]	; (8002a44 <MX_SPI3_Init+0x5c>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002a10:	4b0c      	ldr	r3, [pc, #48]	; (8002a44 <MX_SPI3_Init+0x5c>)
 8002a12:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a16:	619a      	str	r2, [r3, #24]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a18:	4b0a      	ldr	r3, [pc, #40]	; (8002a44 <MX_SPI3_Init+0x5c>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a1e:	4b09      	ldr	r3, [pc, #36]	; (8002a44 <MX_SPI3_Init+0x5c>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a24:	4b07      	ldr	r3, [pc, #28]	; (8002a44 <MX_SPI3_Init+0x5c>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002a2a:	4b06      	ldr	r3, [pc, #24]	; (8002a44 <MX_SPI3_Init+0x5c>)
 8002a2c:	220a      	movs	r2, #10
 8002a2e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002a30:	4804      	ldr	r0, [pc, #16]	; (8002a44 <MX_SPI3_Init+0x5c>)
 8002a32:	f001 ffe3 	bl	80049fc <HAL_SPI_Init>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d001      	beq.n	8002a40 <MX_SPI3_Init+0x58>
  {
    Error_Handler();
 8002a3c:	f000 f930 	bl	8002ca0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002a40:	bf00      	nop
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	2000026c 	.word	0x2000026c
 8002a48:	40003c00 	.word	0x40003c00

08002a4c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b08e      	sub	sp, #56	; 0x38
 8002a50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a52:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002a56:	2200      	movs	r2, #0
 8002a58:	601a      	str	r2, [r3, #0]
 8002a5a:	605a      	str	r2, [r3, #4]
 8002a5c:	609a      	str	r2, [r3, #8]
 8002a5e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a60:	f107 0320 	add.w	r3, r7, #32
 8002a64:	2200      	movs	r2, #0
 8002a66:	601a      	str	r2, [r3, #0]
 8002a68:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a6a:	1d3b      	adds	r3, r7, #4
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	601a      	str	r2, [r3, #0]
 8002a70:	605a      	str	r2, [r3, #4]
 8002a72:	609a      	str	r2, [r3, #8]
 8002a74:	60da      	str	r2, [r3, #12]
 8002a76:	611a      	str	r2, [r3, #16]
 8002a78:	615a      	str	r2, [r3, #20]
 8002a7a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002a7c:	4b2c      	ldr	r3, [pc, #176]	; (8002b30 <MX_TIM3_Init+0xe4>)
 8002a7e:	4a2d      	ldr	r2, [pc, #180]	; (8002b34 <MX_TIM3_Init+0xe8>)
 8002a80:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15999;
 8002a82:	4b2b      	ldr	r3, [pc, #172]	; (8002b30 <MX_TIM3_Init+0xe4>)
 8002a84:	f643 627f 	movw	r2, #15999	; 0x3e7f
 8002a88:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a8a:	4b29      	ldr	r3, [pc, #164]	; (8002b30 <MX_TIM3_Init+0xe4>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10;
 8002a90:	4b27      	ldr	r3, [pc, #156]	; (8002b30 <MX_TIM3_Init+0xe4>)
 8002a92:	220a      	movs	r2, #10
 8002a94:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a96:	4b26      	ldr	r3, [pc, #152]	; (8002b30 <MX_TIM3_Init+0xe4>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002a9c:	4b24      	ldr	r3, [pc, #144]	; (8002b30 <MX_TIM3_Init+0xe4>)
 8002a9e:	2280      	movs	r2, #128	; 0x80
 8002aa0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002aa2:	4823      	ldr	r0, [pc, #140]	; (8002b30 <MX_TIM3_Init+0xe4>)
 8002aa4:	f002 f833 	bl	8004b0e <HAL_TIM_Base_Init>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d001      	beq.n	8002ab2 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002aae:	f000 f8f7 	bl	8002ca0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ab2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ab6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002ab8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002abc:	4619      	mov	r1, r3
 8002abe:	481c      	ldr	r0, [pc, #112]	; (8002b30 <MX_TIM3_Init+0xe4>)
 8002ac0:	f002 fcd8 	bl	8005474 <HAL_TIM_ConfigClockSource>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d001      	beq.n	8002ace <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002aca:	f000 f8e9 	bl	8002ca0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002ace:	4818      	ldr	r0, [pc, #96]	; (8002b30 <MX_TIM3_Init+0xe4>)
 8002ad0:	f002 f8fd 	bl	8004cce <HAL_TIM_PWM_Init>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d001      	beq.n	8002ade <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002ada:	f000 f8e1 	bl	8002ca0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002ae6:	f107 0320 	add.w	r3, r7, #32
 8002aea:	4619      	mov	r1, r3
 8002aec:	4810      	ldr	r0, [pc, #64]	; (8002b30 <MX_TIM3_Init+0xe4>)
 8002aee:	f003 f87d 	bl	8005bec <HAL_TIMEx_MasterConfigSynchronization>
 8002af2:	4603      	mov	r3, r0
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d001      	beq.n	8002afc <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002af8:	f000 f8d2 	bl	8002ca0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002afc:	2360      	movs	r3, #96	; 0x60
 8002afe:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 5;
 8002b00:	2305      	movs	r3, #5
 8002b02:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b04:	2300      	movs	r3, #0
 8002b06:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002b08:	2304      	movs	r3, #4
 8002b0a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002b0c:	1d3b      	adds	r3, r7, #4
 8002b0e:	2204      	movs	r2, #4
 8002b10:	4619      	mov	r1, r3
 8002b12:	4807      	ldr	r0, [pc, #28]	; (8002b30 <MX_TIM3_Init+0xe4>)
 8002b14:	f002 fbec 	bl	80052f0 <HAL_TIM_PWM_ConfigChannel>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d001      	beq.n	8002b22 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8002b1e:	f000 f8bf 	bl	8002ca0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002b22:	4803      	ldr	r0, [pc, #12]	; (8002b30 <MX_TIM3_Init+0xe4>)
 8002b24:	f000 f95a 	bl	8002ddc <HAL_TIM_MspPostInit>

}
 8002b28:	bf00      	nop
 8002b2a:	3738      	adds	r7, #56	; 0x38
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}
 8002b30:	200002c4 	.word	0x200002c4
 8002b34:	40000400 	.word	0x40000400

08002b38 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002b3c:	4b11      	ldr	r3, [pc, #68]	; (8002b84 <MX_USART1_UART_Init+0x4c>)
 8002b3e:	4a12      	ldr	r2, [pc, #72]	; (8002b88 <MX_USART1_UART_Init+0x50>)
 8002b40:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002b42:	4b10      	ldr	r3, [pc, #64]	; (8002b84 <MX_USART1_UART_Init+0x4c>)
 8002b44:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002b48:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002b4a:	4b0e      	ldr	r3, [pc, #56]	; (8002b84 <MX_USART1_UART_Init+0x4c>)
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002b50:	4b0c      	ldr	r3, [pc, #48]	; (8002b84 <MX_USART1_UART_Init+0x4c>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002b56:	4b0b      	ldr	r3, [pc, #44]	; (8002b84 <MX_USART1_UART_Init+0x4c>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002b5c:	4b09      	ldr	r3, [pc, #36]	; (8002b84 <MX_USART1_UART_Init+0x4c>)
 8002b5e:	220c      	movs	r2, #12
 8002b60:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b62:	4b08      	ldr	r3, [pc, #32]	; (8002b84 <MX_USART1_UART_Init+0x4c>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b68:	4b06      	ldr	r3, [pc, #24]	; (8002b84 <MX_USART1_UART_Init+0x4c>)
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002b6e:	4805      	ldr	r0, [pc, #20]	; (8002b84 <MX_USART1_UART_Init+0x4c>)
 8002b70:	f003 f8be 	bl	8005cf0 <HAL_UART_Init>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d001      	beq.n	8002b7e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002b7a:	f000 f891 	bl	8002ca0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002b7e:	bf00      	nop
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	2000030c 	.word	0x2000030c
 8002b88:	40011000 	.word	0x40011000

08002b8c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002b92:	2300      	movs	r3, #0
 8002b94:	607b      	str	r3, [r7, #4]
 8002b96:	4b10      	ldr	r3, [pc, #64]	; (8002bd8 <MX_DMA_Init+0x4c>)
 8002b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b9a:	4a0f      	ldr	r2, [pc, #60]	; (8002bd8 <MX_DMA_Init+0x4c>)
 8002b9c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ba2:	4b0d      	ldr	r3, [pc, #52]	; (8002bd8 <MX_DMA_Init+0x4c>)
 8002ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002baa:	607b      	str	r3, [r7, #4]
 8002bac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8002bae:	2200      	movs	r2, #0
 8002bb0:	2100      	movs	r1, #0
 8002bb2:	203a      	movs	r0, #58	; 0x3a
 8002bb4:	f000 fcab 	bl	800350e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002bb8:	203a      	movs	r0, #58	; 0x3a
 8002bba:	f000 fcc4 	bl	8003546 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	2100      	movs	r1, #0
 8002bc2:	2046      	movs	r0, #70	; 0x46
 8002bc4:	f000 fca3 	bl	800350e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8002bc8:	2046      	movs	r0, #70	; 0x46
 8002bca:	f000 fcbc 	bl	8003546 <HAL_NVIC_EnableIRQ>

}
 8002bce:	bf00      	nop
 8002bd0:	3708      	adds	r7, #8
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	40023800 	.word	0x40023800

08002bdc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b088      	sub	sp, #32
 8002be0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002be2:	f107 030c 	add.w	r3, r7, #12
 8002be6:	2200      	movs	r2, #0
 8002be8:	601a      	str	r2, [r3, #0]
 8002bea:	605a      	str	r2, [r3, #4]
 8002bec:	609a      	str	r2, [r3, #8]
 8002bee:	60da      	str	r2, [r3, #12]
 8002bf0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	60bb      	str	r3, [r7, #8]
 8002bf6:	4b27      	ldr	r3, [pc, #156]	; (8002c94 <MX_GPIO_Init+0xb8>)
 8002bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bfa:	4a26      	ldr	r2, [pc, #152]	; (8002c94 <MX_GPIO_Init+0xb8>)
 8002bfc:	f043 0304 	orr.w	r3, r3, #4
 8002c00:	6313      	str	r3, [r2, #48]	; 0x30
 8002c02:	4b24      	ldr	r3, [pc, #144]	; (8002c94 <MX_GPIO_Init+0xb8>)
 8002c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c06:	f003 0304 	and.w	r3, r3, #4
 8002c0a:	60bb      	str	r3, [r7, #8]
 8002c0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c0e:	2300      	movs	r3, #0
 8002c10:	607b      	str	r3, [r7, #4]
 8002c12:	4b20      	ldr	r3, [pc, #128]	; (8002c94 <MX_GPIO_Init+0xb8>)
 8002c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c16:	4a1f      	ldr	r2, [pc, #124]	; (8002c94 <MX_GPIO_Init+0xb8>)
 8002c18:	f043 0302 	orr.w	r3, r3, #2
 8002c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c1e:	4b1d      	ldr	r3, [pc, #116]	; (8002c94 <MX_GPIO_Init+0xb8>)
 8002c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c22:	f003 0302 	and.w	r3, r3, #2
 8002c26:	607b      	str	r3, [r7, #4]
 8002c28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	603b      	str	r3, [r7, #0]
 8002c2e:	4b19      	ldr	r3, [pc, #100]	; (8002c94 <MX_GPIO_Init+0xb8>)
 8002c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c32:	4a18      	ldr	r2, [pc, #96]	; (8002c94 <MX_GPIO_Init+0xb8>)
 8002c34:	f043 0301 	orr.w	r3, r3, #1
 8002c38:	6313      	str	r3, [r2, #48]	; 0x30
 8002c3a:	4b16      	ldr	r3, [pc, #88]	; (8002c94 <MX_GPIO_Init+0xb8>)
 8002c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c3e:	f003 0301 	and.w	r3, r3, #1
 8002c42:	603b      	str	r3, [r7, #0]
 8002c44:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Pin|TRIG_OUT0_Pin|TRIG_OUT1_Pin, GPIO_PIN_RESET);
 8002c46:	2200      	movs	r2, #0
 8002c48:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
 8002c4c:	4812      	ldr	r0, [pc, #72]	; (8002c98 <MX_GPIO_Init+0xbc>)
 8002c4e:	f001 fa63 	bl	8004118 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_BTN_Pin */
  GPIO_InitStruct.Pin = USER_BTN_Pin;
 8002c52:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002c56:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USER_BTN_GPIO_Port, &GPIO_InitStruct);
 8002c60:	f107 030c 	add.w	r3, r7, #12
 8002c64:	4619      	mov	r1, r3
 8002c66:	480d      	ldr	r0, [pc, #52]	; (8002c9c <MX_GPIO_Init+0xc0>)
 8002c68:	f001 f8d2 	bl	8003e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin TRIG_OUT0_Pin TRIG_OUT1_Pin */
  GPIO_InitStruct.Pin = LED_Pin|TRIG_OUT0_Pin|TRIG_OUT1_Pin;
 8002c6c:	f44f 5386 	mov.w	r3, #4288	; 0x10c0
 8002c70:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c72:	2301      	movs	r3, #1
 8002c74:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c76:	2300      	movs	r3, #0
 8002c78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c7e:	f107 030c 	add.w	r3, r7, #12
 8002c82:	4619      	mov	r1, r3
 8002c84:	4804      	ldr	r0, [pc, #16]	; (8002c98 <MX_GPIO_Init+0xbc>)
 8002c86:	f001 f8c3 	bl	8003e10 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002c8a:	bf00      	nop
 8002c8c:	3720      	adds	r7, #32
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	40023800 	.word	0x40023800
 8002c98:	40020400 	.word	0x40020400
 8002c9c:	40020800 	.word	0x40020800

08002ca0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ca4:	b672      	cpsid	i
}
 8002ca6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002ca8:	e7fe      	b.n	8002ca8 <Error_Handler+0x8>
	...

08002cac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b083      	sub	sp, #12
 8002cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	607b      	str	r3, [r7, #4]
 8002cb6:	4b10      	ldr	r3, [pc, #64]	; (8002cf8 <HAL_MspInit+0x4c>)
 8002cb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cba:	4a0f      	ldr	r2, [pc, #60]	; (8002cf8 <HAL_MspInit+0x4c>)
 8002cbc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cc0:	6453      	str	r3, [r2, #68]	; 0x44
 8002cc2:	4b0d      	ldr	r3, [pc, #52]	; (8002cf8 <HAL_MspInit+0x4c>)
 8002cc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cca:	607b      	str	r3, [r7, #4]
 8002ccc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cce:	2300      	movs	r3, #0
 8002cd0:	603b      	str	r3, [r7, #0]
 8002cd2:	4b09      	ldr	r3, [pc, #36]	; (8002cf8 <HAL_MspInit+0x4c>)
 8002cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd6:	4a08      	ldr	r2, [pc, #32]	; (8002cf8 <HAL_MspInit+0x4c>)
 8002cd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cdc:	6413      	str	r3, [r2, #64]	; 0x40
 8002cde:	4b06      	ldr	r3, [pc, #24]	; (8002cf8 <HAL_MspInit+0x4c>)
 8002ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ce6:	603b      	str	r3, [r7, #0]
 8002ce8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002cea:	bf00      	nop
 8002cec:	370c      	adds	r7, #12
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr
 8002cf6:	bf00      	nop
 8002cf8:	40023800 	.word	0x40023800

08002cfc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b08a      	sub	sp, #40	; 0x28
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d04:	f107 0314 	add.w	r3, r7, #20
 8002d08:	2200      	movs	r2, #0
 8002d0a:	601a      	str	r2, [r3, #0]
 8002d0c:	605a      	str	r2, [r3, #4]
 8002d0e:	609a      	str	r2, [r3, #8]
 8002d10:	60da      	str	r2, [r3, #12]
 8002d12:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a19      	ldr	r2, [pc, #100]	; (8002d80 <HAL_SPI_MspInit+0x84>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d12c      	bne.n	8002d78 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002d1e:	2300      	movs	r3, #0
 8002d20:	613b      	str	r3, [r7, #16]
 8002d22:	4b18      	ldr	r3, [pc, #96]	; (8002d84 <HAL_SPI_MspInit+0x88>)
 8002d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d26:	4a17      	ldr	r2, [pc, #92]	; (8002d84 <HAL_SPI_MspInit+0x88>)
 8002d28:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d2c:	6413      	str	r3, [r2, #64]	; 0x40
 8002d2e:	4b15      	ldr	r3, [pc, #84]	; (8002d84 <HAL_SPI_MspInit+0x88>)
 8002d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d32:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002d36:	613b      	str	r3, [r7, #16]
 8002d38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	60fb      	str	r3, [r7, #12]
 8002d3e:	4b11      	ldr	r3, [pc, #68]	; (8002d84 <HAL_SPI_MspInit+0x88>)
 8002d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d42:	4a10      	ldr	r2, [pc, #64]	; (8002d84 <HAL_SPI_MspInit+0x88>)
 8002d44:	f043 0304 	orr.w	r3, r3, #4
 8002d48:	6313      	str	r3, [r2, #48]	; 0x30
 8002d4a:	4b0e      	ldr	r3, [pc, #56]	; (8002d84 <HAL_SPI_MspInit+0x88>)
 8002d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d4e:	f003 0304 	and.w	r3, r3, #4
 8002d52:	60fb      	str	r3, [r7, #12]
 8002d54:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002d56:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002d5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d5c:	2302      	movs	r3, #2
 8002d5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d60:	2300      	movs	r3, #0
 8002d62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d64:	2303      	movs	r3, #3
 8002d66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002d68:	2306      	movs	r3, #6
 8002d6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d6c:	f107 0314 	add.w	r3, r7, #20
 8002d70:	4619      	mov	r1, r3
 8002d72:	4805      	ldr	r0, [pc, #20]	; (8002d88 <HAL_SPI_MspInit+0x8c>)
 8002d74:	f001 f84c 	bl	8003e10 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002d78:	bf00      	nop
 8002d7a:	3728      	adds	r7, #40	; 0x28
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}
 8002d80:	40003c00 	.word	0x40003c00
 8002d84:	40023800 	.word	0x40023800
 8002d88:	40020800 	.word	0x40020800

08002d8c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b084      	sub	sp, #16
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a0e      	ldr	r2, [pc, #56]	; (8002dd4 <HAL_TIM_Base_MspInit+0x48>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d115      	bne.n	8002dca <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002d9e:	2300      	movs	r3, #0
 8002da0:	60fb      	str	r3, [r7, #12]
 8002da2:	4b0d      	ldr	r3, [pc, #52]	; (8002dd8 <HAL_TIM_Base_MspInit+0x4c>)
 8002da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da6:	4a0c      	ldr	r2, [pc, #48]	; (8002dd8 <HAL_TIM_Base_MspInit+0x4c>)
 8002da8:	f043 0302 	orr.w	r3, r3, #2
 8002dac:	6413      	str	r3, [r2, #64]	; 0x40
 8002dae:	4b0a      	ldr	r3, [pc, #40]	; (8002dd8 <HAL_TIM_Base_MspInit+0x4c>)
 8002db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db2:	f003 0302 	and.w	r3, r3, #2
 8002db6:	60fb      	str	r3, [r7, #12]
 8002db8:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002dba:	2200      	movs	r2, #0
 8002dbc:	2100      	movs	r1, #0
 8002dbe:	201d      	movs	r0, #29
 8002dc0:	f000 fba5 	bl	800350e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002dc4:	201d      	movs	r0, #29
 8002dc6:	f000 fbbe 	bl	8003546 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002dca:	bf00      	nop
 8002dcc:	3710      	adds	r7, #16
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	40000400 	.word	0x40000400
 8002dd8:	40023800 	.word	0x40023800

08002ddc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b088      	sub	sp, #32
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002de4:	f107 030c 	add.w	r3, r7, #12
 8002de8:	2200      	movs	r2, #0
 8002dea:	601a      	str	r2, [r3, #0]
 8002dec:	605a      	str	r2, [r3, #4]
 8002dee:	609a      	str	r2, [r3, #8]
 8002df0:	60da      	str	r2, [r3, #12]
 8002df2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a12      	ldr	r2, [pc, #72]	; (8002e44 <HAL_TIM_MspPostInit+0x68>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d11d      	bne.n	8002e3a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dfe:	2300      	movs	r3, #0
 8002e00:	60bb      	str	r3, [r7, #8]
 8002e02:	4b11      	ldr	r3, [pc, #68]	; (8002e48 <HAL_TIM_MspPostInit+0x6c>)
 8002e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e06:	4a10      	ldr	r2, [pc, #64]	; (8002e48 <HAL_TIM_MspPostInit+0x6c>)
 8002e08:	f043 0302 	orr.w	r3, r3, #2
 8002e0c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e0e:	4b0e      	ldr	r3, [pc, #56]	; (8002e48 <HAL_TIM_MspPostInit+0x6c>)
 8002e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e12:	f003 0302 	and.w	r3, r3, #2
 8002e16:	60bb      	str	r3, [r7, #8]
 8002e18:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = TRIG_OUT_PWM_Pin;
 8002e1a:	2320      	movs	r3, #32
 8002e1c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e1e:	2302      	movs	r3, #2
 8002e20:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e22:	2300      	movs	r3, #0
 8002e24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e26:	2300      	movs	r3, #0
 8002e28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002e2a:	2302      	movs	r3, #2
 8002e2c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(TRIG_OUT_PWM_GPIO_Port, &GPIO_InitStruct);
 8002e2e:	f107 030c 	add.w	r3, r7, #12
 8002e32:	4619      	mov	r1, r3
 8002e34:	4805      	ldr	r0, [pc, #20]	; (8002e4c <HAL_TIM_MspPostInit+0x70>)
 8002e36:	f000 ffeb 	bl	8003e10 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002e3a:	bf00      	nop
 8002e3c:	3720      	adds	r7, #32
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	40000400 	.word	0x40000400
 8002e48:	40023800 	.word	0x40023800
 8002e4c:	40020400 	.word	0x40020400

08002e50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b08a      	sub	sp, #40	; 0x28
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e58:	f107 0314 	add.w	r3, r7, #20
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	601a      	str	r2, [r3, #0]
 8002e60:	605a      	str	r2, [r3, #4]
 8002e62:	609a      	str	r2, [r3, #8]
 8002e64:	60da      	str	r2, [r3, #12]
 8002e66:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a50      	ldr	r2, [pc, #320]	; (8002fb0 <HAL_UART_MspInit+0x160>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	f040 809a 	bne.w	8002fa8 <HAL_UART_MspInit+0x158>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002e74:	2300      	movs	r3, #0
 8002e76:	613b      	str	r3, [r7, #16]
 8002e78:	4b4e      	ldr	r3, [pc, #312]	; (8002fb4 <HAL_UART_MspInit+0x164>)
 8002e7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e7c:	4a4d      	ldr	r2, [pc, #308]	; (8002fb4 <HAL_UART_MspInit+0x164>)
 8002e7e:	f043 0310 	orr.w	r3, r3, #16
 8002e82:	6453      	str	r3, [r2, #68]	; 0x44
 8002e84:	4b4b      	ldr	r3, [pc, #300]	; (8002fb4 <HAL_UART_MspInit+0x164>)
 8002e86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e88:	f003 0310 	and.w	r3, r3, #16
 8002e8c:	613b      	str	r3, [r7, #16]
 8002e8e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e90:	2300      	movs	r3, #0
 8002e92:	60fb      	str	r3, [r7, #12]
 8002e94:	4b47      	ldr	r3, [pc, #284]	; (8002fb4 <HAL_UART_MspInit+0x164>)
 8002e96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e98:	4a46      	ldr	r2, [pc, #280]	; (8002fb4 <HAL_UART_MspInit+0x164>)
 8002e9a:	f043 0301 	orr.w	r3, r3, #1
 8002e9e:	6313      	str	r3, [r2, #48]	; 0x30
 8002ea0:	4b44      	ldr	r3, [pc, #272]	; (8002fb4 <HAL_UART_MspInit+0x164>)
 8002ea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea4:	f003 0301 	and.w	r3, r3, #1
 8002ea8:	60fb      	str	r3, [r7, #12]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002eac:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002eb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eb2:	2302      	movs	r3, #2
 8002eb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002ebe:	2307      	movs	r3, #7
 8002ec0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ec2:	f107 0314 	add.w	r3, r7, #20
 8002ec6:	4619      	mov	r1, r3
 8002ec8:	483b      	ldr	r0, [pc, #236]	; (8002fb8 <HAL_UART_MspInit+0x168>)
 8002eca:	f000 ffa1 	bl	8003e10 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002ece:	4b3b      	ldr	r3, [pc, #236]	; (8002fbc <HAL_UART_MspInit+0x16c>)
 8002ed0:	4a3b      	ldr	r2, [pc, #236]	; (8002fc0 <HAL_UART_MspInit+0x170>)
 8002ed2:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002ed4:	4b39      	ldr	r3, [pc, #228]	; (8002fbc <HAL_UART_MspInit+0x16c>)
 8002ed6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002eda:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002edc:	4b37      	ldr	r3, [pc, #220]	; (8002fbc <HAL_UART_MspInit+0x16c>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ee2:	4b36      	ldr	r3, [pc, #216]	; (8002fbc <HAL_UART_MspInit+0x16c>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002ee8:	4b34      	ldr	r3, [pc, #208]	; (8002fbc <HAL_UART_MspInit+0x16c>)
 8002eea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002eee:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ef0:	4b32      	ldr	r3, [pc, #200]	; (8002fbc <HAL_UART_MspInit+0x16c>)
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ef6:	4b31      	ldr	r3, [pc, #196]	; (8002fbc <HAL_UART_MspInit+0x16c>)
 8002ef8:	2200      	movs	r2, #0
 8002efa:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002efc:	4b2f      	ldr	r3, [pc, #188]	; (8002fbc <HAL_UART_MspInit+0x16c>)
 8002efe:	2200      	movs	r2, #0
 8002f00:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002f02:	4b2e      	ldr	r3, [pc, #184]	; (8002fbc <HAL_UART_MspInit+0x16c>)
 8002f04:	2200      	movs	r2, #0
 8002f06:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002f08:	4b2c      	ldr	r3, [pc, #176]	; (8002fbc <HAL_UART_MspInit+0x16c>)
 8002f0a:	2204      	movs	r2, #4
 8002f0c:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_usart1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002f0e:	4b2b      	ldr	r3, [pc, #172]	; (8002fbc <HAL_UART_MspInit+0x16c>)
 8002f10:	2203      	movs	r2, #3
 8002f12:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_usart1_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8002f14:	4b29      	ldr	r3, [pc, #164]	; (8002fbc <HAL_UART_MspInit+0x16c>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_usart1_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002f1a:	4b28      	ldr	r3, [pc, #160]	; (8002fbc <HAL_UART_MspInit+0x16c>)
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002f20:	4826      	ldr	r0, [pc, #152]	; (8002fbc <HAL_UART_MspInit+0x16c>)
 8002f22:	f000 fb2b 	bl	800357c <HAL_DMA_Init>
 8002f26:	4603      	mov	r3, r0
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d001      	beq.n	8002f30 <HAL_UART_MspInit+0xe0>
    {
      Error_Handler();
 8002f2c:	f7ff feb8 	bl	8002ca0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	4a22      	ldr	r2, [pc, #136]	; (8002fbc <HAL_UART_MspInit+0x16c>)
 8002f34:	639a      	str	r2, [r3, #56]	; 0x38
 8002f36:	4a21      	ldr	r2, [pc, #132]	; (8002fbc <HAL_UART_MspInit+0x16c>)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002f3c:	4b21      	ldr	r3, [pc, #132]	; (8002fc4 <HAL_UART_MspInit+0x174>)
 8002f3e:	4a22      	ldr	r2, [pc, #136]	; (8002fc8 <HAL_UART_MspInit+0x178>)
 8002f40:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8002f42:	4b20      	ldr	r3, [pc, #128]	; (8002fc4 <HAL_UART_MspInit+0x174>)
 8002f44:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002f48:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002f4a:	4b1e      	ldr	r3, [pc, #120]	; (8002fc4 <HAL_UART_MspInit+0x174>)
 8002f4c:	2240      	movs	r2, #64	; 0x40
 8002f4e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f50:	4b1c      	ldr	r3, [pc, #112]	; (8002fc4 <HAL_UART_MspInit+0x174>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002f56:	4b1b      	ldr	r3, [pc, #108]	; (8002fc4 <HAL_UART_MspInit+0x174>)
 8002f58:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f5c:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f5e:	4b19      	ldr	r3, [pc, #100]	; (8002fc4 <HAL_UART_MspInit+0x174>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f64:	4b17      	ldr	r3, [pc, #92]	; (8002fc4 <HAL_UART_MspInit+0x174>)
 8002f66:	2200      	movs	r2, #0
 8002f68:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002f6a:	4b16      	ldr	r3, [pc, #88]	; (8002fc4 <HAL_UART_MspInit+0x174>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002f70:	4b14      	ldr	r3, [pc, #80]	; (8002fc4 <HAL_UART_MspInit+0x174>)
 8002f72:	2200      	movs	r2, #0
 8002f74:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f76:	4b13      	ldr	r3, [pc, #76]	; (8002fc4 <HAL_UART_MspInit+0x174>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002f7c:	4811      	ldr	r0, [pc, #68]	; (8002fc4 <HAL_UART_MspInit+0x174>)
 8002f7e:	f000 fafd 	bl	800357c <HAL_DMA_Init>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d001      	beq.n	8002f8c <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8002f88:	f7ff fe8a 	bl	8002ca0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	4a0d      	ldr	r2, [pc, #52]	; (8002fc4 <HAL_UART_MspInit+0x174>)
 8002f90:	635a      	str	r2, [r3, #52]	; 0x34
 8002f92:	4a0c      	ldr	r2, [pc, #48]	; (8002fc4 <HAL_UART_MspInit+0x174>)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002f98:	2200      	movs	r2, #0
 8002f9a:	2100      	movs	r1, #0
 8002f9c:	2025      	movs	r0, #37	; 0x25
 8002f9e:	f000 fab6 	bl	800350e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002fa2:	2025      	movs	r0, #37	; 0x25
 8002fa4:	f000 facf 	bl	8003546 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002fa8:	bf00      	nop
 8002faa:	3728      	adds	r7, #40	; 0x28
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}
 8002fb0:	40011000 	.word	0x40011000
 8002fb4:	40023800 	.word	0x40023800
 8002fb8:	40020000 	.word	0x40020000
 8002fbc:	20000350 	.word	0x20000350
 8002fc0:	40026440 	.word	0x40026440
 8002fc4:	200003b0 	.word	0x200003b0
 8002fc8:	400264b8 	.word	0x400264b8

08002fcc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002fd0:	e7fe      	b.n	8002fd0 <NMI_Handler+0x4>

08002fd2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002fd2:	b480      	push	{r7}
 8002fd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fd6:	e7fe      	b.n	8002fd6 <HardFault_Handler+0x4>

08002fd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002fdc:	e7fe      	b.n	8002fdc <MemManage_Handler+0x4>

08002fde <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002fde:	b480      	push	{r7}
 8002fe0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002fe2:	e7fe      	b.n	8002fe2 <BusFault_Handler+0x4>

08002fe4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002fe8:	e7fe      	b.n	8002fe8 <UsageFault_Handler+0x4>

08002fea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002fea:	b480      	push	{r7}
 8002fec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002fee:	bf00      	nop
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff6:	4770      	bx	lr

08002ff8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ffc:	bf00      	nop
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr

08003006 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003006:	b480      	push	{r7}
 8003008:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800300a:	bf00      	nop
 800300c:	46bd      	mov	sp, r7
 800300e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003012:	4770      	bx	lr

08003014 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003018:	f000 f97e 	bl	8003318 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800301c:	bf00      	nop
 800301e:	bd80      	pop	{r7, pc}

08003020 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003024:	4802      	ldr	r0, [pc, #8]	; (8003030 <TIM3_IRQHandler+0x10>)
 8003026:	f002 f85b 	bl	80050e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800302a:	bf00      	nop
 800302c:	bd80      	pop	{r7, pc}
 800302e:	bf00      	nop
 8003030:	200002c4 	.word	0x200002c4

08003034 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003038:	4802      	ldr	r0, [pc, #8]	; (8003044 <USART1_IRQHandler+0x10>)
 800303a:	f002 ff69 	bl	8005f10 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800303e:	bf00      	nop
 8003040:	bd80      	pop	{r7, pc}
 8003042:	bf00      	nop
 8003044:	2000030c 	.word	0x2000030c

08003048 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800304c:	4802      	ldr	r0, [pc, #8]	; (8003058 <DMA2_Stream2_IRQHandler+0x10>)
 800304e:	f000 fc2d 	bl	80038ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003052:	bf00      	nop
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	20000350 	.word	0x20000350

0800305c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003060:	4802      	ldr	r0, [pc, #8]	; (800306c <DMA2_Stream7_IRQHandler+0x10>)
 8003062:	f000 fc23 	bl	80038ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8003066:	bf00      	nop
 8003068:	bd80      	pop	{r7, pc}
 800306a:	bf00      	nop
 800306c:	200003b0 	.word	0x200003b0

08003070 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003070:	b480      	push	{r7}
 8003072:	af00      	add	r7, sp, #0
  return 1;
 8003074:	2301      	movs	r3, #1
}
 8003076:	4618      	mov	r0, r3
 8003078:	46bd      	mov	sp, r7
 800307a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307e:	4770      	bx	lr

08003080 <_kill>:

int _kill(int pid, int sig)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b082      	sub	sp, #8
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
 8003088:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800308a:	f004 f855 	bl	8007138 <__errno>
 800308e:	4603      	mov	r3, r0
 8003090:	2216      	movs	r2, #22
 8003092:	601a      	str	r2, [r3, #0]
  return -1;
 8003094:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003098:	4618      	mov	r0, r3
 800309a:	3708      	adds	r7, #8
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}

080030a0 <_exit>:

void _exit (int status)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80030a8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f7ff ffe7 	bl	8003080 <_kill>
  while (1) {}    /* Make sure we hang here */
 80030b2:	e7fe      	b.n	80030b2 <_exit+0x12>

080030b4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b086      	sub	sp, #24
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	60f8      	str	r0, [r7, #12]
 80030bc:	60b9      	str	r1, [r7, #8]
 80030be:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030c0:	2300      	movs	r3, #0
 80030c2:	617b      	str	r3, [r7, #20]
 80030c4:	e00a      	b.n	80030dc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80030c6:	f3af 8000 	nop.w
 80030ca:	4601      	mov	r1, r0
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	1c5a      	adds	r2, r3, #1
 80030d0:	60ba      	str	r2, [r7, #8]
 80030d2:	b2ca      	uxtb	r2, r1
 80030d4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	3301      	adds	r3, #1
 80030da:	617b      	str	r3, [r7, #20]
 80030dc:	697a      	ldr	r2, [r7, #20]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	dbf0      	blt.n	80030c6 <_read+0x12>
  }

  return len;
 80030e4:	687b      	ldr	r3, [r7, #4]
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3718      	adds	r7, #24
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}

080030ee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80030ee:	b580      	push	{r7, lr}
 80030f0:	b086      	sub	sp, #24
 80030f2:	af00      	add	r7, sp, #0
 80030f4:	60f8      	str	r0, [r7, #12]
 80030f6:	60b9      	str	r1, [r7, #8]
 80030f8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030fa:	2300      	movs	r3, #0
 80030fc:	617b      	str	r3, [r7, #20]
 80030fe:	e009      	b.n	8003114 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	1c5a      	adds	r2, r3, #1
 8003104:	60ba      	str	r2, [r7, #8]
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	4618      	mov	r0, r3
 800310a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	3301      	adds	r3, #1
 8003112:	617b      	str	r3, [r7, #20]
 8003114:	697a      	ldr	r2, [r7, #20]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	429a      	cmp	r2, r3
 800311a:	dbf1      	blt.n	8003100 <_write+0x12>
  }
  return len;
 800311c:	687b      	ldr	r3, [r7, #4]
}
 800311e:	4618      	mov	r0, r3
 8003120:	3718      	adds	r7, #24
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}

08003126 <_close>:

int _close(int file)
{
 8003126:	b480      	push	{r7}
 8003128:	b083      	sub	sp, #12
 800312a:	af00      	add	r7, sp, #0
 800312c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800312e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003132:	4618      	mov	r0, r3
 8003134:	370c      	adds	r7, #12
 8003136:	46bd      	mov	sp, r7
 8003138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313c:	4770      	bx	lr

0800313e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800313e:	b480      	push	{r7}
 8003140:	b083      	sub	sp, #12
 8003142:	af00      	add	r7, sp, #0
 8003144:	6078      	str	r0, [r7, #4]
 8003146:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800314e:	605a      	str	r2, [r3, #4]
  return 0;
 8003150:	2300      	movs	r3, #0
}
 8003152:	4618      	mov	r0, r3
 8003154:	370c      	adds	r7, #12
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr

0800315e <_isatty>:

int _isatty(int file)
{
 800315e:	b480      	push	{r7}
 8003160:	b083      	sub	sp, #12
 8003162:	af00      	add	r7, sp, #0
 8003164:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003166:	2301      	movs	r3, #1
}
 8003168:	4618      	mov	r0, r3
 800316a:	370c      	adds	r7, #12
 800316c:	46bd      	mov	sp, r7
 800316e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003172:	4770      	bx	lr

08003174 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003174:	b480      	push	{r7}
 8003176:	b085      	sub	sp, #20
 8003178:	af00      	add	r7, sp, #0
 800317a:	60f8      	str	r0, [r7, #12]
 800317c:	60b9      	str	r1, [r7, #8]
 800317e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003180:	2300      	movs	r3, #0
}
 8003182:	4618      	mov	r0, r3
 8003184:	3714      	adds	r7, #20
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr
	...

08003190 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b086      	sub	sp, #24
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003198:	4a14      	ldr	r2, [pc, #80]	; (80031ec <_sbrk+0x5c>)
 800319a:	4b15      	ldr	r3, [pc, #84]	; (80031f0 <_sbrk+0x60>)
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031a4:	4b13      	ldr	r3, [pc, #76]	; (80031f4 <_sbrk+0x64>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d102      	bne.n	80031b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80031ac:	4b11      	ldr	r3, [pc, #68]	; (80031f4 <_sbrk+0x64>)
 80031ae:	4a12      	ldr	r2, [pc, #72]	; (80031f8 <_sbrk+0x68>)
 80031b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031b2:	4b10      	ldr	r3, [pc, #64]	; (80031f4 <_sbrk+0x64>)
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	4413      	add	r3, r2
 80031ba:	693a      	ldr	r2, [r7, #16]
 80031bc:	429a      	cmp	r2, r3
 80031be:	d207      	bcs.n	80031d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031c0:	f003 ffba 	bl	8007138 <__errno>
 80031c4:	4603      	mov	r3, r0
 80031c6:	220c      	movs	r2, #12
 80031c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80031ce:	e009      	b.n	80031e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80031d0:	4b08      	ldr	r3, [pc, #32]	; (80031f4 <_sbrk+0x64>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80031d6:	4b07      	ldr	r3, [pc, #28]	; (80031f4 <_sbrk+0x64>)
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4413      	add	r3, r2
 80031de:	4a05      	ldr	r2, [pc, #20]	; (80031f4 <_sbrk+0x64>)
 80031e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80031e2:	68fb      	ldr	r3, [r7, #12]
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	3718      	adds	r7, #24
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}
 80031ec:	20010000 	.word	0x20010000
 80031f0:	00000400 	.word	0x00000400
 80031f4:	20000410 	.word	0x20000410
 80031f8:	20000428 	.word	0x20000428

080031fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80031fc:	b480      	push	{r7}
 80031fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003200:	4b06      	ldr	r3, [pc, #24]	; (800321c <SystemInit+0x20>)
 8003202:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003206:	4a05      	ldr	r2, [pc, #20]	; (800321c <SystemInit+0x20>)
 8003208:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800320c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003210:	bf00      	nop
 8003212:	46bd      	mov	sp, r7
 8003214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003218:	4770      	bx	lr
 800321a:	bf00      	nop
 800321c:	e000ed00 	.word	0xe000ed00

08003220 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003220:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003258 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003224:	480d      	ldr	r0, [pc, #52]	; (800325c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003226:	490e      	ldr	r1, [pc, #56]	; (8003260 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003228:	4a0e      	ldr	r2, [pc, #56]	; (8003264 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800322a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800322c:	e002      	b.n	8003234 <LoopCopyDataInit>

0800322e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800322e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003230:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003232:	3304      	adds	r3, #4

08003234 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003234:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003236:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003238:	d3f9      	bcc.n	800322e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800323a:	4a0b      	ldr	r2, [pc, #44]	; (8003268 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800323c:	4c0b      	ldr	r4, [pc, #44]	; (800326c <LoopFillZerobss+0x26>)
  movs r3, #0
 800323e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003240:	e001      	b.n	8003246 <LoopFillZerobss>

08003242 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003242:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003244:	3204      	adds	r2, #4

08003246 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003246:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003248:	d3fb      	bcc.n	8003242 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800324a:	f7ff ffd7 	bl	80031fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800324e:	f003 ff79 	bl	8007144 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003252:	f7ff fb3d 	bl	80028d0 <main>
  bx  lr    
 8003256:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003258:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800325c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003260:	20000168 	.word	0x20000168
  ldr r2, =_sidata
 8003264:	0800970c 	.word	0x0800970c
  ldr r2, =_sbss
 8003268:	20000168 	.word	0x20000168
  ldr r4, =_ebss
 800326c:	20000428 	.word	0x20000428

08003270 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003270:	e7fe      	b.n	8003270 <ADC_IRQHandler>
	...

08003274 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003278:	4b0e      	ldr	r3, [pc, #56]	; (80032b4 <HAL_Init+0x40>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a0d      	ldr	r2, [pc, #52]	; (80032b4 <HAL_Init+0x40>)
 800327e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003282:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003284:	4b0b      	ldr	r3, [pc, #44]	; (80032b4 <HAL_Init+0x40>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a0a      	ldr	r2, [pc, #40]	; (80032b4 <HAL_Init+0x40>)
 800328a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800328e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003290:	4b08      	ldr	r3, [pc, #32]	; (80032b4 <HAL_Init+0x40>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a07      	ldr	r2, [pc, #28]	; (80032b4 <HAL_Init+0x40>)
 8003296:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800329a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800329c:	2003      	movs	r0, #3
 800329e:	f000 f92b 	bl	80034f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80032a2:	200f      	movs	r0, #15
 80032a4:	f000 f808 	bl	80032b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80032a8:	f7ff fd00 	bl	8002cac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80032ac:	2300      	movs	r3, #0
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	bd80      	pop	{r7, pc}
 80032b2:	bf00      	nop
 80032b4:	40023c00 	.word	0x40023c00

080032b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b082      	sub	sp, #8
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032c0:	4b12      	ldr	r3, [pc, #72]	; (800330c <HAL_InitTick+0x54>)
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	4b12      	ldr	r3, [pc, #72]	; (8003310 <HAL_InitTick+0x58>)
 80032c6:	781b      	ldrb	r3, [r3, #0]
 80032c8:	4619      	mov	r1, r3
 80032ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80032ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80032d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80032d6:	4618      	mov	r0, r3
 80032d8:	f000 f943 	bl	8003562 <HAL_SYSTICK_Config>
 80032dc:	4603      	mov	r3, r0
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d001      	beq.n	80032e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e00e      	b.n	8003304 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2b0f      	cmp	r3, #15
 80032ea:	d80a      	bhi.n	8003302 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032ec:	2200      	movs	r2, #0
 80032ee:	6879      	ldr	r1, [r7, #4]
 80032f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80032f4:	f000 f90b 	bl	800350e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80032f8:	4a06      	ldr	r2, [pc, #24]	; (8003314 <HAL_InitTick+0x5c>)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80032fe:	2300      	movs	r3, #0
 8003300:	e000      	b.n	8003304 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
}
 8003304:	4618      	mov	r0, r3
 8003306:	3708      	adds	r7, #8
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}
 800330c:	200000f8 	.word	0x200000f8
 8003310:	20000100 	.word	0x20000100
 8003314:	200000fc 	.word	0x200000fc

08003318 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003318:	b480      	push	{r7}
 800331a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800331c:	4b06      	ldr	r3, [pc, #24]	; (8003338 <HAL_IncTick+0x20>)
 800331e:	781b      	ldrb	r3, [r3, #0]
 8003320:	461a      	mov	r2, r3
 8003322:	4b06      	ldr	r3, [pc, #24]	; (800333c <HAL_IncTick+0x24>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4413      	add	r3, r2
 8003328:	4a04      	ldr	r2, [pc, #16]	; (800333c <HAL_IncTick+0x24>)
 800332a:	6013      	str	r3, [r2, #0]
}
 800332c:	bf00      	nop
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr
 8003336:	bf00      	nop
 8003338:	20000100 	.word	0x20000100
 800333c:	20000414 	.word	0x20000414

08003340 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003340:	b480      	push	{r7}
 8003342:	af00      	add	r7, sp, #0
  return uwTick;
 8003344:	4b03      	ldr	r3, [pc, #12]	; (8003354 <HAL_GetTick+0x14>)
 8003346:	681b      	ldr	r3, [r3, #0]
}
 8003348:	4618      	mov	r0, r3
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr
 8003352:	bf00      	nop
 8003354:	20000414 	.word	0x20000414

08003358 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003358:	b480      	push	{r7}
 800335a:	b085      	sub	sp, #20
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	f003 0307 	and.w	r3, r3, #7
 8003366:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003368:	4b0c      	ldr	r3, [pc, #48]	; (800339c <__NVIC_SetPriorityGrouping+0x44>)
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800336e:	68ba      	ldr	r2, [r7, #8]
 8003370:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003374:	4013      	ands	r3, r2
 8003376:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003380:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003384:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003388:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800338a:	4a04      	ldr	r2, [pc, #16]	; (800339c <__NVIC_SetPriorityGrouping+0x44>)
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	60d3      	str	r3, [r2, #12]
}
 8003390:	bf00      	nop
 8003392:	3714      	adds	r7, #20
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr
 800339c:	e000ed00 	.word	0xe000ed00

080033a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033a0:	b480      	push	{r7}
 80033a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033a4:	4b04      	ldr	r3, [pc, #16]	; (80033b8 <__NVIC_GetPriorityGrouping+0x18>)
 80033a6:	68db      	ldr	r3, [r3, #12]
 80033a8:	0a1b      	lsrs	r3, r3, #8
 80033aa:	f003 0307 	and.w	r3, r3, #7
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr
 80033b8:	e000ed00 	.word	0xe000ed00

080033bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033bc:	b480      	push	{r7}
 80033be:	b083      	sub	sp, #12
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	4603      	mov	r3, r0
 80033c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	db0b      	blt.n	80033e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033ce:	79fb      	ldrb	r3, [r7, #7]
 80033d0:	f003 021f 	and.w	r2, r3, #31
 80033d4:	4907      	ldr	r1, [pc, #28]	; (80033f4 <__NVIC_EnableIRQ+0x38>)
 80033d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033da:	095b      	lsrs	r3, r3, #5
 80033dc:	2001      	movs	r0, #1
 80033de:	fa00 f202 	lsl.w	r2, r0, r2
 80033e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80033e6:	bf00      	nop
 80033e8:	370c      	adds	r7, #12
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr
 80033f2:	bf00      	nop
 80033f4:	e000e100 	.word	0xe000e100

080033f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b083      	sub	sp, #12
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	4603      	mov	r3, r0
 8003400:	6039      	str	r1, [r7, #0]
 8003402:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003404:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003408:	2b00      	cmp	r3, #0
 800340a:	db0a      	blt.n	8003422 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	b2da      	uxtb	r2, r3
 8003410:	490c      	ldr	r1, [pc, #48]	; (8003444 <__NVIC_SetPriority+0x4c>)
 8003412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003416:	0112      	lsls	r2, r2, #4
 8003418:	b2d2      	uxtb	r2, r2
 800341a:	440b      	add	r3, r1
 800341c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003420:	e00a      	b.n	8003438 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	b2da      	uxtb	r2, r3
 8003426:	4908      	ldr	r1, [pc, #32]	; (8003448 <__NVIC_SetPriority+0x50>)
 8003428:	79fb      	ldrb	r3, [r7, #7]
 800342a:	f003 030f 	and.w	r3, r3, #15
 800342e:	3b04      	subs	r3, #4
 8003430:	0112      	lsls	r2, r2, #4
 8003432:	b2d2      	uxtb	r2, r2
 8003434:	440b      	add	r3, r1
 8003436:	761a      	strb	r2, [r3, #24]
}
 8003438:	bf00      	nop
 800343a:	370c      	adds	r7, #12
 800343c:	46bd      	mov	sp, r7
 800343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003442:	4770      	bx	lr
 8003444:	e000e100 	.word	0xe000e100
 8003448:	e000ed00 	.word	0xe000ed00

0800344c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800344c:	b480      	push	{r7}
 800344e:	b089      	sub	sp, #36	; 0x24
 8003450:	af00      	add	r7, sp, #0
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	60b9      	str	r1, [r7, #8]
 8003456:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	f003 0307 	and.w	r3, r3, #7
 800345e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003460:	69fb      	ldr	r3, [r7, #28]
 8003462:	f1c3 0307 	rsb	r3, r3, #7
 8003466:	2b04      	cmp	r3, #4
 8003468:	bf28      	it	cs
 800346a:	2304      	movcs	r3, #4
 800346c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800346e:	69fb      	ldr	r3, [r7, #28]
 8003470:	3304      	adds	r3, #4
 8003472:	2b06      	cmp	r3, #6
 8003474:	d902      	bls.n	800347c <NVIC_EncodePriority+0x30>
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	3b03      	subs	r3, #3
 800347a:	e000      	b.n	800347e <NVIC_EncodePriority+0x32>
 800347c:	2300      	movs	r3, #0
 800347e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003480:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003484:	69bb      	ldr	r3, [r7, #24]
 8003486:	fa02 f303 	lsl.w	r3, r2, r3
 800348a:	43da      	mvns	r2, r3
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	401a      	ands	r2, r3
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003494:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	fa01 f303 	lsl.w	r3, r1, r3
 800349e:	43d9      	mvns	r1, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034a4:	4313      	orrs	r3, r2
         );
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3724      	adds	r7, #36	; 0x24
 80034aa:	46bd      	mov	sp, r7
 80034ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b0:	4770      	bx	lr
	...

080034b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b082      	sub	sp, #8
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	3b01      	subs	r3, #1
 80034c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034c4:	d301      	bcc.n	80034ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034c6:	2301      	movs	r3, #1
 80034c8:	e00f      	b.n	80034ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034ca:	4a0a      	ldr	r2, [pc, #40]	; (80034f4 <SysTick_Config+0x40>)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	3b01      	subs	r3, #1
 80034d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034d2:	210f      	movs	r1, #15
 80034d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80034d8:	f7ff ff8e 	bl	80033f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034dc:	4b05      	ldr	r3, [pc, #20]	; (80034f4 <SysTick_Config+0x40>)
 80034de:	2200      	movs	r2, #0
 80034e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034e2:	4b04      	ldr	r3, [pc, #16]	; (80034f4 <SysTick_Config+0x40>)
 80034e4:	2207      	movs	r2, #7
 80034e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034e8:	2300      	movs	r3, #0
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3708      	adds	r7, #8
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	bf00      	nop
 80034f4:	e000e010 	.word	0xe000e010

080034f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b082      	sub	sp, #8
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	f7ff ff29 	bl	8003358 <__NVIC_SetPriorityGrouping>
}
 8003506:	bf00      	nop
 8003508:	3708      	adds	r7, #8
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}

0800350e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800350e:	b580      	push	{r7, lr}
 8003510:	b086      	sub	sp, #24
 8003512:	af00      	add	r7, sp, #0
 8003514:	4603      	mov	r3, r0
 8003516:	60b9      	str	r1, [r7, #8]
 8003518:	607a      	str	r2, [r7, #4]
 800351a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800351c:	2300      	movs	r3, #0
 800351e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003520:	f7ff ff3e 	bl	80033a0 <__NVIC_GetPriorityGrouping>
 8003524:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003526:	687a      	ldr	r2, [r7, #4]
 8003528:	68b9      	ldr	r1, [r7, #8]
 800352a:	6978      	ldr	r0, [r7, #20]
 800352c:	f7ff ff8e 	bl	800344c <NVIC_EncodePriority>
 8003530:	4602      	mov	r2, r0
 8003532:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003536:	4611      	mov	r1, r2
 8003538:	4618      	mov	r0, r3
 800353a:	f7ff ff5d 	bl	80033f8 <__NVIC_SetPriority>
}
 800353e:	bf00      	nop
 8003540:	3718      	adds	r7, #24
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}

08003546 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003546:	b580      	push	{r7, lr}
 8003548:	b082      	sub	sp, #8
 800354a:	af00      	add	r7, sp, #0
 800354c:	4603      	mov	r3, r0
 800354e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003550:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003554:	4618      	mov	r0, r3
 8003556:	f7ff ff31 	bl	80033bc <__NVIC_EnableIRQ>
}
 800355a:	bf00      	nop
 800355c:	3708      	adds	r7, #8
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}

08003562 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003562:	b580      	push	{r7, lr}
 8003564:	b082      	sub	sp, #8
 8003566:	af00      	add	r7, sp, #0
 8003568:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	f7ff ffa2 	bl	80034b4 <SysTick_Config>
 8003570:	4603      	mov	r3, r0
}
 8003572:	4618      	mov	r0, r3
 8003574:	3708      	adds	r7, #8
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}
	...

0800357c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b086      	sub	sp, #24
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003584:	2300      	movs	r3, #0
 8003586:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003588:	f7ff feda 	bl	8003340 <HAL_GetTick>
 800358c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d101      	bne.n	8003598 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	e099      	b.n	80036cc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2202      	movs	r2, #2
 800359c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2200      	movs	r2, #0
 80035a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f022 0201 	bic.w	r2, r2, #1
 80035b6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035b8:	e00f      	b.n	80035da <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80035ba:	f7ff fec1 	bl	8003340 <HAL_GetTick>
 80035be:	4602      	mov	r2, r0
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	2b05      	cmp	r3, #5
 80035c6:	d908      	bls.n	80035da <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2220      	movs	r2, #32
 80035cc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2203      	movs	r2, #3
 80035d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80035d6:	2303      	movs	r3, #3
 80035d8:	e078      	b.n	80036cc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0301 	and.w	r3, r3, #1
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d1e8      	bne.n	80035ba <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80035f0:	697a      	ldr	r2, [r7, #20]
 80035f2:	4b38      	ldr	r3, [pc, #224]	; (80036d4 <HAL_DMA_Init+0x158>)
 80035f4:	4013      	ands	r3, r2
 80035f6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	685a      	ldr	r2, [r3, #4]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003606:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	691b      	ldr	r3, [r3, #16]
 800360c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003612:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	699b      	ldr	r3, [r3, #24]
 8003618:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800361e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6a1b      	ldr	r3, [r3, #32]
 8003624:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003626:	697a      	ldr	r2, [r7, #20]
 8003628:	4313      	orrs	r3, r2
 800362a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003630:	2b04      	cmp	r3, #4
 8003632:	d107      	bne.n	8003644 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363c:	4313      	orrs	r3, r2
 800363e:	697a      	ldr	r2, [r7, #20]
 8003640:	4313      	orrs	r3, r2
 8003642:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	697a      	ldr	r2, [r7, #20]
 800364a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	695b      	ldr	r3, [r3, #20]
 8003652:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	f023 0307 	bic.w	r3, r3, #7
 800365a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003660:	697a      	ldr	r2, [r7, #20]
 8003662:	4313      	orrs	r3, r2
 8003664:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800366a:	2b04      	cmp	r3, #4
 800366c:	d117      	bne.n	800369e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003672:	697a      	ldr	r2, [r7, #20]
 8003674:	4313      	orrs	r3, r2
 8003676:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800367c:	2b00      	cmp	r3, #0
 800367e:	d00e      	beq.n	800369e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003680:	6878      	ldr	r0, [r7, #4]
 8003682:	f000 fb01 	bl	8003c88 <DMA_CheckFifoParam>
 8003686:	4603      	mov	r3, r0
 8003688:	2b00      	cmp	r3, #0
 800368a:	d008      	beq.n	800369e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2240      	movs	r2, #64	; 0x40
 8003690:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2201      	movs	r2, #1
 8003696:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800369a:	2301      	movs	r3, #1
 800369c:	e016      	b.n	80036cc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	697a      	ldr	r2, [r7, #20]
 80036a4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f000 fab8 	bl	8003c1c <DMA_CalcBaseAndBitshift>
 80036ac:	4603      	mov	r3, r0
 80036ae:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036b4:	223f      	movs	r2, #63	; 0x3f
 80036b6:	409a      	lsls	r2, r3
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2200      	movs	r2, #0
 80036c0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2201      	movs	r2, #1
 80036c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80036ca:	2300      	movs	r3, #0
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	3718      	adds	r7, #24
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}
 80036d4:	f010803f 	.word	0xf010803f

080036d8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b086      	sub	sp, #24
 80036dc:	af00      	add	r7, sp, #0
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	60b9      	str	r1, [r7, #8]
 80036e2:	607a      	str	r2, [r7, #4]
 80036e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80036e6:	2300      	movs	r3, #0
 80036e8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036ee:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80036f6:	2b01      	cmp	r3, #1
 80036f8:	d101      	bne.n	80036fe <HAL_DMA_Start_IT+0x26>
 80036fa:	2302      	movs	r3, #2
 80036fc:	e040      	b.n	8003780 <HAL_DMA_Start_IT+0xa8>
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2201      	movs	r2, #1
 8003702:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800370c:	b2db      	uxtb	r3, r3
 800370e:	2b01      	cmp	r3, #1
 8003710:	d12f      	bne.n	8003772 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2202      	movs	r2, #2
 8003716:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	2200      	movs	r2, #0
 800371e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	68b9      	ldr	r1, [r7, #8]
 8003726:	68f8      	ldr	r0, [r7, #12]
 8003728:	f000 fa4a 	bl	8003bc0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003730:	223f      	movs	r2, #63	; 0x3f
 8003732:	409a      	lsls	r2, r3
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f042 0216 	orr.w	r2, r2, #22
 8003746:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800374c:	2b00      	cmp	r3, #0
 800374e:	d007      	beq.n	8003760 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f042 0208 	orr.w	r2, r2, #8
 800375e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f042 0201 	orr.w	r2, r2, #1
 800376e:	601a      	str	r2, [r3, #0]
 8003770:	e005      	b.n	800377e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2200      	movs	r2, #0
 8003776:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800377a:	2302      	movs	r3, #2
 800377c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800377e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003780:	4618      	mov	r0, r3
 8003782:	3718      	adds	r7, #24
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}

08003788 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b084      	sub	sp, #16
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003794:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003796:	f7ff fdd3 	bl	8003340 <HAL_GetTick>
 800379a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	2b02      	cmp	r3, #2
 80037a6:	d008      	beq.n	80037ba <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2280      	movs	r2, #128	; 0x80
 80037ac:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2200      	movs	r2, #0
 80037b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	e052      	b.n	8003860 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f022 0216 	bic.w	r2, r2, #22
 80037c8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	695a      	ldr	r2, [r3, #20]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80037d8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d103      	bne.n	80037ea <HAL_DMA_Abort+0x62>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d007      	beq.n	80037fa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f022 0208 	bic.w	r2, r2, #8
 80037f8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	681a      	ldr	r2, [r3, #0]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f022 0201 	bic.w	r2, r2, #1
 8003808:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800380a:	e013      	b.n	8003834 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800380c:	f7ff fd98 	bl	8003340 <HAL_GetTick>
 8003810:	4602      	mov	r2, r0
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	2b05      	cmp	r3, #5
 8003818:	d90c      	bls.n	8003834 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2220      	movs	r2, #32
 800381e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2203      	movs	r2, #3
 8003824:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2200      	movs	r2, #0
 800382c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003830:	2303      	movs	r3, #3
 8003832:	e015      	b.n	8003860 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 0301 	and.w	r3, r3, #1
 800383e:	2b00      	cmp	r3, #0
 8003840:	d1e4      	bne.n	800380c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003846:	223f      	movs	r2, #63	; 0x3f
 8003848:	409a      	lsls	r2, r3
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2201      	movs	r2, #1
 8003852:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2200      	movs	r2, #0
 800385a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800385e:	2300      	movs	r3, #0
}
 8003860:	4618      	mov	r0, r3
 8003862:	3710      	adds	r7, #16
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}

08003868 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003868:	b480      	push	{r7}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003876:	b2db      	uxtb	r3, r3
 8003878:	2b02      	cmp	r3, #2
 800387a:	d004      	beq.n	8003886 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2280      	movs	r2, #128	; 0x80
 8003880:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e00c      	b.n	80038a0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2205      	movs	r2, #5
 800388a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f022 0201 	bic.w	r2, r2, #1
 800389c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800389e:	2300      	movs	r3, #0
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	370c      	adds	r7, #12
 80038a4:	46bd      	mov	sp, r7
 80038a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038aa:	4770      	bx	lr

080038ac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b086      	sub	sp, #24
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80038b4:	2300      	movs	r3, #0
 80038b6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80038b8:	4b8e      	ldr	r3, [pc, #568]	; (8003af4 <HAL_DMA_IRQHandler+0x248>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a8e      	ldr	r2, [pc, #568]	; (8003af8 <HAL_DMA_IRQHandler+0x24c>)
 80038be:	fba2 2303 	umull	r2, r3, r2, r3
 80038c2:	0a9b      	lsrs	r3, r3, #10
 80038c4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038ca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038d6:	2208      	movs	r2, #8
 80038d8:	409a      	lsls	r2, r3
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	4013      	ands	r3, r2
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d01a      	beq.n	8003918 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0304 	and.w	r3, r3, #4
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d013      	beq.n	8003918 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f022 0204 	bic.w	r2, r2, #4
 80038fe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003904:	2208      	movs	r2, #8
 8003906:	409a      	lsls	r2, r3
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003910:	f043 0201 	orr.w	r2, r3, #1
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800391c:	2201      	movs	r2, #1
 800391e:	409a      	lsls	r2, r3
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	4013      	ands	r3, r2
 8003924:	2b00      	cmp	r3, #0
 8003926:	d012      	beq.n	800394e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	695b      	ldr	r3, [r3, #20]
 800392e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003932:	2b00      	cmp	r3, #0
 8003934:	d00b      	beq.n	800394e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800393a:	2201      	movs	r2, #1
 800393c:	409a      	lsls	r2, r3
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003946:	f043 0202 	orr.w	r2, r3, #2
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003952:	2204      	movs	r2, #4
 8003954:	409a      	lsls	r2, r3
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	4013      	ands	r3, r2
 800395a:	2b00      	cmp	r3, #0
 800395c:	d012      	beq.n	8003984 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 0302 	and.w	r3, r3, #2
 8003968:	2b00      	cmp	r3, #0
 800396a:	d00b      	beq.n	8003984 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003970:	2204      	movs	r2, #4
 8003972:	409a      	lsls	r2, r3
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800397c:	f043 0204 	orr.w	r2, r3, #4
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003988:	2210      	movs	r2, #16
 800398a:	409a      	lsls	r2, r3
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	4013      	ands	r3, r2
 8003990:	2b00      	cmp	r3, #0
 8003992:	d043      	beq.n	8003a1c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 0308 	and.w	r3, r3, #8
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d03c      	beq.n	8003a1c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039a6:	2210      	movs	r2, #16
 80039a8:	409a      	lsls	r2, r3
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d018      	beq.n	80039ee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d108      	bne.n	80039dc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d024      	beq.n	8003a1c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	4798      	blx	r3
 80039da:	e01f      	b.n	8003a1c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d01b      	beq.n	8003a1c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	4798      	blx	r3
 80039ec:	e016      	b.n	8003a1c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d107      	bne.n	8003a0c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f022 0208 	bic.w	r2, r2, #8
 8003a0a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d003      	beq.n	8003a1c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a20:	2220      	movs	r2, #32
 8003a22:	409a      	lsls	r2, r3
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	4013      	ands	r3, r2
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	f000 808f 	beq.w	8003b4c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 0310 	and.w	r3, r3, #16
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	f000 8087 	beq.w	8003b4c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a42:	2220      	movs	r2, #32
 8003a44:	409a      	lsls	r2, r3
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	2b05      	cmp	r3, #5
 8003a54:	d136      	bne.n	8003ac4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	681a      	ldr	r2, [r3, #0]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f022 0216 	bic.w	r2, r2, #22
 8003a64:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	695a      	ldr	r2, [r3, #20]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a74:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d103      	bne.n	8003a86 <HAL_DMA_IRQHandler+0x1da>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d007      	beq.n	8003a96 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f022 0208 	bic.w	r2, r2, #8
 8003a94:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a9a:	223f      	movs	r2, #63	; 0x3f
 8003a9c:	409a      	lsls	r2, r3
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2200      	movs	r2, #0
 8003aae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d07e      	beq.n	8003bb8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	4798      	blx	r3
        }
        return;
 8003ac2:	e079      	b.n	8003bb8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d01d      	beq.n	8003b0e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d10d      	bne.n	8003afc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d031      	beq.n	8003b4c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	4798      	blx	r3
 8003af0:	e02c      	b.n	8003b4c <HAL_DMA_IRQHandler+0x2a0>
 8003af2:	bf00      	nop
 8003af4:	200000f8 	.word	0x200000f8
 8003af8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d023      	beq.n	8003b4c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	4798      	blx	r3
 8003b0c:	e01e      	b.n	8003b4c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d10f      	bne.n	8003b3c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f022 0210 	bic.w	r2, r2, #16
 8003b2a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2200      	movs	r2, #0
 8003b38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d003      	beq.n	8003b4c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d032      	beq.n	8003bba <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b58:	f003 0301 	and.w	r3, r3, #1
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d022      	beq.n	8003ba6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2205      	movs	r2, #5
 8003b64:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f022 0201 	bic.w	r2, r2, #1
 8003b76:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	3301      	adds	r3, #1
 8003b7c:	60bb      	str	r3, [r7, #8]
 8003b7e:	697a      	ldr	r2, [r7, #20]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d307      	bcc.n	8003b94 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f003 0301 	and.w	r3, r3, #1
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d1f2      	bne.n	8003b78 <HAL_DMA_IRQHandler+0x2cc>
 8003b92:	e000      	b.n	8003b96 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003b94:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2201      	movs	r2, #1
 8003b9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d005      	beq.n	8003bba <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bb2:	6878      	ldr	r0, [r7, #4]
 8003bb4:	4798      	blx	r3
 8003bb6:	e000      	b.n	8003bba <HAL_DMA_IRQHandler+0x30e>
        return;
 8003bb8:	bf00      	nop
    }
  }
}
 8003bba:	3718      	adds	r7, #24
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}

08003bc0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b085      	sub	sp, #20
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	60f8      	str	r0, [r7, #12]
 8003bc8:	60b9      	str	r1, [r7, #8]
 8003bca:	607a      	str	r2, [r7, #4]
 8003bcc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	681a      	ldr	r2, [r3, #0]
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003bdc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	683a      	ldr	r2, [r7, #0]
 8003be4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	2b40      	cmp	r3, #64	; 0x40
 8003bec:	d108      	bne.n	8003c00 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	68ba      	ldr	r2, [r7, #8]
 8003bfc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003bfe:	e007      	b.n	8003c10 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	68ba      	ldr	r2, [r7, #8]
 8003c06:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	687a      	ldr	r2, [r7, #4]
 8003c0e:	60da      	str	r2, [r3, #12]
}
 8003c10:	bf00      	nop
 8003c12:	3714      	adds	r7, #20
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr

08003c1c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b085      	sub	sp, #20
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	3b10      	subs	r3, #16
 8003c2c:	4a14      	ldr	r2, [pc, #80]	; (8003c80 <DMA_CalcBaseAndBitshift+0x64>)
 8003c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c32:	091b      	lsrs	r3, r3, #4
 8003c34:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003c36:	4a13      	ldr	r2, [pc, #76]	; (8003c84 <DMA_CalcBaseAndBitshift+0x68>)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	4413      	add	r3, r2
 8003c3c:	781b      	ldrb	r3, [r3, #0]
 8003c3e:	461a      	mov	r2, r3
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2b03      	cmp	r3, #3
 8003c48:	d909      	bls.n	8003c5e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003c52:	f023 0303 	bic.w	r3, r3, #3
 8003c56:	1d1a      	adds	r2, r3, #4
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	659a      	str	r2, [r3, #88]	; 0x58
 8003c5c:	e007      	b.n	8003c6e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003c66:	f023 0303 	bic.w	r3, r3, #3
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	3714      	adds	r7, #20
 8003c76:	46bd      	mov	sp, r7
 8003c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7c:	4770      	bx	lr
 8003c7e:	bf00      	nop
 8003c80:	aaaaaaab 	.word	0xaaaaaaab
 8003c84:	08009490 	.word	0x08009490

08003c88 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b085      	sub	sp, #20
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c90:	2300      	movs	r3, #0
 8003c92:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c98:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	699b      	ldr	r3, [r3, #24]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d11f      	bne.n	8003ce2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	2b03      	cmp	r3, #3
 8003ca6:	d856      	bhi.n	8003d56 <DMA_CheckFifoParam+0xce>
 8003ca8:	a201      	add	r2, pc, #4	; (adr r2, 8003cb0 <DMA_CheckFifoParam+0x28>)
 8003caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cae:	bf00      	nop
 8003cb0:	08003cc1 	.word	0x08003cc1
 8003cb4:	08003cd3 	.word	0x08003cd3
 8003cb8:	08003cc1 	.word	0x08003cc1
 8003cbc:	08003d57 	.word	0x08003d57
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cc4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d046      	beq.n	8003d5a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cd0:	e043      	b.n	8003d5a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cd6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003cda:	d140      	bne.n	8003d5e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ce0:	e03d      	b.n	8003d5e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	699b      	ldr	r3, [r3, #24]
 8003ce6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003cea:	d121      	bne.n	8003d30 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	2b03      	cmp	r3, #3
 8003cf0:	d837      	bhi.n	8003d62 <DMA_CheckFifoParam+0xda>
 8003cf2:	a201      	add	r2, pc, #4	; (adr r2, 8003cf8 <DMA_CheckFifoParam+0x70>)
 8003cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cf8:	08003d09 	.word	0x08003d09
 8003cfc:	08003d0f 	.word	0x08003d0f
 8003d00:	08003d09 	.word	0x08003d09
 8003d04:	08003d21 	.word	0x08003d21
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	73fb      	strb	r3, [r7, #15]
      break;
 8003d0c:	e030      	b.n	8003d70 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d12:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d025      	beq.n	8003d66 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d1e:	e022      	b.n	8003d66 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d24:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003d28:	d11f      	bne.n	8003d6a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003d2e:	e01c      	b.n	8003d6a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	2b02      	cmp	r3, #2
 8003d34:	d903      	bls.n	8003d3e <DMA_CheckFifoParam+0xb6>
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	2b03      	cmp	r3, #3
 8003d3a:	d003      	beq.n	8003d44 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003d3c:	e018      	b.n	8003d70 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	73fb      	strb	r3, [r7, #15]
      break;
 8003d42:	e015      	b.n	8003d70 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d48:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d00e      	beq.n	8003d6e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	73fb      	strb	r3, [r7, #15]
      break;
 8003d54:	e00b      	b.n	8003d6e <DMA_CheckFifoParam+0xe6>
      break;
 8003d56:	bf00      	nop
 8003d58:	e00a      	b.n	8003d70 <DMA_CheckFifoParam+0xe8>
      break;
 8003d5a:	bf00      	nop
 8003d5c:	e008      	b.n	8003d70 <DMA_CheckFifoParam+0xe8>
      break;
 8003d5e:	bf00      	nop
 8003d60:	e006      	b.n	8003d70 <DMA_CheckFifoParam+0xe8>
      break;
 8003d62:	bf00      	nop
 8003d64:	e004      	b.n	8003d70 <DMA_CheckFifoParam+0xe8>
      break;
 8003d66:	bf00      	nop
 8003d68:	e002      	b.n	8003d70 <DMA_CheckFifoParam+0xe8>
      break;   
 8003d6a:	bf00      	nop
 8003d6c:	e000      	b.n	8003d70 <DMA_CheckFifoParam+0xe8>
      break;
 8003d6e:	bf00      	nop
    }
  } 
  
  return status; 
 8003d70:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d72:	4618      	mov	r0, r3
 8003d74:	3714      	adds	r7, #20
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr
 8003d7e:	bf00      	nop

08003d80 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b085      	sub	sp, #20
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	460b      	mov	r3, r1
 8003d8a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8003d90:	78fb      	ldrb	r3, [r7, #3]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d102      	bne.n	8003d9c <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8003d96:	2300      	movs	r3, #0
 8003d98:	60fb      	str	r3, [r7, #12]
 8003d9a:	e010      	b.n	8003dbe <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8003d9c:	78fb      	ldrb	r3, [r7, #3]
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	d103      	bne.n	8003daa <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8003da2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003da6:	60fb      	str	r3, [r7, #12]
 8003da8:	e009      	b.n	8003dbe <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8003daa:	78fb      	ldrb	r3, [r7, #3]
 8003dac:	2b02      	cmp	r3, #2
 8003dae:	d103      	bne.n	8003db8 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8003db0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003db4:	60fb      	str	r3, [r7, #12]
 8003db6:	e002      	b.n	8003dbe <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8003db8:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003dbc:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003dbe:	4b13      	ldr	r3, [pc, #76]	; (8003e0c <FLASH_Erase_Sector+0x8c>)
 8003dc0:	691b      	ldr	r3, [r3, #16]
 8003dc2:	4a12      	ldr	r2, [pc, #72]	; (8003e0c <FLASH_Erase_Sector+0x8c>)
 8003dc4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003dc8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8003dca:	4b10      	ldr	r3, [pc, #64]	; (8003e0c <FLASH_Erase_Sector+0x8c>)
 8003dcc:	691a      	ldr	r2, [r3, #16]
 8003dce:	490f      	ldr	r1, [pc, #60]	; (8003e0c <FLASH_Erase_Sector+0x8c>)
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8003dd6:	4b0d      	ldr	r3, [pc, #52]	; (8003e0c <FLASH_Erase_Sector+0x8c>)
 8003dd8:	691b      	ldr	r3, [r3, #16]
 8003dda:	4a0c      	ldr	r2, [pc, #48]	; (8003e0c <FLASH_Erase_Sector+0x8c>)
 8003ddc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003de0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8003de2:	4b0a      	ldr	r3, [pc, #40]	; (8003e0c <FLASH_Erase_Sector+0x8c>)
 8003de4:	691a      	ldr	r2, [r3, #16]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	00db      	lsls	r3, r3, #3
 8003dea:	4313      	orrs	r3, r2
 8003dec:	4a07      	ldr	r2, [pc, #28]	; (8003e0c <FLASH_Erase_Sector+0x8c>)
 8003dee:	f043 0302 	orr.w	r3, r3, #2
 8003df2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8003df4:	4b05      	ldr	r3, [pc, #20]	; (8003e0c <FLASH_Erase_Sector+0x8c>)
 8003df6:	691b      	ldr	r3, [r3, #16]
 8003df8:	4a04      	ldr	r2, [pc, #16]	; (8003e0c <FLASH_Erase_Sector+0x8c>)
 8003dfa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dfe:	6113      	str	r3, [r2, #16]
}
 8003e00:	bf00      	nop
 8003e02:	3714      	adds	r7, #20
 8003e04:	46bd      	mov	sp, r7
 8003e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0a:	4770      	bx	lr
 8003e0c:	40023c00 	.word	0x40023c00

08003e10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b089      	sub	sp, #36	; 0x24
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
 8003e18:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003e22:	2300      	movs	r3, #0
 8003e24:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e26:	2300      	movs	r3, #0
 8003e28:	61fb      	str	r3, [r7, #28]
 8003e2a:	e159      	b.n	80040e0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e2c:	2201      	movs	r2, #1
 8003e2e:	69fb      	ldr	r3, [r7, #28]
 8003e30:	fa02 f303 	lsl.w	r3, r2, r3
 8003e34:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	697a      	ldr	r2, [r7, #20]
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e40:	693a      	ldr	r2, [r7, #16]
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	429a      	cmp	r2, r3
 8003e46:	f040 8148 	bne.w	80040da <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	f003 0303 	and.w	r3, r3, #3
 8003e52:	2b01      	cmp	r3, #1
 8003e54:	d005      	beq.n	8003e62 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e5e:	2b02      	cmp	r3, #2
 8003e60:	d130      	bne.n	8003ec4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e68:	69fb      	ldr	r3, [r7, #28]
 8003e6a:	005b      	lsls	r3, r3, #1
 8003e6c:	2203      	movs	r2, #3
 8003e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e72:	43db      	mvns	r3, r3
 8003e74:	69ba      	ldr	r2, [r7, #24]
 8003e76:	4013      	ands	r3, r2
 8003e78:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	68da      	ldr	r2, [r3, #12]
 8003e7e:	69fb      	ldr	r3, [r7, #28]
 8003e80:	005b      	lsls	r3, r3, #1
 8003e82:	fa02 f303 	lsl.w	r3, r2, r3
 8003e86:	69ba      	ldr	r2, [r7, #24]
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	69ba      	ldr	r2, [r7, #24]
 8003e90:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e98:	2201      	movs	r2, #1
 8003e9a:	69fb      	ldr	r3, [r7, #28]
 8003e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea0:	43db      	mvns	r3, r3
 8003ea2:	69ba      	ldr	r2, [r7, #24]
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	091b      	lsrs	r3, r3, #4
 8003eae:	f003 0201 	and.w	r2, r3, #1
 8003eb2:	69fb      	ldr	r3, [r7, #28]
 8003eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb8:	69ba      	ldr	r2, [r7, #24]
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	69ba      	ldr	r2, [r7, #24]
 8003ec2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	f003 0303 	and.w	r3, r3, #3
 8003ecc:	2b03      	cmp	r3, #3
 8003ece:	d017      	beq.n	8003f00 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	68db      	ldr	r3, [r3, #12]
 8003ed4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	005b      	lsls	r3, r3, #1
 8003eda:	2203      	movs	r2, #3
 8003edc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee0:	43db      	mvns	r3, r3
 8003ee2:	69ba      	ldr	r2, [r7, #24]
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	689a      	ldr	r2, [r3, #8]
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	005b      	lsls	r3, r3, #1
 8003ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef4:	69ba      	ldr	r2, [r7, #24]
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	69ba      	ldr	r2, [r7, #24]
 8003efe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	f003 0303 	and.w	r3, r3, #3
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	d123      	bne.n	8003f54 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f0c:	69fb      	ldr	r3, [r7, #28]
 8003f0e:	08da      	lsrs	r2, r3, #3
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	3208      	adds	r2, #8
 8003f14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f18:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f1a:	69fb      	ldr	r3, [r7, #28]
 8003f1c:	f003 0307 	and.w	r3, r3, #7
 8003f20:	009b      	lsls	r3, r3, #2
 8003f22:	220f      	movs	r2, #15
 8003f24:	fa02 f303 	lsl.w	r3, r2, r3
 8003f28:	43db      	mvns	r3, r3
 8003f2a:	69ba      	ldr	r2, [r7, #24]
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	691a      	ldr	r2, [r3, #16]
 8003f34:	69fb      	ldr	r3, [r7, #28]
 8003f36:	f003 0307 	and.w	r3, r3, #7
 8003f3a:	009b      	lsls	r3, r3, #2
 8003f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f40:	69ba      	ldr	r2, [r7, #24]
 8003f42:	4313      	orrs	r3, r2
 8003f44:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f46:	69fb      	ldr	r3, [r7, #28]
 8003f48:	08da      	lsrs	r2, r3, #3
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	3208      	adds	r2, #8
 8003f4e:	69b9      	ldr	r1, [r7, #24]
 8003f50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f5a:	69fb      	ldr	r3, [r7, #28]
 8003f5c:	005b      	lsls	r3, r3, #1
 8003f5e:	2203      	movs	r2, #3
 8003f60:	fa02 f303 	lsl.w	r3, r2, r3
 8003f64:	43db      	mvns	r3, r3
 8003f66:	69ba      	ldr	r2, [r7, #24]
 8003f68:	4013      	ands	r3, r2
 8003f6a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	f003 0203 	and.w	r2, r3, #3
 8003f74:	69fb      	ldr	r3, [r7, #28]
 8003f76:	005b      	lsls	r3, r3, #1
 8003f78:	fa02 f303 	lsl.w	r3, r2, r3
 8003f7c:	69ba      	ldr	r2, [r7, #24]
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	69ba      	ldr	r2, [r7, #24]
 8003f86:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	f000 80a2 	beq.w	80040da <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f96:	2300      	movs	r3, #0
 8003f98:	60fb      	str	r3, [r7, #12]
 8003f9a:	4b57      	ldr	r3, [pc, #348]	; (80040f8 <HAL_GPIO_Init+0x2e8>)
 8003f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f9e:	4a56      	ldr	r2, [pc, #344]	; (80040f8 <HAL_GPIO_Init+0x2e8>)
 8003fa0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003fa4:	6453      	str	r3, [r2, #68]	; 0x44
 8003fa6:	4b54      	ldr	r3, [pc, #336]	; (80040f8 <HAL_GPIO_Init+0x2e8>)
 8003fa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003faa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fae:	60fb      	str	r3, [r7, #12]
 8003fb0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003fb2:	4a52      	ldr	r2, [pc, #328]	; (80040fc <HAL_GPIO_Init+0x2ec>)
 8003fb4:	69fb      	ldr	r3, [r7, #28]
 8003fb6:	089b      	lsrs	r3, r3, #2
 8003fb8:	3302      	adds	r3, #2
 8003fba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003fc0:	69fb      	ldr	r3, [r7, #28]
 8003fc2:	f003 0303 	and.w	r3, r3, #3
 8003fc6:	009b      	lsls	r3, r3, #2
 8003fc8:	220f      	movs	r2, #15
 8003fca:	fa02 f303 	lsl.w	r3, r2, r3
 8003fce:	43db      	mvns	r3, r3
 8003fd0:	69ba      	ldr	r2, [r7, #24]
 8003fd2:	4013      	ands	r3, r2
 8003fd4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	4a49      	ldr	r2, [pc, #292]	; (8004100 <HAL_GPIO_Init+0x2f0>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d019      	beq.n	8004012 <HAL_GPIO_Init+0x202>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a48      	ldr	r2, [pc, #288]	; (8004104 <HAL_GPIO_Init+0x2f4>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d013      	beq.n	800400e <HAL_GPIO_Init+0x1fe>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	4a47      	ldr	r2, [pc, #284]	; (8004108 <HAL_GPIO_Init+0x2f8>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d00d      	beq.n	800400a <HAL_GPIO_Init+0x1fa>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4a46      	ldr	r2, [pc, #280]	; (800410c <HAL_GPIO_Init+0x2fc>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d007      	beq.n	8004006 <HAL_GPIO_Init+0x1f6>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	4a45      	ldr	r2, [pc, #276]	; (8004110 <HAL_GPIO_Init+0x300>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d101      	bne.n	8004002 <HAL_GPIO_Init+0x1f2>
 8003ffe:	2304      	movs	r3, #4
 8004000:	e008      	b.n	8004014 <HAL_GPIO_Init+0x204>
 8004002:	2307      	movs	r3, #7
 8004004:	e006      	b.n	8004014 <HAL_GPIO_Init+0x204>
 8004006:	2303      	movs	r3, #3
 8004008:	e004      	b.n	8004014 <HAL_GPIO_Init+0x204>
 800400a:	2302      	movs	r3, #2
 800400c:	e002      	b.n	8004014 <HAL_GPIO_Init+0x204>
 800400e:	2301      	movs	r3, #1
 8004010:	e000      	b.n	8004014 <HAL_GPIO_Init+0x204>
 8004012:	2300      	movs	r3, #0
 8004014:	69fa      	ldr	r2, [r7, #28]
 8004016:	f002 0203 	and.w	r2, r2, #3
 800401a:	0092      	lsls	r2, r2, #2
 800401c:	4093      	lsls	r3, r2
 800401e:	69ba      	ldr	r2, [r7, #24]
 8004020:	4313      	orrs	r3, r2
 8004022:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004024:	4935      	ldr	r1, [pc, #212]	; (80040fc <HAL_GPIO_Init+0x2ec>)
 8004026:	69fb      	ldr	r3, [r7, #28]
 8004028:	089b      	lsrs	r3, r3, #2
 800402a:	3302      	adds	r3, #2
 800402c:	69ba      	ldr	r2, [r7, #24]
 800402e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004032:	4b38      	ldr	r3, [pc, #224]	; (8004114 <HAL_GPIO_Init+0x304>)
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	43db      	mvns	r3, r3
 800403c:	69ba      	ldr	r2, [r7, #24]
 800403e:	4013      	ands	r3, r2
 8004040:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800404a:	2b00      	cmp	r3, #0
 800404c:	d003      	beq.n	8004056 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800404e:	69ba      	ldr	r2, [r7, #24]
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	4313      	orrs	r3, r2
 8004054:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004056:	4a2f      	ldr	r2, [pc, #188]	; (8004114 <HAL_GPIO_Init+0x304>)
 8004058:	69bb      	ldr	r3, [r7, #24]
 800405a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800405c:	4b2d      	ldr	r3, [pc, #180]	; (8004114 <HAL_GPIO_Init+0x304>)
 800405e:	68db      	ldr	r3, [r3, #12]
 8004060:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	43db      	mvns	r3, r3
 8004066:	69ba      	ldr	r2, [r7, #24]
 8004068:	4013      	ands	r3, r2
 800406a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004074:	2b00      	cmp	r3, #0
 8004076:	d003      	beq.n	8004080 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004078:	69ba      	ldr	r2, [r7, #24]
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	4313      	orrs	r3, r2
 800407e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004080:	4a24      	ldr	r2, [pc, #144]	; (8004114 <HAL_GPIO_Init+0x304>)
 8004082:	69bb      	ldr	r3, [r7, #24]
 8004084:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004086:	4b23      	ldr	r3, [pc, #140]	; (8004114 <HAL_GPIO_Init+0x304>)
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	43db      	mvns	r3, r3
 8004090:	69ba      	ldr	r2, [r7, #24]
 8004092:	4013      	ands	r3, r2
 8004094:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d003      	beq.n	80040aa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80040a2:	69ba      	ldr	r2, [r7, #24]
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	4313      	orrs	r3, r2
 80040a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80040aa:	4a1a      	ldr	r2, [pc, #104]	; (8004114 <HAL_GPIO_Init+0x304>)
 80040ac:	69bb      	ldr	r3, [r7, #24]
 80040ae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80040b0:	4b18      	ldr	r3, [pc, #96]	; (8004114 <HAL_GPIO_Init+0x304>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	43db      	mvns	r3, r3
 80040ba:	69ba      	ldr	r2, [r7, #24]
 80040bc:	4013      	ands	r3, r2
 80040be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d003      	beq.n	80040d4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80040cc:	69ba      	ldr	r2, [r7, #24]
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	4313      	orrs	r3, r2
 80040d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80040d4:	4a0f      	ldr	r2, [pc, #60]	; (8004114 <HAL_GPIO_Init+0x304>)
 80040d6:	69bb      	ldr	r3, [r7, #24]
 80040d8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80040da:	69fb      	ldr	r3, [r7, #28]
 80040dc:	3301      	adds	r3, #1
 80040de:	61fb      	str	r3, [r7, #28]
 80040e0:	69fb      	ldr	r3, [r7, #28]
 80040e2:	2b0f      	cmp	r3, #15
 80040e4:	f67f aea2 	bls.w	8003e2c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80040e8:	bf00      	nop
 80040ea:	bf00      	nop
 80040ec:	3724      	adds	r7, #36	; 0x24
 80040ee:	46bd      	mov	sp, r7
 80040f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f4:	4770      	bx	lr
 80040f6:	bf00      	nop
 80040f8:	40023800 	.word	0x40023800
 80040fc:	40013800 	.word	0x40013800
 8004100:	40020000 	.word	0x40020000
 8004104:	40020400 	.word	0x40020400
 8004108:	40020800 	.word	0x40020800
 800410c:	40020c00 	.word	0x40020c00
 8004110:	40021000 	.word	0x40021000
 8004114:	40013c00 	.word	0x40013c00

08004118 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004118:	b480      	push	{r7}
 800411a:	b083      	sub	sp, #12
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
 8004120:	460b      	mov	r3, r1
 8004122:	807b      	strh	r3, [r7, #2]
 8004124:	4613      	mov	r3, r2
 8004126:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004128:	787b      	ldrb	r3, [r7, #1]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d003      	beq.n	8004136 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800412e:	887a      	ldrh	r2, [r7, #2]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004134:	e003      	b.n	800413e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004136:	887b      	ldrh	r3, [r7, #2]
 8004138:	041a      	lsls	r2, r3, #16
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	619a      	str	r2, [r3, #24]
}
 800413e:	bf00      	nop
 8004140:	370c      	adds	r7, #12
 8004142:	46bd      	mov	sp, r7
 8004144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004148:	4770      	bx	lr
	...

0800414c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b086      	sub	sp, #24
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d101      	bne.n	800415e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e267      	b.n	800462e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 0301 	and.w	r3, r3, #1
 8004166:	2b00      	cmp	r3, #0
 8004168:	d075      	beq.n	8004256 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800416a:	4b88      	ldr	r3, [pc, #544]	; (800438c <HAL_RCC_OscConfig+0x240>)
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	f003 030c 	and.w	r3, r3, #12
 8004172:	2b04      	cmp	r3, #4
 8004174:	d00c      	beq.n	8004190 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004176:	4b85      	ldr	r3, [pc, #532]	; (800438c <HAL_RCC_OscConfig+0x240>)
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800417e:	2b08      	cmp	r3, #8
 8004180:	d112      	bne.n	80041a8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004182:	4b82      	ldr	r3, [pc, #520]	; (800438c <HAL_RCC_OscConfig+0x240>)
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800418a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800418e:	d10b      	bne.n	80041a8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004190:	4b7e      	ldr	r3, [pc, #504]	; (800438c <HAL_RCC_OscConfig+0x240>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004198:	2b00      	cmp	r3, #0
 800419a:	d05b      	beq.n	8004254 <HAL_RCC_OscConfig+0x108>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d157      	bne.n	8004254 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	e242      	b.n	800462e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041b0:	d106      	bne.n	80041c0 <HAL_RCC_OscConfig+0x74>
 80041b2:	4b76      	ldr	r3, [pc, #472]	; (800438c <HAL_RCC_OscConfig+0x240>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a75      	ldr	r2, [pc, #468]	; (800438c <HAL_RCC_OscConfig+0x240>)
 80041b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041bc:	6013      	str	r3, [r2, #0]
 80041be:	e01d      	b.n	80041fc <HAL_RCC_OscConfig+0xb0>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80041c8:	d10c      	bne.n	80041e4 <HAL_RCC_OscConfig+0x98>
 80041ca:	4b70      	ldr	r3, [pc, #448]	; (800438c <HAL_RCC_OscConfig+0x240>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a6f      	ldr	r2, [pc, #444]	; (800438c <HAL_RCC_OscConfig+0x240>)
 80041d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80041d4:	6013      	str	r3, [r2, #0]
 80041d6:	4b6d      	ldr	r3, [pc, #436]	; (800438c <HAL_RCC_OscConfig+0x240>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a6c      	ldr	r2, [pc, #432]	; (800438c <HAL_RCC_OscConfig+0x240>)
 80041dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041e0:	6013      	str	r3, [r2, #0]
 80041e2:	e00b      	b.n	80041fc <HAL_RCC_OscConfig+0xb0>
 80041e4:	4b69      	ldr	r3, [pc, #420]	; (800438c <HAL_RCC_OscConfig+0x240>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a68      	ldr	r2, [pc, #416]	; (800438c <HAL_RCC_OscConfig+0x240>)
 80041ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041ee:	6013      	str	r3, [r2, #0]
 80041f0:	4b66      	ldr	r3, [pc, #408]	; (800438c <HAL_RCC_OscConfig+0x240>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a65      	ldr	r2, [pc, #404]	; (800438c <HAL_RCC_OscConfig+0x240>)
 80041f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80041fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d013      	beq.n	800422c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004204:	f7ff f89c 	bl	8003340 <HAL_GetTick>
 8004208:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800420a:	e008      	b.n	800421e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800420c:	f7ff f898 	bl	8003340 <HAL_GetTick>
 8004210:	4602      	mov	r2, r0
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	1ad3      	subs	r3, r2, r3
 8004216:	2b64      	cmp	r3, #100	; 0x64
 8004218:	d901      	bls.n	800421e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800421a:	2303      	movs	r3, #3
 800421c:	e207      	b.n	800462e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800421e:	4b5b      	ldr	r3, [pc, #364]	; (800438c <HAL_RCC_OscConfig+0x240>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004226:	2b00      	cmp	r3, #0
 8004228:	d0f0      	beq.n	800420c <HAL_RCC_OscConfig+0xc0>
 800422a:	e014      	b.n	8004256 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800422c:	f7ff f888 	bl	8003340 <HAL_GetTick>
 8004230:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004232:	e008      	b.n	8004246 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004234:	f7ff f884 	bl	8003340 <HAL_GetTick>
 8004238:	4602      	mov	r2, r0
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	1ad3      	subs	r3, r2, r3
 800423e:	2b64      	cmp	r3, #100	; 0x64
 8004240:	d901      	bls.n	8004246 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004242:	2303      	movs	r3, #3
 8004244:	e1f3      	b.n	800462e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004246:	4b51      	ldr	r3, [pc, #324]	; (800438c <HAL_RCC_OscConfig+0x240>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800424e:	2b00      	cmp	r3, #0
 8004250:	d1f0      	bne.n	8004234 <HAL_RCC_OscConfig+0xe8>
 8004252:	e000      	b.n	8004256 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004254:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f003 0302 	and.w	r3, r3, #2
 800425e:	2b00      	cmp	r3, #0
 8004260:	d063      	beq.n	800432a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004262:	4b4a      	ldr	r3, [pc, #296]	; (800438c <HAL_RCC_OscConfig+0x240>)
 8004264:	689b      	ldr	r3, [r3, #8]
 8004266:	f003 030c 	and.w	r3, r3, #12
 800426a:	2b00      	cmp	r3, #0
 800426c:	d00b      	beq.n	8004286 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800426e:	4b47      	ldr	r3, [pc, #284]	; (800438c <HAL_RCC_OscConfig+0x240>)
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004276:	2b08      	cmp	r3, #8
 8004278:	d11c      	bne.n	80042b4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800427a:	4b44      	ldr	r3, [pc, #272]	; (800438c <HAL_RCC_OscConfig+0x240>)
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004282:	2b00      	cmp	r3, #0
 8004284:	d116      	bne.n	80042b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004286:	4b41      	ldr	r3, [pc, #260]	; (800438c <HAL_RCC_OscConfig+0x240>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 0302 	and.w	r3, r3, #2
 800428e:	2b00      	cmp	r3, #0
 8004290:	d005      	beq.n	800429e <HAL_RCC_OscConfig+0x152>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	68db      	ldr	r3, [r3, #12]
 8004296:	2b01      	cmp	r3, #1
 8004298:	d001      	beq.n	800429e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	e1c7      	b.n	800462e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800429e:	4b3b      	ldr	r3, [pc, #236]	; (800438c <HAL_RCC_OscConfig+0x240>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	691b      	ldr	r3, [r3, #16]
 80042aa:	00db      	lsls	r3, r3, #3
 80042ac:	4937      	ldr	r1, [pc, #220]	; (800438c <HAL_RCC_OscConfig+0x240>)
 80042ae:	4313      	orrs	r3, r2
 80042b0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042b2:	e03a      	b.n	800432a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	68db      	ldr	r3, [r3, #12]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d020      	beq.n	80042fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80042bc:	4b34      	ldr	r3, [pc, #208]	; (8004390 <HAL_RCC_OscConfig+0x244>)
 80042be:	2201      	movs	r2, #1
 80042c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042c2:	f7ff f83d 	bl	8003340 <HAL_GetTick>
 80042c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042c8:	e008      	b.n	80042dc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80042ca:	f7ff f839 	bl	8003340 <HAL_GetTick>
 80042ce:	4602      	mov	r2, r0
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	1ad3      	subs	r3, r2, r3
 80042d4:	2b02      	cmp	r3, #2
 80042d6:	d901      	bls.n	80042dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80042d8:	2303      	movs	r3, #3
 80042da:	e1a8      	b.n	800462e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042dc:	4b2b      	ldr	r3, [pc, #172]	; (800438c <HAL_RCC_OscConfig+0x240>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 0302 	and.w	r3, r3, #2
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d0f0      	beq.n	80042ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042e8:	4b28      	ldr	r3, [pc, #160]	; (800438c <HAL_RCC_OscConfig+0x240>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	691b      	ldr	r3, [r3, #16]
 80042f4:	00db      	lsls	r3, r3, #3
 80042f6:	4925      	ldr	r1, [pc, #148]	; (800438c <HAL_RCC_OscConfig+0x240>)
 80042f8:	4313      	orrs	r3, r2
 80042fa:	600b      	str	r3, [r1, #0]
 80042fc:	e015      	b.n	800432a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042fe:	4b24      	ldr	r3, [pc, #144]	; (8004390 <HAL_RCC_OscConfig+0x244>)
 8004300:	2200      	movs	r2, #0
 8004302:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004304:	f7ff f81c 	bl	8003340 <HAL_GetTick>
 8004308:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800430a:	e008      	b.n	800431e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800430c:	f7ff f818 	bl	8003340 <HAL_GetTick>
 8004310:	4602      	mov	r2, r0
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	2b02      	cmp	r3, #2
 8004318:	d901      	bls.n	800431e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800431a:	2303      	movs	r3, #3
 800431c:	e187      	b.n	800462e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800431e:	4b1b      	ldr	r3, [pc, #108]	; (800438c <HAL_RCC_OscConfig+0x240>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 0302 	and.w	r3, r3, #2
 8004326:	2b00      	cmp	r3, #0
 8004328:	d1f0      	bne.n	800430c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 0308 	and.w	r3, r3, #8
 8004332:	2b00      	cmp	r3, #0
 8004334:	d036      	beq.n	80043a4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	695b      	ldr	r3, [r3, #20]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d016      	beq.n	800436c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800433e:	4b15      	ldr	r3, [pc, #84]	; (8004394 <HAL_RCC_OscConfig+0x248>)
 8004340:	2201      	movs	r2, #1
 8004342:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004344:	f7fe fffc 	bl	8003340 <HAL_GetTick>
 8004348:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800434a:	e008      	b.n	800435e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800434c:	f7fe fff8 	bl	8003340 <HAL_GetTick>
 8004350:	4602      	mov	r2, r0
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	2b02      	cmp	r3, #2
 8004358:	d901      	bls.n	800435e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800435a:	2303      	movs	r3, #3
 800435c:	e167      	b.n	800462e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800435e:	4b0b      	ldr	r3, [pc, #44]	; (800438c <HAL_RCC_OscConfig+0x240>)
 8004360:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004362:	f003 0302 	and.w	r3, r3, #2
 8004366:	2b00      	cmp	r3, #0
 8004368:	d0f0      	beq.n	800434c <HAL_RCC_OscConfig+0x200>
 800436a:	e01b      	b.n	80043a4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800436c:	4b09      	ldr	r3, [pc, #36]	; (8004394 <HAL_RCC_OscConfig+0x248>)
 800436e:	2200      	movs	r2, #0
 8004370:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004372:	f7fe ffe5 	bl	8003340 <HAL_GetTick>
 8004376:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004378:	e00e      	b.n	8004398 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800437a:	f7fe ffe1 	bl	8003340 <HAL_GetTick>
 800437e:	4602      	mov	r2, r0
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	1ad3      	subs	r3, r2, r3
 8004384:	2b02      	cmp	r3, #2
 8004386:	d907      	bls.n	8004398 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004388:	2303      	movs	r3, #3
 800438a:	e150      	b.n	800462e <HAL_RCC_OscConfig+0x4e2>
 800438c:	40023800 	.word	0x40023800
 8004390:	42470000 	.word	0x42470000
 8004394:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004398:	4b88      	ldr	r3, [pc, #544]	; (80045bc <HAL_RCC_OscConfig+0x470>)
 800439a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800439c:	f003 0302 	and.w	r3, r3, #2
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d1ea      	bne.n	800437a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 0304 	and.w	r3, r3, #4
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	f000 8097 	beq.w	80044e0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043b2:	2300      	movs	r3, #0
 80043b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043b6:	4b81      	ldr	r3, [pc, #516]	; (80045bc <HAL_RCC_OscConfig+0x470>)
 80043b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d10f      	bne.n	80043e2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043c2:	2300      	movs	r3, #0
 80043c4:	60bb      	str	r3, [r7, #8]
 80043c6:	4b7d      	ldr	r3, [pc, #500]	; (80045bc <HAL_RCC_OscConfig+0x470>)
 80043c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ca:	4a7c      	ldr	r2, [pc, #496]	; (80045bc <HAL_RCC_OscConfig+0x470>)
 80043cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043d0:	6413      	str	r3, [r2, #64]	; 0x40
 80043d2:	4b7a      	ldr	r3, [pc, #488]	; (80045bc <HAL_RCC_OscConfig+0x470>)
 80043d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043da:	60bb      	str	r3, [r7, #8]
 80043dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043de:	2301      	movs	r3, #1
 80043e0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043e2:	4b77      	ldr	r3, [pc, #476]	; (80045c0 <HAL_RCC_OscConfig+0x474>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d118      	bne.n	8004420 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043ee:	4b74      	ldr	r3, [pc, #464]	; (80045c0 <HAL_RCC_OscConfig+0x474>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a73      	ldr	r2, [pc, #460]	; (80045c0 <HAL_RCC_OscConfig+0x474>)
 80043f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043fa:	f7fe ffa1 	bl	8003340 <HAL_GetTick>
 80043fe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004400:	e008      	b.n	8004414 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004402:	f7fe ff9d 	bl	8003340 <HAL_GetTick>
 8004406:	4602      	mov	r2, r0
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	1ad3      	subs	r3, r2, r3
 800440c:	2b02      	cmp	r3, #2
 800440e:	d901      	bls.n	8004414 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004410:	2303      	movs	r3, #3
 8004412:	e10c      	b.n	800462e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004414:	4b6a      	ldr	r3, [pc, #424]	; (80045c0 <HAL_RCC_OscConfig+0x474>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800441c:	2b00      	cmp	r3, #0
 800441e:	d0f0      	beq.n	8004402 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	689b      	ldr	r3, [r3, #8]
 8004424:	2b01      	cmp	r3, #1
 8004426:	d106      	bne.n	8004436 <HAL_RCC_OscConfig+0x2ea>
 8004428:	4b64      	ldr	r3, [pc, #400]	; (80045bc <HAL_RCC_OscConfig+0x470>)
 800442a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800442c:	4a63      	ldr	r2, [pc, #396]	; (80045bc <HAL_RCC_OscConfig+0x470>)
 800442e:	f043 0301 	orr.w	r3, r3, #1
 8004432:	6713      	str	r3, [r2, #112]	; 0x70
 8004434:	e01c      	b.n	8004470 <HAL_RCC_OscConfig+0x324>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	689b      	ldr	r3, [r3, #8]
 800443a:	2b05      	cmp	r3, #5
 800443c:	d10c      	bne.n	8004458 <HAL_RCC_OscConfig+0x30c>
 800443e:	4b5f      	ldr	r3, [pc, #380]	; (80045bc <HAL_RCC_OscConfig+0x470>)
 8004440:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004442:	4a5e      	ldr	r2, [pc, #376]	; (80045bc <HAL_RCC_OscConfig+0x470>)
 8004444:	f043 0304 	orr.w	r3, r3, #4
 8004448:	6713      	str	r3, [r2, #112]	; 0x70
 800444a:	4b5c      	ldr	r3, [pc, #368]	; (80045bc <HAL_RCC_OscConfig+0x470>)
 800444c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800444e:	4a5b      	ldr	r2, [pc, #364]	; (80045bc <HAL_RCC_OscConfig+0x470>)
 8004450:	f043 0301 	orr.w	r3, r3, #1
 8004454:	6713      	str	r3, [r2, #112]	; 0x70
 8004456:	e00b      	b.n	8004470 <HAL_RCC_OscConfig+0x324>
 8004458:	4b58      	ldr	r3, [pc, #352]	; (80045bc <HAL_RCC_OscConfig+0x470>)
 800445a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800445c:	4a57      	ldr	r2, [pc, #348]	; (80045bc <HAL_RCC_OscConfig+0x470>)
 800445e:	f023 0301 	bic.w	r3, r3, #1
 8004462:	6713      	str	r3, [r2, #112]	; 0x70
 8004464:	4b55      	ldr	r3, [pc, #340]	; (80045bc <HAL_RCC_OscConfig+0x470>)
 8004466:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004468:	4a54      	ldr	r2, [pc, #336]	; (80045bc <HAL_RCC_OscConfig+0x470>)
 800446a:	f023 0304 	bic.w	r3, r3, #4
 800446e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d015      	beq.n	80044a4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004478:	f7fe ff62 	bl	8003340 <HAL_GetTick>
 800447c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800447e:	e00a      	b.n	8004496 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004480:	f7fe ff5e 	bl	8003340 <HAL_GetTick>
 8004484:	4602      	mov	r2, r0
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	1ad3      	subs	r3, r2, r3
 800448a:	f241 3288 	movw	r2, #5000	; 0x1388
 800448e:	4293      	cmp	r3, r2
 8004490:	d901      	bls.n	8004496 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004492:	2303      	movs	r3, #3
 8004494:	e0cb      	b.n	800462e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004496:	4b49      	ldr	r3, [pc, #292]	; (80045bc <HAL_RCC_OscConfig+0x470>)
 8004498:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800449a:	f003 0302 	and.w	r3, r3, #2
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d0ee      	beq.n	8004480 <HAL_RCC_OscConfig+0x334>
 80044a2:	e014      	b.n	80044ce <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044a4:	f7fe ff4c 	bl	8003340 <HAL_GetTick>
 80044a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044aa:	e00a      	b.n	80044c2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044ac:	f7fe ff48 	bl	8003340 <HAL_GetTick>
 80044b0:	4602      	mov	r2, r0
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	1ad3      	subs	r3, r2, r3
 80044b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d901      	bls.n	80044c2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80044be:	2303      	movs	r3, #3
 80044c0:	e0b5      	b.n	800462e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044c2:	4b3e      	ldr	r3, [pc, #248]	; (80045bc <HAL_RCC_OscConfig+0x470>)
 80044c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044c6:	f003 0302 	and.w	r3, r3, #2
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d1ee      	bne.n	80044ac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80044ce:	7dfb      	ldrb	r3, [r7, #23]
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	d105      	bne.n	80044e0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044d4:	4b39      	ldr	r3, [pc, #228]	; (80045bc <HAL_RCC_OscConfig+0x470>)
 80044d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044d8:	4a38      	ldr	r2, [pc, #224]	; (80045bc <HAL_RCC_OscConfig+0x470>)
 80044da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044de:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	699b      	ldr	r3, [r3, #24]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	f000 80a1 	beq.w	800462c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80044ea:	4b34      	ldr	r3, [pc, #208]	; (80045bc <HAL_RCC_OscConfig+0x470>)
 80044ec:	689b      	ldr	r3, [r3, #8]
 80044ee:	f003 030c 	and.w	r3, r3, #12
 80044f2:	2b08      	cmp	r3, #8
 80044f4:	d05c      	beq.n	80045b0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	699b      	ldr	r3, [r3, #24]
 80044fa:	2b02      	cmp	r3, #2
 80044fc:	d141      	bne.n	8004582 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044fe:	4b31      	ldr	r3, [pc, #196]	; (80045c4 <HAL_RCC_OscConfig+0x478>)
 8004500:	2200      	movs	r2, #0
 8004502:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004504:	f7fe ff1c 	bl	8003340 <HAL_GetTick>
 8004508:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800450a:	e008      	b.n	800451e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800450c:	f7fe ff18 	bl	8003340 <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	2b02      	cmp	r3, #2
 8004518:	d901      	bls.n	800451e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800451a:	2303      	movs	r3, #3
 800451c:	e087      	b.n	800462e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800451e:	4b27      	ldr	r3, [pc, #156]	; (80045bc <HAL_RCC_OscConfig+0x470>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004526:	2b00      	cmp	r3, #0
 8004528:	d1f0      	bne.n	800450c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	69da      	ldr	r2, [r3, #28]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6a1b      	ldr	r3, [r3, #32]
 8004532:	431a      	orrs	r2, r3
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004538:	019b      	lsls	r3, r3, #6
 800453a:	431a      	orrs	r2, r3
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004540:	085b      	lsrs	r3, r3, #1
 8004542:	3b01      	subs	r3, #1
 8004544:	041b      	lsls	r3, r3, #16
 8004546:	431a      	orrs	r2, r3
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800454c:	061b      	lsls	r3, r3, #24
 800454e:	491b      	ldr	r1, [pc, #108]	; (80045bc <HAL_RCC_OscConfig+0x470>)
 8004550:	4313      	orrs	r3, r2
 8004552:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004554:	4b1b      	ldr	r3, [pc, #108]	; (80045c4 <HAL_RCC_OscConfig+0x478>)
 8004556:	2201      	movs	r2, #1
 8004558:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800455a:	f7fe fef1 	bl	8003340 <HAL_GetTick>
 800455e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004560:	e008      	b.n	8004574 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004562:	f7fe feed 	bl	8003340 <HAL_GetTick>
 8004566:	4602      	mov	r2, r0
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	1ad3      	subs	r3, r2, r3
 800456c:	2b02      	cmp	r3, #2
 800456e:	d901      	bls.n	8004574 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004570:	2303      	movs	r3, #3
 8004572:	e05c      	b.n	800462e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004574:	4b11      	ldr	r3, [pc, #68]	; (80045bc <HAL_RCC_OscConfig+0x470>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800457c:	2b00      	cmp	r3, #0
 800457e:	d0f0      	beq.n	8004562 <HAL_RCC_OscConfig+0x416>
 8004580:	e054      	b.n	800462c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004582:	4b10      	ldr	r3, [pc, #64]	; (80045c4 <HAL_RCC_OscConfig+0x478>)
 8004584:	2200      	movs	r2, #0
 8004586:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004588:	f7fe feda 	bl	8003340 <HAL_GetTick>
 800458c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800458e:	e008      	b.n	80045a2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004590:	f7fe fed6 	bl	8003340 <HAL_GetTick>
 8004594:	4602      	mov	r2, r0
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	1ad3      	subs	r3, r2, r3
 800459a:	2b02      	cmp	r3, #2
 800459c:	d901      	bls.n	80045a2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800459e:	2303      	movs	r3, #3
 80045a0:	e045      	b.n	800462e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045a2:	4b06      	ldr	r3, [pc, #24]	; (80045bc <HAL_RCC_OscConfig+0x470>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d1f0      	bne.n	8004590 <HAL_RCC_OscConfig+0x444>
 80045ae:	e03d      	b.n	800462c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	699b      	ldr	r3, [r3, #24]
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	d107      	bne.n	80045c8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	e038      	b.n	800462e <HAL_RCC_OscConfig+0x4e2>
 80045bc:	40023800 	.word	0x40023800
 80045c0:	40007000 	.word	0x40007000
 80045c4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80045c8:	4b1b      	ldr	r3, [pc, #108]	; (8004638 <HAL_RCC_OscConfig+0x4ec>)
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	699b      	ldr	r3, [r3, #24]
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d028      	beq.n	8004628 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045e0:	429a      	cmp	r2, r3
 80045e2:	d121      	bne.n	8004628 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d11a      	bne.n	8004628 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80045f2:	68fa      	ldr	r2, [r7, #12]
 80045f4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80045f8:	4013      	ands	r3, r2
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80045fe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004600:	4293      	cmp	r3, r2
 8004602:	d111      	bne.n	8004628 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800460e:	085b      	lsrs	r3, r3, #1
 8004610:	3b01      	subs	r3, #1
 8004612:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004614:	429a      	cmp	r2, r3
 8004616:	d107      	bne.n	8004628 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004622:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004624:	429a      	cmp	r2, r3
 8004626:	d001      	beq.n	800462c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004628:	2301      	movs	r3, #1
 800462a:	e000      	b.n	800462e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800462c:	2300      	movs	r3, #0
}
 800462e:	4618      	mov	r0, r3
 8004630:	3718      	adds	r7, #24
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}
 8004636:	bf00      	nop
 8004638:	40023800 	.word	0x40023800

0800463c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b084      	sub	sp, #16
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
 8004644:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d101      	bne.n	8004650 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	e0cc      	b.n	80047ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004650:	4b68      	ldr	r3, [pc, #416]	; (80047f4 <HAL_RCC_ClockConfig+0x1b8>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f003 0307 	and.w	r3, r3, #7
 8004658:	683a      	ldr	r2, [r7, #0]
 800465a:	429a      	cmp	r2, r3
 800465c:	d90c      	bls.n	8004678 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800465e:	4b65      	ldr	r3, [pc, #404]	; (80047f4 <HAL_RCC_ClockConfig+0x1b8>)
 8004660:	683a      	ldr	r2, [r7, #0]
 8004662:	b2d2      	uxtb	r2, r2
 8004664:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004666:	4b63      	ldr	r3, [pc, #396]	; (80047f4 <HAL_RCC_ClockConfig+0x1b8>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0307 	and.w	r3, r3, #7
 800466e:	683a      	ldr	r2, [r7, #0]
 8004670:	429a      	cmp	r2, r3
 8004672:	d001      	beq.n	8004678 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004674:	2301      	movs	r3, #1
 8004676:	e0b8      	b.n	80047ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f003 0302 	and.w	r3, r3, #2
 8004680:	2b00      	cmp	r3, #0
 8004682:	d020      	beq.n	80046c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 0304 	and.w	r3, r3, #4
 800468c:	2b00      	cmp	r3, #0
 800468e:	d005      	beq.n	800469c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004690:	4b59      	ldr	r3, [pc, #356]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 8004692:	689b      	ldr	r3, [r3, #8]
 8004694:	4a58      	ldr	r2, [pc, #352]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 8004696:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800469a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 0308 	and.w	r3, r3, #8
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d005      	beq.n	80046b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046a8:	4b53      	ldr	r3, [pc, #332]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	4a52      	ldr	r2, [pc, #328]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 80046ae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80046b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046b4:	4b50      	ldr	r3, [pc, #320]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	689b      	ldr	r3, [r3, #8]
 80046c0:	494d      	ldr	r1, [pc, #308]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 80046c2:	4313      	orrs	r3, r2
 80046c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f003 0301 	and.w	r3, r3, #1
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d044      	beq.n	800475c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	2b01      	cmp	r3, #1
 80046d8:	d107      	bne.n	80046ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046da:	4b47      	ldr	r3, [pc, #284]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d119      	bne.n	800471a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	e07f      	b.n	80047ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	2b02      	cmp	r3, #2
 80046f0:	d003      	beq.n	80046fa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80046f6:	2b03      	cmp	r3, #3
 80046f8:	d107      	bne.n	800470a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046fa:	4b3f      	ldr	r3, [pc, #252]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d109      	bne.n	800471a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	e06f      	b.n	80047ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800470a:	4b3b      	ldr	r3, [pc, #236]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0302 	and.w	r3, r3, #2
 8004712:	2b00      	cmp	r3, #0
 8004714:	d101      	bne.n	800471a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	e067      	b.n	80047ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800471a:	4b37      	ldr	r3, [pc, #220]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 800471c:	689b      	ldr	r3, [r3, #8]
 800471e:	f023 0203 	bic.w	r2, r3, #3
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	4934      	ldr	r1, [pc, #208]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 8004728:	4313      	orrs	r3, r2
 800472a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800472c:	f7fe fe08 	bl	8003340 <HAL_GetTick>
 8004730:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004732:	e00a      	b.n	800474a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004734:	f7fe fe04 	bl	8003340 <HAL_GetTick>
 8004738:	4602      	mov	r2, r0
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	1ad3      	subs	r3, r2, r3
 800473e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004742:	4293      	cmp	r3, r2
 8004744:	d901      	bls.n	800474a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004746:	2303      	movs	r3, #3
 8004748:	e04f      	b.n	80047ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800474a:	4b2b      	ldr	r3, [pc, #172]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 800474c:	689b      	ldr	r3, [r3, #8]
 800474e:	f003 020c 	and.w	r2, r3, #12
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	009b      	lsls	r3, r3, #2
 8004758:	429a      	cmp	r2, r3
 800475a:	d1eb      	bne.n	8004734 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800475c:	4b25      	ldr	r3, [pc, #148]	; (80047f4 <HAL_RCC_ClockConfig+0x1b8>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f003 0307 	and.w	r3, r3, #7
 8004764:	683a      	ldr	r2, [r7, #0]
 8004766:	429a      	cmp	r2, r3
 8004768:	d20c      	bcs.n	8004784 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800476a:	4b22      	ldr	r3, [pc, #136]	; (80047f4 <HAL_RCC_ClockConfig+0x1b8>)
 800476c:	683a      	ldr	r2, [r7, #0]
 800476e:	b2d2      	uxtb	r2, r2
 8004770:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004772:	4b20      	ldr	r3, [pc, #128]	; (80047f4 <HAL_RCC_ClockConfig+0x1b8>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 0307 	and.w	r3, r3, #7
 800477a:	683a      	ldr	r2, [r7, #0]
 800477c:	429a      	cmp	r2, r3
 800477e:	d001      	beq.n	8004784 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004780:	2301      	movs	r3, #1
 8004782:	e032      	b.n	80047ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f003 0304 	and.w	r3, r3, #4
 800478c:	2b00      	cmp	r3, #0
 800478e:	d008      	beq.n	80047a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004790:	4b19      	ldr	r3, [pc, #100]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	68db      	ldr	r3, [r3, #12]
 800479c:	4916      	ldr	r1, [pc, #88]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 800479e:	4313      	orrs	r3, r2
 80047a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f003 0308 	and.w	r3, r3, #8
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d009      	beq.n	80047c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047ae:	4b12      	ldr	r3, [pc, #72]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	691b      	ldr	r3, [r3, #16]
 80047ba:	00db      	lsls	r3, r3, #3
 80047bc:	490e      	ldr	r1, [pc, #56]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 80047be:	4313      	orrs	r3, r2
 80047c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80047c2:	f000 f821 	bl	8004808 <HAL_RCC_GetSysClockFreq>
 80047c6:	4602      	mov	r2, r0
 80047c8:	4b0b      	ldr	r3, [pc, #44]	; (80047f8 <HAL_RCC_ClockConfig+0x1bc>)
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	091b      	lsrs	r3, r3, #4
 80047ce:	f003 030f 	and.w	r3, r3, #15
 80047d2:	490a      	ldr	r1, [pc, #40]	; (80047fc <HAL_RCC_ClockConfig+0x1c0>)
 80047d4:	5ccb      	ldrb	r3, [r1, r3]
 80047d6:	fa22 f303 	lsr.w	r3, r2, r3
 80047da:	4a09      	ldr	r2, [pc, #36]	; (8004800 <HAL_RCC_ClockConfig+0x1c4>)
 80047dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80047de:	4b09      	ldr	r3, [pc, #36]	; (8004804 <HAL_RCC_ClockConfig+0x1c8>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4618      	mov	r0, r3
 80047e4:	f7fe fd68 	bl	80032b8 <HAL_InitTick>

  return HAL_OK;
 80047e8:	2300      	movs	r3, #0
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3710      	adds	r7, #16
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	40023c00 	.word	0x40023c00
 80047f8:	40023800 	.word	0x40023800
 80047fc:	08009478 	.word	0x08009478
 8004800:	200000f8 	.word	0x200000f8
 8004804:	200000fc 	.word	0x200000fc

08004808 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004808:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800480c:	b090      	sub	sp, #64	; 0x40
 800480e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004810:	2300      	movs	r3, #0
 8004812:	637b      	str	r3, [r7, #52]	; 0x34
 8004814:	2300      	movs	r3, #0
 8004816:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004818:	2300      	movs	r3, #0
 800481a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800481c:	2300      	movs	r3, #0
 800481e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004820:	4b59      	ldr	r3, [pc, #356]	; (8004988 <HAL_RCC_GetSysClockFreq+0x180>)
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	f003 030c 	and.w	r3, r3, #12
 8004828:	2b08      	cmp	r3, #8
 800482a:	d00d      	beq.n	8004848 <HAL_RCC_GetSysClockFreq+0x40>
 800482c:	2b08      	cmp	r3, #8
 800482e:	f200 80a1 	bhi.w	8004974 <HAL_RCC_GetSysClockFreq+0x16c>
 8004832:	2b00      	cmp	r3, #0
 8004834:	d002      	beq.n	800483c <HAL_RCC_GetSysClockFreq+0x34>
 8004836:	2b04      	cmp	r3, #4
 8004838:	d003      	beq.n	8004842 <HAL_RCC_GetSysClockFreq+0x3a>
 800483a:	e09b      	b.n	8004974 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800483c:	4b53      	ldr	r3, [pc, #332]	; (800498c <HAL_RCC_GetSysClockFreq+0x184>)
 800483e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004840:	e09b      	b.n	800497a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004842:	4b53      	ldr	r3, [pc, #332]	; (8004990 <HAL_RCC_GetSysClockFreq+0x188>)
 8004844:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004846:	e098      	b.n	800497a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004848:	4b4f      	ldr	r3, [pc, #316]	; (8004988 <HAL_RCC_GetSysClockFreq+0x180>)
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004850:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004852:	4b4d      	ldr	r3, [pc, #308]	; (8004988 <HAL_RCC_GetSysClockFreq+0x180>)
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800485a:	2b00      	cmp	r3, #0
 800485c:	d028      	beq.n	80048b0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800485e:	4b4a      	ldr	r3, [pc, #296]	; (8004988 <HAL_RCC_GetSysClockFreq+0x180>)
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	099b      	lsrs	r3, r3, #6
 8004864:	2200      	movs	r2, #0
 8004866:	623b      	str	r3, [r7, #32]
 8004868:	627a      	str	r2, [r7, #36]	; 0x24
 800486a:	6a3b      	ldr	r3, [r7, #32]
 800486c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004870:	2100      	movs	r1, #0
 8004872:	4b47      	ldr	r3, [pc, #284]	; (8004990 <HAL_RCC_GetSysClockFreq+0x188>)
 8004874:	fb03 f201 	mul.w	r2, r3, r1
 8004878:	2300      	movs	r3, #0
 800487a:	fb00 f303 	mul.w	r3, r0, r3
 800487e:	4413      	add	r3, r2
 8004880:	4a43      	ldr	r2, [pc, #268]	; (8004990 <HAL_RCC_GetSysClockFreq+0x188>)
 8004882:	fba0 1202 	umull	r1, r2, r0, r2
 8004886:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004888:	460a      	mov	r2, r1
 800488a:	62ba      	str	r2, [r7, #40]	; 0x28
 800488c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800488e:	4413      	add	r3, r2
 8004890:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004892:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004894:	2200      	movs	r2, #0
 8004896:	61bb      	str	r3, [r7, #24]
 8004898:	61fa      	str	r2, [r7, #28]
 800489a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800489e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80048a2:	f7fb fcf5 	bl	8000290 <__aeabi_uldivmod>
 80048a6:	4602      	mov	r2, r0
 80048a8:	460b      	mov	r3, r1
 80048aa:	4613      	mov	r3, r2
 80048ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80048ae:	e053      	b.n	8004958 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048b0:	4b35      	ldr	r3, [pc, #212]	; (8004988 <HAL_RCC_GetSysClockFreq+0x180>)
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	099b      	lsrs	r3, r3, #6
 80048b6:	2200      	movs	r2, #0
 80048b8:	613b      	str	r3, [r7, #16]
 80048ba:	617a      	str	r2, [r7, #20]
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80048c2:	f04f 0b00 	mov.w	fp, #0
 80048c6:	4652      	mov	r2, sl
 80048c8:	465b      	mov	r3, fp
 80048ca:	f04f 0000 	mov.w	r0, #0
 80048ce:	f04f 0100 	mov.w	r1, #0
 80048d2:	0159      	lsls	r1, r3, #5
 80048d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048d8:	0150      	lsls	r0, r2, #5
 80048da:	4602      	mov	r2, r0
 80048dc:	460b      	mov	r3, r1
 80048de:	ebb2 080a 	subs.w	r8, r2, sl
 80048e2:	eb63 090b 	sbc.w	r9, r3, fp
 80048e6:	f04f 0200 	mov.w	r2, #0
 80048ea:	f04f 0300 	mov.w	r3, #0
 80048ee:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80048f2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80048f6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80048fa:	ebb2 0408 	subs.w	r4, r2, r8
 80048fe:	eb63 0509 	sbc.w	r5, r3, r9
 8004902:	f04f 0200 	mov.w	r2, #0
 8004906:	f04f 0300 	mov.w	r3, #0
 800490a:	00eb      	lsls	r3, r5, #3
 800490c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004910:	00e2      	lsls	r2, r4, #3
 8004912:	4614      	mov	r4, r2
 8004914:	461d      	mov	r5, r3
 8004916:	eb14 030a 	adds.w	r3, r4, sl
 800491a:	603b      	str	r3, [r7, #0]
 800491c:	eb45 030b 	adc.w	r3, r5, fp
 8004920:	607b      	str	r3, [r7, #4]
 8004922:	f04f 0200 	mov.w	r2, #0
 8004926:	f04f 0300 	mov.w	r3, #0
 800492a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800492e:	4629      	mov	r1, r5
 8004930:	028b      	lsls	r3, r1, #10
 8004932:	4621      	mov	r1, r4
 8004934:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004938:	4621      	mov	r1, r4
 800493a:	028a      	lsls	r2, r1, #10
 800493c:	4610      	mov	r0, r2
 800493e:	4619      	mov	r1, r3
 8004940:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004942:	2200      	movs	r2, #0
 8004944:	60bb      	str	r3, [r7, #8]
 8004946:	60fa      	str	r2, [r7, #12]
 8004948:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800494c:	f7fb fca0 	bl	8000290 <__aeabi_uldivmod>
 8004950:	4602      	mov	r2, r0
 8004952:	460b      	mov	r3, r1
 8004954:	4613      	mov	r3, r2
 8004956:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004958:	4b0b      	ldr	r3, [pc, #44]	; (8004988 <HAL_RCC_GetSysClockFreq+0x180>)
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	0c1b      	lsrs	r3, r3, #16
 800495e:	f003 0303 	and.w	r3, r3, #3
 8004962:	3301      	adds	r3, #1
 8004964:	005b      	lsls	r3, r3, #1
 8004966:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8004968:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800496a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800496c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004970:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004972:	e002      	b.n	800497a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004974:	4b05      	ldr	r3, [pc, #20]	; (800498c <HAL_RCC_GetSysClockFreq+0x184>)
 8004976:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004978:	bf00      	nop
    }
  }
  return sysclockfreq;
 800497a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800497c:	4618      	mov	r0, r3
 800497e:	3740      	adds	r7, #64	; 0x40
 8004980:	46bd      	mov	sp, r7
 8004982:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004986:	bf00      	nop
 8004988:	40023800 	.word	0x40023800
 800498c:	00f42400 	.word	0x00f42400
 8004990:	017d7840 	.word	0x017d7840

08004994 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004994:	b480      	push	{r7}
 8004996:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004998:	4b03      	ldr	r3, [pc, #12]	; (80049a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800499a:	681b      	ldr	r3, [r3, #0]
}
 800499c:	4618      	mov	r0, r3
 800499e:	46bd      	mov	sp, r7
 80049a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a4:	4770      	bx	lr
 80049a6:	bf00      	nop
 80049a8:	200000f8 	.word	0x200000f8

080049ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80049b0:	f7ff fff0 	bl	8004994 <HAL_RCC_GetHCLKFreq>
 80049b4:	4602      	mov	r2, r0
 80049b6:	4b05      	ldr	r3, [pc, #20]	; (80049cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	0a9b      	lsrs	r3, r3, #10
 80049bc:	f003 0307 	and.w	r3, r3, #7
 80049c0:	4903      	ldr	r1, [pc, #12]	; (80049d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80049c2:	5ccb      	ldrb	r3, [r1, r3]
 80049c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	bd80      	pop	{r7, pc}
 80049cc:	40023800 	.word	0x40023800
 80049d0:	08009488 	.word	0x08009488

080049d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80049d8:	f7ff ffdc 	bl	8004994 <HAL_RCC_GetHCLKFreq>
 80049dc:	4602      	mov	r2, r0
 80049de:	4b05      	ldr	r3, [pc, #20]	; (80049f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80049e0:	689b      	ldr	r3, [r3, #8]
 80049e2:	0b5b      	lsrs	r3, r3, #13
 80049e4:	f003 0307 	and.w	r3, r3, #7
 80049e8:	4903      	ldr	r1, [pc, #12]	; (80049f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80049ea:	5ccb      	ldrb	r3, [r1, r3]
 80049ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	bd80      	pop	{r7, pc}
 80049f4:	40023800 	.word	0x40023800
 80049f8:	08009488 	.word	0x08009488

080049fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b082      	sub	sp, #8
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d101      	bne.n	8004a0e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e07b      	b.n	8004b06 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d108      	bne.n	8004a28 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a1e:	d009      	beq.n	8004a34 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2200      	movs	r2, #0
 8004a24:	61da      	str	r2, [r3, #28]
 8004a26:	e005      	b.n	8004a34 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2200      	movs	r2, #0
 8004a32:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2200      	movs	r2, #0
 8004a38:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d106      	bne.n	8004a54 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004a4e:	6878      	ldr	r0, [r7, #4]
 8004a50:	f7fe f954 	bl	8002cfc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2202      	movs	r2, #2
 8004a58:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	681a      	ldr	r2, [r3, #0]
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a6a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004a7c:	431a      	orrs	r2, r3
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	68db      	ldr	r3, [r3, #12]
 8004a82:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a86:	431a      	orrs	r2, r3
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	691b      	ldr	r3, [r3, #16]
 8004a8c:	f003 0302 	and.w	r3, r3, #2
 8004a90:	431a      	orrs	r2, r3
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	695b      	ldr	r3, [r3, #20]
 8004a96:	f003 0301 	and.w	r3, r3, #1
 8004a9a:	431a      	orrs	r2, r3
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	699b      	ldr	r3, [r3, #24]
 8004aa0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004aa4:	431a      	orrs	r2, r3
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	69db      	ldr	r3, [r3, #28]
 8004aaa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004aae:	431a      	orrs	r2, r3
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6a1b      	ldr	r3, [r3, #32]
 8004ab4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ab8:	ea42 0103 	orr.w	r1, r2, r3
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ac0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	430a      	orrs	r2, r1
 8004aca:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	699b      	ldr	r3, [r3, #24]
 8004ad0:	0c1b      	lsrs	r3, r3, #16
 8004ad2:	f003 0104 	and.w	r1, r3, #4
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ada:	f003 0210 	and.w	r2, r3, #16
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	430a      	orrs	r2, r1
 8004ae4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	69da      	ldr	r2, [r3, #28]
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004af4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2200      	movs	r2, #0
 8004afa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2201      	movs	r2, #1
 8004b00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004b04:	2300      	movs	r3, #0
}
 8004b06:	4618      	mov	r0, r3
 8004b08:	3708      	adds	r7, #8
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bd80      	pop	{r7, pc}

08004b0e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b0e:	b580      	push	{r7, lr}
 8004b10:	b082      	sub	sp, #8
 8004b12:	af00      	add	r7, sp, #0
 8004b14:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d101      	bne.n	8004b20 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	e041      	b.n	8004ba4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b26:	b2db      	uxtb	r3, r3
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d106      	bne.n	8004b3a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b34:	6878      	ldr	r0, [r7, #4]
 8004b36:	f7fe f929 	bl	8002d8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2202      	movs	r2, #2
 8004b3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	3304      	adds	r3, #4
 8004b4a:	4619      	mov	r1, r3
 8004b4c:	4610      	mov	r0, r2
 8004b4e:	f000 fd81 	bl	8005654 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2201      	movs	r2, #1
 8004b56:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2201      	movs	r2, #1
 8004b5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2201      	movs	r2, #1
 8004b66:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2201      	movs	r2, #1
 8004b6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2201      	movs	r2, #1
 8004b76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2201      	movs	r2, #1
 8004b86:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2201      	movs	r2, #1
 8004b96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004ba2:	2300      	movs	r3, #0
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	3708      	adds	r7, #8
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd80      	pop	{r7, pc}

08004bac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b085      	sub	sp, #20
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bba:	b2db      	uxtb	r3, r3
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	d001      	beq.n	8004bc4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	e044      	b.n	8004c4e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2202      	movs	r2, #2
 8004bc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	68da      	ldr	r2, [r3, #12]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f042 0201 	orr.w	r2, r2, #1
 8004bda:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a1e      	ldr	r2, [pc, #120]	; (8004c5c <HAL_TIM_Base_Start_IT+0xb0>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d018      	beq.n	8004c18 <HAL_TIM_Base_Start_IT+0x6c>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bee:	d013      	beq.n	8004c18 <HAL_TIM_Base_Start_IT+0x6c>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a1a      	ldr	r2, [pc, #104]	; (8004c60 <HAL_TIM_Base_Start_IT+0xb4>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d00e      	beq.n	8004c18 <HAL_TIM_Base_Start_IT+0x6c>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a19      	ldr	r2, [pc, #100]	; (8004c64 <HAL_TIM_Base_Start_IT+0xb8>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d009      	beq.n	8004c18 <HAL_TIM_Base_Start_IT+0x6c>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a17      	ldr	r2, [pc, #92]	; (8004c68 <HAL_TIM_Base_Start_IT+0xbc>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d004      	beq.n	8004c18 <HAL_TIM_Base_Start_IT+0x6c>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a16      	ldr	r2, [pc, #88]	; (8004c6c <HAL_TIM_Base_Start_IT+0xc0>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d111      	bne.n	8004c3c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	f003 0307 	and.w	r3, r3, #7
 8004c22:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2b06      	cmp	r3, #6
 8004c28:	d010      	beq.n	8004c4c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	681a      	ldr	r2, [r3, #0]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f042 0201 	orr.w	r2, r2, #1
 8004c38:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c3a:	e007      	b.n	8004c4c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	681a      	ldr	r2, [r3, #0]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f042 0201 	orr.w	r2, r2, #1
 8004c4a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c4c:	2300      	movs	r3, #0
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	3714      	adds	r7, #20
 8004c52:	46bd      	mov	sp, r7
 8004c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c58:	4770      	bx	lr
 8004c5a:	bf00      	nop
 8004c5c:	40010000 	.word	0x40010000
 8004c60:	40000400 	.word	0x40000400
 8004c64:	40000800 	.word	0x40000800
 8004c68:	40000c00 	.word	0x40000c00
 8004c6c:	40014000 	.word	0x40014000

08004c70 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b083      	sub	sp, #12
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	68da      	ldr	r2, [r3, #12]
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f022 0201 	bic.w	r2, r2, #1
 8004c86:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	6a1a      	ldr	r2, [r3, #32]
 8004c8e:	f241 1311 	movw	r3, #4369	; 0x1111
 8004c92:	4013      	ands	r3, r2
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d10f      	bne.n	8004cb8 <HAL_TIM_Base_Stop_IT+0x48>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	6a1a      	ldr	r2, [r3, #32]
 8004c9e:	f240 4344 	movw	r3, #1092	; 0x444
 8004ca2:	4013      	ands	r3, r2
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d107      	bne.n	8004cb8 <HAL_TIM_Base_Stop_IT+0x48>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	681a      	ldr	r2, [r3, #0]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f022 0201 	bic.w	r2, r2, #1
 8004cb6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2201      	movs	r2, #1
 8004cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004cc0:	2300      	movs	r3, #0
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	370c      	adds	r7, #12
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ccc:	4770      	bx	lr

08004cce <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004cce:	b580      	push	{r7, lr}
 8004cd0:	b082      	sub	sp, #8
 8004cd2:	af00      	add	r7, sp, #0
 8004cd4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d101      	bne.n	8004ce0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004cdc:	2301      	movs	r3, #1
 8004cde:	e041      	b.n	8004d64 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ce6:	b2db      	uxtb	r3, r3
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d106      	bne.n	8004cfa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004cf4:	6878      	ldr	r0, [r7, #4]
 8004cf6:	f000 f839 	bl	8004d6c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2202      	movs	r2, #2
 8004cfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	3304      	adds	r3, #4
 8004d0a:	4619      	mov	r1, r3
 8004d0c:	4610      	mov	r0, r2
 8004d0e:	f000 fca1 	bl	8005654 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2201      	movs	r2, #1
 8004d16:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2201      	movs	r2, #1
 8004d1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2201      	movs	r2, #1
 8004d26:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2201      	movs	r2, #1
 8004d36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2201      	movs	r2, #1
 8004d46:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2201      	movs	r2, #1
 8004d4e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2201      	movs	r2, #1
 8004d56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d62:	2300      	movs	r3, #0
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3708      	adds	r7, #8
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}

08004d6c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b083      	sub	sp, #12
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004d74:	bf00      	nop
 8004d76:	370c      	adds	r7, #12
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7e:	4770      	bx	lr

08004d80 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b084      	sub	sp, #16
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
 8004d88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d109      	bne.n	8004da8 <HAL_TIM_PWM_Start_IT+0x28>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d9a:	b2db      	uxtb	r3, r3
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	bf14      	ite	ne
 8004da0:	2301      	movne	r3, #1
 8004da2:	2300      	moveq	r3, #0
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	e022      	b.n	8004dee <HAL_TIM_PWM_Start_IT+0x6e>
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	2b04      	cmp	r3, #4
 8004dac:	d109      	bne.n	8004dc2 <HAL_TIM_PWM_Start_IT+0x42>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	bf14      	ite	ne
 8004dba:	2301      	movne	r3, #1
 8004dbc:	2300      	moveq	r3, #0
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	e015      	b.n	8004dee <HAL_TIM_PWM_Start_IT+0x6e>
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	2b08      	cmp	r3, #8
 8004dc6:	d109      	bne.n	8004ddc <HAL_TIM_PWM_Start_IT+0x5c>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004dce:	b2db      	uxtb	r3, r3
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	bf14      	ite	ne
 8004dd4:	2301      	movne	r3, #1
 8004dd6:	2300      	moveq	r3, #0
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	e008      	b.n	8004dee <HAL_TIM_PWM_Start_IT+0x6e>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004de2:	b2db      	uxtb	r3, r3
 8004de4:	2b01      	cmp	r3, #1
 8004de6:	bf14      	ite	ne
 8004de8:	2301      	movne	r3, #1
 8004dea:	2300      	moveq	r3, #0
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d001      	beq.n	8004df6 <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 8004df2:	2301      	movs	r3, #1
 8004df4:	e0b3      	b.n	8004f5e <HAL_TIM_PWM_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d104      	bne.n	8004e06 <HAL_TIM_PWM_Start_IT+0x86>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2202      	movs	r2, #2
 8004e00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e04:	e013      	b.n	8004e2e <HAL_TIM_PWM_Start_IT+0xae>
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	2b04      	cmp	r3, #4
 8004e0a:	d104      	bne.n	8004e16 <HAL_TIM_PWM_Start_IT+0x96>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2202      	movs	r2, #2
 8004e10:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e14:	e00b      	b.n	8004e2e <HAL_TIM_PWM_Start_IT+0xae>
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	2b08      	cmp	r3, #8
 8004e1a:	d104      	bne.n	8004e26 <HAL_TIM_PWM_Start_IT+0xa6>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2202      	movs	r2, #2
 8004e20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e24:	e003      	b.n	8004e2e <HAL_TIM_PWM_Start_IT+0xae>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2202      	movs	r2, #2
 8004e2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	2b0c      	cmp	r3, #12
 8004e32:	d841      	bhi.n	8004eb8 <HAL_TIM_PWM_Start_IT+0x138>
 8004e34:	a201      	add	r2, pc, #4	; (adr r2, 8004e3c <HAL_TIM_PWM_Start_IT+0xbc>)
 8004e36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e3a:	bf00      	nop
 8004e3c:	08004e71 	.word	0x08004e71
 8004e40:	08004eb9 	.word	0x08004eb9
 8004e44:	08004eb9 	.word	0x08004eb9
 8004e48:	08004eb9 	.word	0x08004eb9
 8004e4c:	08004e83 	.word	0x08004e83
 8004e50:	08004eb9 	.word	0x08004eb9
 8004e54:	08004eb9 	.word	0x08004eb9
 8004e58:	08004eb9 	.word	0x08004eb9
 8004e5c:	08004e95 	.word	0x08004e95
 8004e60:	08004eb9 	.word	0x08004eb9
 8004e64:	08004eb9 	.word	0x08004eb9
 8004e68:	08004eb9 	.word	0x08004eb9
 8004e6c:	08004ea7 	.word	0x08004ea7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	68da      	ldr	r2, [r3, #12]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f042 0202 	orr.w	r2, r2, #2
 8004e7e:	60da      	str	r2, [r3, #12]
      break;
 8004e80:	e01d      	b.n	8004ebe <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	68da      	ldr	r2, [r3, #12]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f042 0204 	orr.w	r2, r2, #4
 8004e90:	60da      	str	r2, [r3, #12]
      break;
 8004e92:	e014      	b.n	8004ebe <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	68da      	ldr	r2, [r3, #12]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f042 0208 	orr.w	r2, r2, #8
 8004ea2:	60da      	str	r2, [r3, #12]
      break;
 8004ea4:	e00b      	b.n	8004ebe <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	68da      	ldr	r2, [r3, #12]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f042 0210 	orr.w	r2, r2, #16
 8004eb4:	60da      	str	r2, [r3, #12]
      break;
 8004eb6:	e002      	b.n	8004ebe <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	73fb      	strb	r3, [r7, #15]
      break;
 8004ebc:	bf00      	nop
  }

  if (status == HAL_OK)
 8004ebe:	7bfb      	ldrb	r3, [r7, #15]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d14b      	bne.n	8004f5c <HAL_TIM_PWM_Start_IT+0x1dc>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	2201      	movs	r2, #1
 8004eca:	6839      	ldr	r1, [r7, #0]
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f000 fe67 	bl	8005ba0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a24      	ldr	r2, [pc, #144]	; (8004f68 <HAL_TIM_PWM_Start_IT+0x1e8>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d107      	bne.n	8004eec <HAL_TIM_PWM_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004eea:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a1d      	ldr	r2, [pc, #116]	; (8004f68 <HAL_TIM_PWM_Start_IT+0x1e8>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d018      	beq.n	8004f28 <HAL_TIM_PWM_Start_IT+0x1a8>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004efe:	d013      	beq.n	8004f28 <HAL_TIM_PWM_Start_IT+0x1a8>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a19      	ldr	r2, [pc, #100]	; (8004f6c <HAL_TIM_PWM_Start_IT+0x1ec>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d00e      	beq.n	8004f28 <HAL_TIM_PWM_Start_IT+0x1a8>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a18      	ldr	r2, [pc, #96]	; (8004f70 <HAL_TIM_PWM_Start_IT+0x1f0>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d009      	beq.n	8004f28 <HAL_TIM_PWM_Start_IT+0x1a8>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a16      	ldr	r2, [pc, #88]	; (8004f74 <HAL_TIM_PWM_Start_IT+0x1f4>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d004      	beq.n	8004f28 <HAL_TIM_PWM_Start_IT+0x1a8>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a15      	ldr	r2, [pc, #84]	; (8004f78 <HAL_TIM_PWM_Start_IT+0x1f8>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d111      	bne.n	8004f4c <HAL_TIM_PWM_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	689b      	ldr	r3, [r3, #8]
 8004f2e:	f003 0307 	and.w	r3, r3, #7
 8004f32:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	2b06      	cmp	r3, #6
 8004f38:	d010      	beq.n	8004f5c <HAL_TIM_PWM_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f042 0201 	orr.w	r2, r2, #1
 8004f48:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f4a:	e007      	b.n	8004f5c <HAL_TIM_PWM_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f042 0201 	orr.w	r2, r2, #1
 8004f5a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004f5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3710      	adds	r7, #16
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
 8004f66:	bf00      	nop
 8004f68:	40010000 	.word	0x40010000
 8004f6c:	40000400 	.word	0x40000400
 8004f70:	40000800 	.word	0x40000800
 8004f74:	40000c00 	.word	0x40000c00
 8004f78:	40014000 	.word	0x40014000

08004f7c <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b084      	sub	sp, #16
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
 8004f84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f86:	2300      	movs	r3, #0
 8004f88:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	2b0c      	cmp	r3, #12
 8004f8e:	d841      	bhi.n	8005014 <HAL_TIM_PWM_Stop_IT+0x98>
 8004f90:	a201      	add	r2, pc, #4	; (adr r2, 8004f98 <HAL_TIM_PWM_Stop_IT+0x1c>)
 8004f92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f96:	bf00      	nop
 8004f98:	08004fcd 	.word	0x08004fcd
 8004f9c:	08005015 	.word	0x08005015
 8004fa0:	08005015 	.word	0x08005015
 8004fa4:	08005015 	.word	0x08005015
 8004fa8:	08004fdf 	.word	0x08004fdf
 8004fac:	08005015 	.word	0x08005015
 8004fb0:	08005015 	.word	0x08005015
 8004fb4:	08005015 	.word	0x08005015
 8004fb8:	08004ff1 	.word	0x08004ff1
 8004fbc:	08005015 	.word	0x08005015
 8004fc0:	08005015 	.word	0x08005015
 8004fc4:	08005015 	.word	0x08005015
 8004fc8:	08005003 	.word	0x08005003
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	68da      	ldr	r2, [r3, #12]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f022 0202 	bic.w	r2, r2, #2
 8004fda:	60da      	str	r2, [r3, #12]
      break;
 8004fdc:	e01d      	b.n	800501a <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	68da      	ldr	r2, [r3, #12]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f022 0204 	bic.w	r2, r2, #4
 8004fec:	60da      	str	r2, [r3, #12]
      break;
 8004fee:	e014      	b.n	800501a <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	68da      	ldr	r2, [r3, #12]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f022 0208 	bic.w	r2, r2, #8
 8004ffe:	60da      	str	r2, [r3, #12]
      break;
 8005000:	e00b      	b.n	800501a <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	68da      	ldr	r2, [r3, #12]
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f022 0210 	bic.w	r2, r2, #16
 8005010:	60da      	str	r2, [r3, #12]
      break;
 8005012:	e002      	b.n	800501a <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8005014:	2301      	movs	r3, #1
 8005016:	73fb      	strb	r3, [r7, #15]
      break;
 8005018:	bf00      	nop
  }

  if (status == HAL_OK)
 800501a:	7bfb      	ldrb	r3, [r7, #15]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d157      	bne.n	80050d0 <HAL_TIM_PWM_Stop_IT+0x154>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	2200      	movs	r2, #0
 8005026:	6839      	ldr	r1, [r7, #0]
 8005028:	4618      	mov	r0, r3
 800502a:	f000 fdb9 	bl	8005ba0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a2a      	ldr	r2, [pc, #168]	; (80050dc <HAL_TIM_PWM_Stop_IT+0x160>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d117      	bne.n	8005068 <HAL_TIM_PWM_Stop_IT+0xec>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	6a1a      	ldr	r2, [r3, #32]
 800503e:	f241 1311 	movw	r3, #4369	; 0x1111
 8005042:	4013      	ands	r3, r2
 8005044:	2b00      	cmp	r3, #0
 8005046:	d10f      	bne.n	8005068 <HAL_TIM_PWM_Stop_IT+0xec>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	6a1a      	ldr	r2, [r3, #32]
 800504e:	f240 4344 	movw	r3, #1092	; 0x444
 8005052:	4013      	ands	r3, r2
 8005054:	2b00      	cmp	r3, #0
 8005056:	d107      	bne.n	8005068 <HAL_TIM_PWM_Stop_IT+0xec>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005066:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	6a1a      	ldr	r2, [r3, #32]
 800506e:	f241 1311 	movw	r3, #4369	; 0x1111
 8005072:	4013      	ands	r3, r2
 8005074:	2b00      	cmp	r3, #0
 8005076:	d10f      	bne.n	8005098 <HAL_TIM_PWM_Stop_IT+0x11c>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	6a1a      	ldr	r2, [r3, #32]
 800507e:	f240 4344 	movw	r3, #1092	; 0x444
 8005082:	4013      	ands	r3, r2
 8005084:	2b00      	cmp	r3, #0
 8005086:	d107      	bne.n	8005098 <HAL_TIM_PWM_Stop_IT+0x11c>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f022 0201 	bic.w	r2, r2, #1
 8005096:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d104      	bne.n	80050a8 <HAL_TIM_PWM_Stop_IT+0x12c>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2201      	movs	r2, #1
 80050a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80050a6:	e013      	b.n	80050d0 <HAL_TIM_PWM_Stop_IT+0x154>
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	2b04      	cmp	r3, #4
 80050ac:	d104      	bne.n	80050b8 <HAL_TIM_PWM_Stop_IT+0x13c>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2201      	movs	r2, #1
 80050b2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80050b6:	e00b      	b.n	80050d0 <HAL_TIM_PWM_Stop_IT+0x154>
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	2b08      	cmp	r3, #8
 80050bc:	d104      	bne.n	80050c8 <HAL_TIM_PWM_Stop_IT+0x14c>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2201      	movs	r2, #1
 80050c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80050c6:	e003      	b.n	80050d0 <HAL_TIM_PWM_Stop_IT+0x154>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2201      	movs	r2, #1
 80050cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 80050d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80050d2:	4618      	mov	r0, r3
 80050d4:	3710      	adds	r7, #16
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bd80      	pop	{r7, pc}
 80050da:	bf00      	nop
 80050dc:	40010000 	.word	0x40010000

080050e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b082      	sub	sp, #8
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	691b      	ldr	r3, [r3, #16]
 80050ee:	f003 0302 	and.w	r3, r3, #2
 80050f2:	2b02      	cmp	r3, #2
 80050f4:	d122      	bne.n	800513c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	68db      	ldr	r3, [r3, #12]
 80050fc:	f003 0302 	and.w	r3, r3, #2
 8005100:	2b02      	cmp	r3, #2
 8005102:	d11b      	bne.n	800513c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f06f 0202 	mvn.w	r2, #2
 800510c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2201      	movs	r2, #1
 8005112:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	699b      	ldr	r3, [r3, #24]
 800511a:	f003 0303 	and.w	r3, r3, #3
 800511e:	2b00      	cmp	r3, #0
 8005120:	d003      	beq.n	800512a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	f000 fa77 	bl	8005616 <HAL_TIM_IC_CaptureCallback>
 8005128:	e005      	b.n	8005136 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800512a:	6878      	ldr	r0, [r7, #4]
 800512c:	f000 fa69 	bl	8005602 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005130:	6878      	ldr	r0, [r7, #4]
 8005132:	f000 fa7a 	bl	800562a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2200      	movs	r2, #0
 800513a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	691b      	ldr	r3, [r3, #16]
 8005142:	f003 0304 	and.w	r3, r3, #4
 8005146:	2b04      	cmp	r3, #4
 8005148:	d122      	bne.n	8005190 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	68db      	ldr	r3, [r3, #12]
 8005150:	f003 0304 	and.w	r3, r3, #4
 8005154:	2b04      	cmp	r3, #4
 8005156:	d11b      	bne.n	8005190 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f06f 0204 	mvn.w	r2, #4
 8005160:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2202      	movs	r2, #2
 8005166:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	699b      	ldr	r3, [r3, #24]
 800516e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005172:	2b00      	cmp	r3, #0
 8005174:	d003      	beq.n	800517e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f000 fa4d 	bl	8005616 <HAL_TIM_IC_CaptureCallback>
 800517c:	e005      	b.n	800518a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f000 fa3f 	bl	8005602 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005184:	6878      	ldr	r0, [r7, #4]
 8005186:	f000 fa50 	bl	800562a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2200      	movs	r2, #0
 800518e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	691b      	ldr	r3, [r3, #16]
 8005196:	f003 0308 	and.w	r3, r3, #8
 800519a:	2b08      	cmp	r3, #8
 800519c:	d122      	bne.n	80051e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	68db      	ldr	r3, [r3, #12]
 80051a4:	f003 0308 	and.w	r3, r3, #8
 80051a8:	2b08      	cmp	r3, #8
 80051aa:	d11b      	bne.n	80051e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f06f 0208 	mvn.w	r2, #8
 80051b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2204      	movs	r2, #4
 80051ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	69db      	ldr	r3, [r3, #28]
 80051c2:	f003 0303 	and.w	r3, r3, #3
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d003      	beq.n	80051d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051ca:	6878      	ldr	r0, [r7, #4]
 80051cc:	f000 fa23 	bl	8005616 <HAL_TIM_IC_CaptureCallback>
 80051d0:	e005      	b.n	80051de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f000 fa15 	bl	8005602 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	f000 fa26 	bl	800562a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	691b      	ldr	r3, [r3, #16]
 80051ea:	f003 0310 	and.w	r3, r3, #16
 80051ee:	2b10      	cmp	r3, #16
 80051f0:	d122      	bne.n	8005238 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	68db      	ldr	r3, [r3, #12]
 80051f8:	f003 0310 	and.w	r3, r3, #16
 80051fc:	2b10      	cmp	r3, #16
 80051fe:	d11b      	bne.n	8005238 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f06f 0210 	mvn.w	r2, #16
 8005208:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2208      	movs	r2, #8
 800520e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	69db      	ldr	r3, [r3, #28]
 8005216:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800521a:	2b00      	cmp	r3, #0
 800521c:	d003      	beq.n	8005226 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f000 f9f9 	bl	8005616 <HAL_TIM_IC_CaptureCallback>
 8005224:	e005      	b.n	8005232 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	f000 f9eb 	bl	8005602 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800522c:	6878      	ldr	r0, [r7, #4]
 800522e:	f000 f9fc 	bl	800562a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2200      	movs	r2, #0
 8005236:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	691b      	ldr	r3, [r3, #16]
 800523e:	f003 0301 	and.w	r3, r3, #1
 8005242:	2b01      	cmp	r3, #1
 8005244:	d10e      	bne.n	8005264 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	68db      	ldr	r3, [r3, #12]
 800524c:	f003 0301 	and.w	r3, r3, #1
 8005250:	2b01      	cmp	r3, #1
 8005252:	d107      	bne.n	8005264 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f06f 0201 	mvn.w	r2, #1
 800525c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	f7fc fcae 	bl	8001bc0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	691b      	ldr	r3, [r3, #16]
 800526a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800526e:	2b80      	cmp	r3, #128	; 0x80
 8005270:	d10e      	bne.n	8005290 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	68db      	ldr	r3, [r3, #12]
 8005278:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800527c:	2b80      	cmp	r3, #128	; 0x80
 800527e:	d107      	bne.n	8005290 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005288:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f000 fd26 	bl	8005cdc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	691b      	ldr	r3, [r3, #16]
 8005296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800529a:	2b40      	cmp	r3, #64	; 0x40
 800529c:	d10e      	bne.n	80052bc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	68db      	ldr	r3, [r3, #12]
 80052a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052a8:	2b40      	cmp	r3, #64	; 0x40
 80052aa:	d107      	bne.n	80052bc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80052b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f000 f9c1 	bl	800563e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	691b      	ldr	r3, [r3, #16]
 80052c2:	f003 0320 	and.w	r3, r3, #32
 80052c6:	2b20      	cmp	r3, #32
 80052c8:	d10e      	bne.n	80052e8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	68db      	ldr	r3, [r3, #12]
 80052d0:	f003 0320 	and.w	r3, r3, #32
 80052d4:	2b20      	cmp	r3, #32
 80052d6:	d107      	bne.n	80052e8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f06f 0220 	mvn.w	r2, #32
 80052e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	f000 fcf0 	bl	8005cc8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80052e8:	bf00      	nop
 80052ea:	3708      	adds	r7, #8
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd80      	pop	{r7, pc}

080052f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b086      	sub	sp, #24
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	60f8      	str	r0, [r7, #12]
 80052f8:	60b9      	str	r1, [r7, #8]
 80052fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052fc:	2300      	movs	r3, #0
 80052fe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005306:	2b01      	cmp	r3, #1
 8005308:	d101      	bne.n	800530e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800530a:	2302      	movs	r3, #2
 800530c:	e0ae      	b.n	800546c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2201      	movs	r2, #1
 8005312:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2b0c      	cmp	r3, #12
 800531a:	f200 809f 	bhi.w	800545c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800531e:	a201      	add	r2, pc, #4	; (adr r2, 8005324 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005324:	08005359 	.word	0x08005359
 8005328:	0800545d 	.word	0x0800545d
 800532c:	0800545d 	.word	0x0800545d
 8005330:	0800545d 	.word	0x0800545d
 8005334:	08005399 	.word	0x08005399
 8005338:	0800545d 	.word	0x0800545d
 800533c:	0800545d 	.word	0x0800545d
 8005340:	0800545d 	.word	0x0800545d
 8005344:	080053db 	.word	0x080053db
 8005348:	0800545d 	.word	0x0800545d
 800534c:	0800545d 	.word	0x0800545d
 8005350:	0800545d 	.word	0x0800545d
 8005354:	0800541b 	.word	0x0800541b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	68b9      	ldr	r1, [r7, #8]
 800535e:	4618      	mov	r0, r3
 8005360:	f000 f9f8 	bl	8005754 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	699a      	ldr	r2, [r3, #24]
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f042 0208 	orr.w	r2, r2, #8
 8005372:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	699a      	ldr	r2, [r3, #24]
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f022 0204 	bic.w	r2, r2, #4
 8005382:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	6999      	ldr	r1, [r3, #24]
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	691a      	ldr	r2, [r3, #16]
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	430a      	orrs	r2, r1
 8005394:	619a      	str	r2, [r3, #24]
      break;
 8005396:	e064      	b.n	8005462 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	68b9      	ldr	r1, [r7, #8]
 800539e:	4618      	mov	r0, r3
 80053a0:	f000 fa3e 	bl	8005820 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	699a      	ldr	r2, [r3, #24]
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80053b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	699a      	ldr	r2, [r3, #24]
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	6999      	ldr	r1, [r3, #24]
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	691b      	ldr	r3, [r3, #16]
 80053ce:	021a      	lsls	r2, r3, #8
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	430a      	orrs	r2, r1
 80053d6:	619a      	str	r2, [r3, #24]
      break;
 80053d8:	e043      	b.n	8005462 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	68b9      	ldr	r1, [r7, #8]
 80053e0:	4618      	mov	r0, r3
 80053e2:	f000 fa89 	bl	80058f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	69da      	ldr	r2, [r3, #28]
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f042 0208 	orr.w	r2, r2, #8
 80053f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	69da      	ldr	r2, [r3, #28]
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f022 0204 	bic.w	r2, r2, #4
 8005404:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	69d9      	ldr	r1, [r3, #28]
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	691a      	ldr	r2, [r3, #16]
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	430a      	orrs	r2, r1
 8005416:	61da      	str	r2, [r3, #28]
      break;
 8005418:	e023      	b.n	8005462 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	68b9      	ldr	r1, [r7, #8]
 8005420:	4618      	mov	r0, r3
 8005422:	f000 fad3 	bl	80059cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	69da      	ldr	r2, [r3, #28]
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005434:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	69da      	ldr	r2, [r3, #28]
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005444:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	69d9      	ldr	r1, [r3, #28]
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	691b      	ldr	r3, [r3, #16]
 8005450:	021a      	lsls	r2, r3, #8
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	430a      	orrs	r2, r1
 8005458:	61da      	str	r2, [r3, #28]
      break;
 800545a:	e002      	b.n	8005462 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	75fb      	strb	r3, [r7, #23]
      break;
 8005460:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	2200      	movs	r2, #0
 8005466:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800546a:	7dfb      	ldrb	r3, [r7, #23]
}
 800546c:	4618      	mov	r0, r3
 800546e:	3718      	adds	r7, #24
 8005470:	46bd      	mov	sp, r7
 8005472:	bd80      	pop	{r7, pc}

08005474 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b084      	sub	sp, #16
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
 800547c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800547e:	2300      	movs	r3, #0
 8005480:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005488:	2b01      	cmp	r3, #1
 800548a:	d101      	bne.n	8005490 <HAL_TIM_ConfigClockSource+0x1c>
 800548c:	2302      	movs	r3, #2
 800548e:	e0b4      	b.n	80055fa <HAL_TIM_ConfigClockSource+0x186>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2201      	movs	r2, #1
 8005494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2202      	movs	r2, #2
 800549c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	689b      	ldr	r3, [r3, #8]
 80054a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80054ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80054b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	68ba      	ldr	r2, [r7, #8]
 80054be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054c8:	d03e      	beq.n	8005548 <HAL_TIM_ConfigClockSource+0xd4>
 80054ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054ce:	f200 8087 	bhi.w	80055e0 <HAL_TIM_ConfigClockSource+0x16c>
 80054d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054d6:	f000 8086 	beq.w	80055e6 <HAL_TIM_ConfigClockSource+0x172>
 80054da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054de:	d87f      	bhi.n	80055e0 <HAL_TIM_ConfigClockSource+0x16c>
 80054e0:	2b70      	cmp	r3, #112	; 0x70
 80054e2:	d01a      	beq.n	800551a <HAL_TIM_ConfigClockSource+0xa6>
 80054e4:	2b70      	cmp	r3, #112	; 0x70
 80054e6:	d87b      	bhi.n	80055e0 <HAL_TIM_ConfigClockSource+0x16c>
 80054e8:	2b60      	cmp	r3, #96	; 0x60
 80054ea:	d050      	beq.n	800558e <HAL_TIM_ConfigClockSource+0x11a>
 80054ec:	2b60      	cmp	r3, #96	; 0x60
 80054ee:	d877      	bhi.n	80055e0 <HAL_TIM_ConfigClockSource+0x16c>
 80054f0:	2b50      	cmp	r3, #80	; 0x50
 80054f2:	d03c      	beq.n	800556e <HAL_TIM_ConfigClockSource+0xfa>
 80054f4:	2b50      	cmp	r3, #80	; 0x50
 80054f6:	d873      	bhi.n	80055e0 <HAL_TIM_ConfigClockSource+0x16c>
 80054f8:	2b40      	cmp	r3, #64	; 0x40
 80054fa:	d058      	beq.n	80055ae <HAL_TIM_ConfigClockSource+0x13a>
 80054fc:	2b40      	cmp	r3, #64	; 0x40
 80054fe:	d86f      	bhi.n	80055e0 <HAL_TIM_ConfigClockSource+0x16c>
 8005500:	2b30      	cmp	r3, #48	; 0x30
 8005502:	d064      	beq.n	80055ce <HAL_TIM_ConfigClockSource+0x15a>
 8005504:	2b30      	cmp	r3, #48	; 0x30
 8005506:	d86b      	bhi.n	80055e0 <HAL_TIM_ConfigClockSource+0x16c>
 8005508:	2b20      	cmp	r3, #32
 800550a:	d060      	beq.n	80055ce <HAL_TIM_ConfigClockSource+0x15a>
 800550c:	2b20      	cmp	r3, #32
 800550e:	d867      	bhi.n	80055e0 <HAL_TIM_ConfigClockSource+0x16c>
 8005510:	2b00      	cmp	r3, #0
 8005512:	d05c      	beq.n	80055ce <HAL_TIM_ConfigClockSource+0x15a>
 8005514:	2b10      	cmp	r3, #16
 8005516:	d05a      	beq.n	80055ce <HAL_TIM_ConfigClockSource+0x15a>
 8005518:	e062      	b.n	80055e0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6818      	ldr	r0, [r3, #0]
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	6899      	ldr	r1, [r3, #8]
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	685a      	ldr	r2, [r3, #4]
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	68db      	ldr	r3, [r3, #12]
 800552a:	f000 fb19 	bl	8005b60 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800553c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	68ba      	ldr	r2, [r7, #8]
 8005544:	609a      	str	r2, [r3, #8]
      break;
 8005546:	e04f      	b.n	80055e8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6818      	ldr	r0, [r3, #0]
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	6899      	ldr	r1, [r3, #8]
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	685a      	ldr	r2, [r3, #4]
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	68db      	ldr	r3, [r3, #12]
 8005558:	f000 fb02 	bl	8005b60 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	689a      	ldr	r2, [r3, #8]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800556a:	609a      	str	r2, [r3, #8]
      break;
 800556c:	e03c      	b.n	80055e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6818      	ldr	r0, [r3, #0]
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	6859      	ldr	r1, [r3, #4]
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	68db      	ldr	r3, [r3, #12]
 800557a:	461a      	mov	r2, r3
 800557c:	f000 fa76 	bl	8005a6c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	2150      	movs	r1, #80	; 0x50
 8005586:	4618      	mov	r0, r3
 8005588:	f000 facf 	bl	8005b2a <TIM_ITRx_SetConfig>
      break;
 800558c:	e02c      	b.n	80055e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6818      	ldr	r0, [r3, #0]
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	6859      	ldr	r1, [r3, #4]
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	68db      	ldr	r3, [r3, #12]
 800559a:	461a      	mov	r2, r3
 800559c:	f000 fa95 	bl	8005aca <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	2160      	movs	r1, #96	; 0x60
 80055a6:	4618      	mov	r0, r3
 80055a8:	f000 fabf 	bl	8005b2a <TIM_ITRx_SetConfig>
      break;
 80055ac:	e01c      	b.n	80055e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6818      	ldr	r0, [r3, #0]
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	6859      	ldr	r1, [r3, #4]
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	68db      	ldr	r3, [r3, #12]
 80055ba:	461a      	mov	r2, r3
 80055bc:	f000 fa56 	bl	8005a6c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	2140      	movs	r1, #64	; 0x40
 80055c6:	4618      	mov	r0, r3
 80055c8:	f000 faaf 	bl	8005b2a <TIM_ITRx_SetConfig>
      break;
 80055cc:	e00c      	b.n	80055e8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681a      	ldr	r2, [r3, #0]
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4619      	mov	r1, r3
 80055d8:	4610      	mov	r0, r2
 80055da:	f000 faa6 	bl	8005b2a <TIM_ITRx_SetConfig>
      break;
 80055de:	e003      	b.n	80055e8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80055e0:	2301      	movs	r3, #1
 80055e2:	73fb      	strb	r3, [r7, #15]
      break;
 80055e4:	e000      	b.n	80055e8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80055e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2201      	movs	r2, #1
 80055ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2200      	movs	r2, #0
 80055f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80055f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80055fa:	4618      	mov	r0, r3
 80055fc:	3710      	adds	r7, #16
 80055fe:	46bd      	mov	sp, r7
 8005600:	bd80      	pop	{r7, pc}

08005602 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005602:	b480      	push	{r7}
 8005604:	b083      	sub	sp, #12
 8005606:	af00      	add	r7, sp, #0
 8005608:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800560a:	bf00      	nop
 800560c:	370c      	adds	r7, #12
 800560e:	46bd      	mov	sp, r7
 8005610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005614:	4770      	bx	lr

08005616 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005616:	b480      	push	{r7}
 8005618:	b083      	sub	sp, #12
 800561a:	af00      	add	r7, sp, #0
 800561c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800561e:	bf00      	nop
 8005620:	370c      	adds	r7, #12
 8005622:	46bd      	mov	sp, r7
 8005624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005628:	4770      	bx	lr

0800562a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800562a:	b480      	push	{r7}
 800562c:	b083      	sub	sp, #12
 800562e:	af00      	add	r7, sp, #0
 8005630:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005632:	bf00      	nop
 8005634:	370c      	adds	r7, #12
 8005636:	46bd      	mov	sp, r7
 8005638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563c:	4770      	bx	lr

0800563e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800563e:	b480      	push	{r7}
 8005640:	b083      	sub	sp, #12
 8005642:	af00      	add	r7, sp, #0
 8005644:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005646:	bf00      	nop
 8005648:	370c      	adds	r7, #12
 800564a:	46bd      	mov	sp, r7
 800564c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005650:	4770      	bx	lr
	...

08005654 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005654:	b480      	push	{r7}
 8005656:	b085      	sub	sp, #20
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
 800565c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	4a34      	ldr	r2, [pc, #208]	; (8005738 <TIM_Base_SetConfig+0xe4>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d00f      	beq.n	800568c <TIM_Base_SetConfig+0x38>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005672:	d00b      	beq.n	800568c <TIM_Base_SetConfig+0x38>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	4a31      	ldr	r2, [pc, #196]	; (800573c <TIM_Base_SetConfig+0xe8>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d007      	beq.n	800568c <TIM_Base_SetConfig+0x38>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	4a30      	ldr	r2, [pc, #192]	; (8005740 <TIM_Base_SetConfig+0xec>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d003      	beq.n	800568c <TIM_Base_SetConfig+0x38>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	4a2f      	ldr	r2, [pc, #188]	; (8005744 <TIM_Base_SetConfig+0xf0>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d108      	bne.n	800569e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005692:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	68fa      	ldr	r2, [r7, #12]
 800569a:	4313      	orrs	r3, r2
 800569c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	4a25      	ldr	r2, [pc, #148]	; (8005738 <TIM_Base_SetConfig+0xe4>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d01b      	beq.n	80056de <TIM_Base_SetConfig+0x8a>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056ac:	d017      	beq.n	80056de <TIM_Base_SetConfig+0x8a>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	4a22      	ldr	r2, [pc, #136]	; (800573c <TIM_Base_SetConfig+0xe8>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d013      	beq.n	80056de <TIM_Base_SetConfig+0x8a>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	4a21      	ldr	r2, [pc, #132]	; (8005740 <TIM_Base_SetConfig+0xec>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d00f      	beq.n	80056de <TIM_Base_SetConfig+0x8a>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4a20      	ldr	r2, [pc, #128]	; (8005744 <TIM_Base_SetConfig+0xf0>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d00b      	beq.n	80056de <TIM_Base_SetConfig+0x8a>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a1f      	ldr	r2, [pc, #124]	; (8005748 <TIM_Base_SetConfig+0xf4>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d007      	beq.n	80056de <TIM_Base_SetConfig+0x8a>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	4a1e      	ldr	r2, [pc, #120]	; (800574c <TIM_Base_SetConfig+0xf8>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d003      	beq.n	80056de <TIM_Base_SetConfig+0x8a>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	4a1d      	ldr	r2, [pc, #116]	; (8005750 <TIM_Base_SetConfig+0xfc>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d108      	bne.n	80056f0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	68db      	ldr	r3, [r3, #12]
 80056ea:	68fa      	ldr	r2, [r7, #12]
 80056ec:	4313      	orrs	r3, r2
 80056ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	695b      	ldr	r3, [r3, #20]
 80056fa:	4313      	orrs	r3, r2
 80056fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	68fa      	ldr	r2, [r7, #12]
 8005702:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	689a      	ldr	r2, [r3, #8]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	4a08      	ldr	r2, [pc, #32]	; (8005738 <TIM_Base_SetConfig+0xe4>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d103      	bne.n	8005724 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	691a      	ldr	r2, [r3, #16]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2201      	movs	r2, #1
 8005728:	615a      	str	r2, [r3, #20]
}
 800572a:	bf00      	nop
 800572c:	3714      	adds	r7, #20
 800572e:	46bd      	mov	sp, r7
 8005730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005734:	4770      	bx	lr
 8005736:	bf00      	nop
 8005738:	40010000 	.word	0x40010000
 800573c:	40000400 	.word	0x40000400
 8005740:	40000800 	.word	0x40000800
 8005744:	40000c00 	.word	0x40000c00
 8005748:	40014000 	.word	0x40014000
 800574c:	40014400 	.word	0x40014400
 8005750:	40014800 	.word	0x40014800

08005754 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005754:	b480      	push	{r7}
 8005756:	b087      	sub	sp, #28
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
 800575c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6a1b      	ldr	r3, [r3, #32]
 8005762:	f023 0201 	bic.w	r2, r3, #1
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6a1b      	ldr	r3, [r3, #32]
 800576e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	699b      	ldr	r3, [r3, #24]
 800577a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005782:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	f023 0303 	bic.w	r3, r3, #3
 800578a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	68fa      	ldr	r2, [r7, #12]
 8005792:	4313      	orrs	r3, r2
 8005794:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	f023 0302 	bic.w	r3, r3, #2
 800579c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	697a      	ldr	r2, [r7, #20]
 80057a4:	4313      	orrs	r3, r2
 80057a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	4a1c      	ldr	r2, [pc, #112]	; (800581c <TIM_OC1_SetConfig+0xc8>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d10c      	bne.n	80057ca <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	f023 0308 	bic.w	r3, r3, #8
 80057b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	68db      	ldr	r3, [r3, #12]
 80057bc:	697a      	ldr	r2, [r7, #20]
 80057be:	4313      	orrs	r3, r2
 80057c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	f023 0304 	bic.w	r3, r3, #4
 80057c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	4a13      	ldr	r2, [pc, #76]	; (800581c <TIM_OC1_SetConfig+0xc8>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d111      	bne.n	80057f6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80057d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80057e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	695b      	ldr	r3, [r3, #20]
 80057e6:	693a      	ldr	r2, [r7, #16]
 80057e8:	4313      	orrs	r3, r2
 80057ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	699b      	ldr	r3, [r3, #24]
 80057f0:	693a      	ldr	r2, [r7, #16]
 80057f2:	4313      	orrs	r3, r2
 80057f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	693a      	ldr	r2, [r7, #16]
 80057fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	68fa      	ldr	r2, [r7, #12]
 8005800:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	685a      	ldr	r2, [r3, #4]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	697a      	ldr	r2, [r7, #20]
 800580e:	621a      	str	r2, [r3, #32]
}
 8005810:	bf00      	nop
 8005812:	371c      	adds	r7, #28
 8005814:	46bd      	mov	sp, r7
 8005816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581a:	4770      	bx	lr
 800581c:	40010000 	.word	0x40010000

08005820 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005820:	b480      	push	{r7}
 8005822:	b087      	sub	sp, #28
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
 8005828:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6a1b      	ldr	r3, [r3, #32]
 800582e:	f023 0210 	bic.w	r2, r3, #16
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6a1b      	ldr	r3, [r3, #32]
 800583a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	699b      	ldr	r3, [r3, #24]
 8005846:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800584e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005856:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	021b      	lsls	r3, r3, #8
 800585e:	68fa      	ldr	r2, [r7, #12]
 8005860:	4313      	orrs	r3, r2
 8005862:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	f023 0320 	bic.w	r3, r3, #32
 800586a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	011b      	lsls	r3, r3, #4
 8005872:	697a      	ldr	r2, [r7, #20]
 8005874:	4313      	orrs	r3, r2
 8005876:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	4a1e      	ldr	r2, [pc, #120]	; (80058f4 <TIM_OC2_SetConfig+0xd4>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d10d      	bne.n	800589c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005880:	697b      	ldr	r3, [r7, #20]
 8005882:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005886:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	68db      	ldr	r3, [r3, #12]
 800588c:	011b      	lsls	r3, r3, #4
 800588e:	697a      	ldr	r2, [r7, #20]
 8005890:	4313      	orrs	r3, r2
 8005892:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800589a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	4a15      	ldr	r2, [pc, #84]	; (80058f4 <TIM_OC2_SetConfig+0xd4>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d113      	bne.n	80058cc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80058a4:	693b      	ldr	r3, [r7, #16]
 80058a6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80058aa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80058b2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	695b      	ldr	r3, [r3, #20]
 80058b8:	009b      	lsls	r3, r3, #2
 80058ba:	693a      	ldr	r2, [r7, #16]
 80058bc:	4313      	orrs	r3, r2
 80058be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	699b      	ldr	r3, [r3, #24]
 80058c4:	009b      	lsls	r3, r3, #2
 80058c6:	693a      	ldr	r2, [r7, #16]
 80058c8:	4313      	orrs	r3, r2
 80058ca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	693a      	ldr	r2, [r7, #16]
 80058d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	68fa      	ldr	r2, [r7, #12]
 80058d6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	685a      	ldr	r2, [r3, #4]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	697a      	ldr	r2, [r7, #20]
 80058e4:	621a      	str	r2, [r3, #32]
}
 80058e6:	bf00      	nop
 80058e8:	371c      	adds	r7, #28
 80058ea:	46bd      	mov	sp, r7
 80058ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f0:	4770      	bx	lr
 80058f2:	bf00      	nop
 80058f4:	40010000 	.word	0x40010000

080058f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80058f8:	b480      	push	{r7}
 80058fa:	b087      	sub	sp, #28
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
 8005900:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6a1b      	ldr	r3, [r3, #32]
 8005906:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6a1b      	ldr	r3, [r3, #32]
 8005912:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	69db      	ldr	r3, [r3, #28]
 800591e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005926:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	f023 0303 	bic.w	r3, r3, #3
 800592e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	68fa      	ldr	r2, [r7, #12]
 8005936:	4313      	orrs	r3, r2
 8005938:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005940:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	021b      	lsls	r3, r3, #8
 8005948:	697a      	ldr	r2, [r7, #20]
 800594a:	4313      	orrs	r3, r2
 800594c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	4a1d      	ldr	r2, [pc, #116]	; (80059c8 <TIM_OC3_SetConfig+0xd0>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d10d      	bne.n	8005972 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800595c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	68db      	ldr	r3, [r3, #12]
 8005962:	021b      	lsls	r3, r3, #8
 8005964:	697a      	ldr	r2, [r7, #20]
 8005966:	4313      	orrs	r3, r2
 8005968:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005970:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a14      	ldr	r2, [pc, #80]	; (80059c8 <TIM_OC3_SetConfig+0xd0>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d113      	bne.n	80059a2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800597a:	693b      	ldr	r3, [r7, #16]
 800597c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005980:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005988:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	695b      	ldr	r3, [r3, #20]
 800598e:	011b      	lsls	r3, r3, #4
 8005990:	693a      	ldr	r2, [r7, #16]
 8005992:	4313      	orrs	r3, r2
 8005994:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	699b      	ldr	r3, [r3, #24]
 800599a:	011b      	lsls	r3, r3, #4
 800599c:	693a      	ldr	r2, [r7, #16]
 800599e:	4313      	orrs	r3, r2
 80059a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	693a      	ldr	r2, [r7, #16]
 80059a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	68fa      	ldr	r2, [r7, #12]
 80059ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	685a      	ldr	r2, [r3, #4]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	697a      	ldr	r2, [r7, #20]
 80059ba:	621a      	str	r2, [r3, #32]
}
 80059bc:	bf00      	nop
 80059be:	371c      	adds	r7, #28
 80059c0:	46bd      	mov	sp, r7
 80059c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c6:	4770      	bx	lr
 80059c8:	40010000 	.word	0x40010000

080059cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b087      	sub	sp, #28
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
 80059d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6a1b      	ldr	r3, [r3, #32]
 80059da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6a1b      	ldr	r3, [r3, #32]
 80059e6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	69db      	ldr	r3, [r3, #28]
 80059f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	021b      	lsls	r3, r3, #8
 8005a0a:	68fa      	ldr	r2, [r7, #12]
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005a10:	693b      	ldr	r3, [r7, #16]
 8005a12:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	689b      	ldr	r3, [r3, #8]
 8005a1c:	031b      	lsls	r3, r3, #12
 8005a1e:	693a      	ldr	r2, [r7, #16]
 8005a20:	4313      	orrs	r3, r2
 8005a22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	4a10      	ldr	r2, [pc, #64]	; (8005a68 <TIM_OC4_SetConfig+0x9c>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d109      	bne.n	8005a40 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005a32:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	695b      	ldr	r3, [r3, #20]
 8005a38:	019b      	lsls	r3, r3, #6
 8005a3a:	697a      	ldr	r2, [r7, #20]
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	697a      	ldr	r2, [r7, #20]
 8005a44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	68fa      	ldr	r2, [r7, #12]
 8005a4a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	685a      	ldr	r2, [r3, #4]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	693a      	ldr	r2, [r7, #16]
 8005a58:	621a      	str	r2, [r3, #32]
}
 8005a5a:	bf00      	nop
 8005a5c:	371c      	adds	r7, #28
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a64:	4770      	bx	lr
 8005a66:	bf00      	nop
 8005a68:	40010000 	.word	0x40010000

08005a6c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b087      	sub	sp, #28
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	60f8      	str	r0, [r7, #12]
 8005a74:	60b9      	str	r1, [r7, #8]
 8005a76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	6a1b      	ldr	r3, [r3, #32]
 8005a7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	6a1b      	ldr	r3, [r3, #32]
 8005a82:	f023 0201 	bic.w	r2, r3, #1
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	699b      	ldr	r3, [r3, #24]
 8005a8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005a96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	011b      	lsls	r3, r3, #4
 8005a9c:	693a      	ldr	r2, [r7, #16]
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	f023 030a 	bic.w	r3, r3, #10
 8005aa8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005aaa:	697a      	ldr	r2, [r7, #20]
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	693a      	ldr	r2, [r7, #16]
 8005ab6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	697a      	ldr	r2, [r7, #20]
 8005abc:	621a      	str	r2, [r3, #32]
}
 8005abe:	bf00      	nop
 8005ac0:	371c      	adds	r7, #28
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac8:	4770      	bx	lr

08005aca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005aca:	b480      	push	{r7}
 8005acc:	b087      	sub	sp, #28
 8005ace:	af00      	add	r7, sp, #0
 8005ad0:	60f8      	str	r0, [r7, #12]
 8005ad2:	60b9      	str	r1, [r7, #8]
 8005ad4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	6a1b      	ldr	r3, [r3, #32]
 8005ada:	f023 0210 	bic.w	r2, r3, #16
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	699b      	ldr	r3, [r3, #24]
 8005ae6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	6a1b      	ldr	r3, [r3, #32]
 8005aec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005af4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	031b      	lsls	r3, r3, #12
 8005afa:	697a      	ldr	r2, [r7, #20]
 8005afc:	4313      	orrs	r3, r2
 8005afe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b00:	693b      	ldr	r3, [r7, #16]
 8005b02:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005b06:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	011b      	lsls	r3, r3, #4
 8005b0c:	693a      	ldr	r2, [r7, #16]
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	697a      	ldr	r2, [r7, #20]
 8005b16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	693a      	ldr	r2, [r7, #16]
 8005b1c:	621a      	str	r2, [r3, #32]
}
 8005b1e:	bf00      	nop
 8005b20:	371c      	adds	r7, #28
 8005b22:	46bd      	mov	sp, r7
 8005b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b28:	4770      	bx	lr

08005b2a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005b2a:	b480      	push	{r7}
 8005b2c:	b085      	sub	sp, #20
 8005b2e:	af00      	add	r7, sp, #0
 8005b30:	6078      	str	r0, [r7, #4]
 8005b32:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b40:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b42:	683a      	ldr	r2, [r7, #0]
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	f043 0307 	orr.w	r3, r3, #7
 8005b4c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	68fa      	ldr	r2, [r7, #12]
 8005b52:	609a      	str	r2, [r3, #8]
}
 8005b54:	bf00      	nop
 8005b56:	3714      	adds	r7, #20
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5e:	4770      	bx	lr

08005b60 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b087      	sub	sp, #28
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	60f8      	str	r0, [r7, #12]
 8005b68:	60b9      	str	r1, [r7, #8]
 8005b6a:	607a      	str	r2, [r7, #4]
 8005b6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	689b      	ldr	r3, [r3, #8]
 8005b72:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005b7a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	021a      	lsls	r2, r3, #8
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	431a      	orrs	r2, r3
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	4313      	orrs	r3, r2
 8005b88:	697a      	ldr	r2, [r7, #20]
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	697a      	ldr	r2, [r7, #20]
 8005b92:	609a      	str	r2, [r3, #8]
}
 8005b94:	bf00      	nop
 8005b96:	371c      	adds	r7, #28
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9e:	4770      	bx	lr

08005ba0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b087      	sub	sp, #28
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	60f8      	str	r0, [r7, #12]
 8005ba8:	60b9      	str	r1, [r7, #8]
 8005baa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	f003 031f 	and.w	r3, r3, #31
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8005bb8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	6a1a      	ldr	r2, [r3, #32]
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	43db      	mvns	r3, r3
 8005bc2:	401a      	ands	r2, r3
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	6a1a      	ldr	r2, [r3, #32]
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	f003 031f 	and.w	r3, r3, #31
 8005bd2:	6879      	ldr	r1, [r7, #4]
 8005bd4:	fa01 f303 	lsl.w	r3, r1, r3
 8005bd8:	431a      	orrs	r2, r3
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	621a      	str	r2, [r3, #32]
}
 8005bde:	bf00      	nop
 8005be0:	371c      	adds	r7, #28
 8005be2:	46bd      	mov	sp, r7
 8005be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be8:	4770      	bx	lr
	...

08005bec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005bec:	b480      	push	{r7}
 8005bee:	b085      	sub	sp, #20
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
 8005bf4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d101      	bne.n	8005c04 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c00:	2302      	movs	r3, #2
 8005c02:	e050      	b.n	8005ca6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2201      	movs	r2, #1
 8005c08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2202      	movs	r2, #2
 8005c10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	689b      	ldr	r3, [r3, #8]
 8005c22:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c2a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	68fa      	ldr	r2, [r7, #12]
 8005c32:	4313      	orrs	r3, r2
 8005c34:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	68fa      	ldr	r2, [r7, #12]
 8005c3c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4a1c      	ldr	r2, [pc, #112]	; (8005cb4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d018      	beq.n	8005c7a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c50:	d013      	beq.n	8005c7a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4a18      	ldr	r2, [pc, #96]	; (8005cb8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d00e      	beq.n	8005c7a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a16      	ldr	r2, [pc, #88]	; (8005cbc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d009      	beq.n	8005c7a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a15      	ldr	r2, [pc, #84]	; (8005cc0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d004      	beq.n	8005c7a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a13      	ldr	r2, [pc, #76]	; (8005cc4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d10c      	bne.n	8005c94 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c80:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	68ba      	ldr	r2, [r7, #8]
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	68ba      	ldr	r2, [r7, #8]
 8005c92:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2201      	movs	r2, #1
 8005c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005ca4:	2300      	movs	r3, #0
}
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	3714      	adds	r7, #20
 8005caa:	46bd      	mov	sp, r7
 8005cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb0:	4770      	bx	lr
 8005cb2:	bf00      	nop
 8005cb4:	40010000 	.word	0x40010000
 8005cb8:	40000400 	.word	0x40000400
 8005cbc:	40000800 	.word	0x40000800
 8005cc0:	40000c00 	.word	0x40000c00
 8005cc4:	40014000 	.word	0x40014000

08005cc8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b083      	sub	sp, #12
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005cd0:	bf00      	nop
 8005cd2:	370c      	adds	r7, #12
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cda:	4770      	bx	lr

08005cdc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b083      	sub	sp, #12
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005ce4:	bf00      	nop
 8005ce6:	370c      	adds	r7, #12
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cee:	4770      	bx	lr

08005cf0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b082      	sub	sp, #8
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d101      	bne.n	8005d02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e03f      	b.n	8005d82 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d08:	b2db      	uxtb	r3, r3
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d106      	bne.n	8005d1c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2200      	movs	r2, #0
 8005d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f7fd f89a 	bl	8002e50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2224      	movs	r2, #36	; 0x24
 8005d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	68da      	ldr	r2, [r3, #12]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005d32:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005d34:	6878      	ldr	r0, [r7, #4]
 8005d36:	f000 ff87 	bl	8006c48 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	691a      	ldr	r2, [r3, #16]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005d48:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	695a      	ldr	r2, [r3, #20]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005d58:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	68da      	ldr	r2, [r3, #12]
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005d68:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2220      	movs	r2, #32
 8005d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2220      	movs	r2, #32
 8005d7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005d80:	2300      	movs	r3, #0
}
 8005d82:	4618      	mov	r0, r3
 8005d84:	3708      	adds	r7, #8
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd80      	pop	{r7, pc}

08005d8a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d8a:	b580      	push	{r7, lr}
 8005d8c:	b08a      	sub	sp, #40	; 0x28
 8005d8e:	af02      	add	r7, sp, #8
 8005d90:	60f8      	str	r0, [r7, #12]
 8005d92:	60b9      	str	r1, [r7, #8]
 8005d94:	603b      	str	r3, [r7, #0]
 8005d96:	4613      	mov	r3, r2
 8005d98:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005da4:	b2db      	uxtb	r3, r3
 8005da6:	2b20      	cmp	r3, #32
 8005da8:	d17c      	bne.n	8005ea4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d002      	beq.n	8005db6 <HAL_UART_Transmit+0x2c>
 8005db0:	88fb      	ldrh	r3, [r7, #6]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d101      	bne.n	8005dba <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005db6:	2301      	movs	r3, #1
 8005db8:	e075      	b.n	8005ea6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005dc0:	2b01      	cmp	r3, #1
 8005dc2:	d101      	bne.n	8005dc8 <HAL_UART_Transmit+0x3e>
 8005dc4:	2302      	movs	r3, #2
 8005dc6:	e06e      	b.n	8005ea6 <HAL_UART_Transmit+0x11c>
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	2201      	movs	r2, #1
 8005dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2221      	movs	r2, #33	; 0x21
 8005dda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005dde:	f7fd faaf 	bl	8003340 <HAL_GetTick>
 8005de2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	88fa      	ldrh	r2, [r7, #6]
 8005de8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	88fa      	ldrh	r2, [r7, #6]
 8005dee:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	689b      	ldr	r3, [r3, #8]
 8005df4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005df8:	d108      	bne.n	8005e0c <HAL_UART_Transmit+0x82>
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	691b      	ldr	r3, [r3, #16]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d104      	bne.n	8005e0c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005e02:	2300      	movs	r3, #0
 8005e04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	61bb      	str	r3, [r7, #24]
 8005e0a:	e003      	b.n	8005e14 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005e0c:	68bb      	ldr	r3, [r7, #8]
 8005e0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005e10:	2300      	movs	r3, #0
 8005e12:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2200      	movs	r2, #0
 8005e18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005e1c:	e02a      	b.n	8005e74 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	9300      	str	r3, [sp, #0]
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	2200      	movs	r2, #0
 8005e26:	2180      	movs	r1, #128	; 0x80
 8005e28:	68f8      	ldr	r0, [r7, #12]
 8005e2a:	f000 fc3f 	bl	80066ac <UART_WaitOnFlagUntilTimeout>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d001      	beq.n	8005e38 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005e34:	2303      	movs	r3, #3
 8005e36:	e036      	b.n	8005ea6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005e38:	69fb      	ldr	r3, [r7, #28]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d10b      	bne.n	8005e56 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005e3e:	69bb      	ldr	r3, [r7, #24]
 8005e40:	881b      	ldrh	r3, [r3, #0]
 8005e42:	461a      	mov	r2, r3
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e4c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005e4e:	69bb      	ldr	r3, [r7, #24]
 8005e50:	3302      	adds	r3, #2
 8005e52:	61bb      	str	r3, [r7, #24]
 8005e54:	e007      	b.n	8005e66 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005e56:	69fb      	ldr	r3, [r7, #28]
 8005e58:	781a      	ldrb	r2, [r3, #0]
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005e60:	69fb      	ldr	r3, [r7, #28]
 8005e62:	3301      	adds	r3, #1
 8005e64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005e6a:	b29b      	uxth	r3, r3
 8005e6c:	3b01      	subs	r3, #1
 8005e6e:	b29a      	uxth	r2, r3
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005e78:	b29b      	uxth	r3, r3
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d1cf      	bne.n	8005e1e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	9300      	str	r3, [sp, #0]
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	2200      	movs	r2, #0
 8005e86:	2140      	movs	r1, #64	; 0x40
 8005e88:	68f8      	ldr	r0, [r7, #12]
 8005e8a:	f000 fc0f 	bl	80066ac <UART_WaitOnFlagUntilTimeout>
 8005e8e:	4603      	mov	r3, r0
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d001      	beq.n	8005e98 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005e94:	2303      	movs	r3, #3
 8005e96:	e006      	b.n	8005ea6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	2220      	movs	r2, #32
 8005e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	e000      	b.n	8005ea6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005ea4:	2302      	movs	r3, #2
  }
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3720      	adds	r7, #32
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}

08005eae <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005eae:	b580      	push	{r7, lr}
 8005eb0:	b084      	sub	sp, #16
 8005eb2:	af00      	add	r7, sp, #0
 8005eb4:	60f8      	str	r0, [r7, #12]
 8005eb6:	60b9      	str	r1, [r7, #8]
 8005eb8:	4613      	mov	r3, r2
 8005eba:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ec2:	b2db      	uxtb	r3, r3
 8005ec4:	2b20      	cmp	r3, #32
 8005ec6:	d11d      	bne.n	8005f04 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d002      	beq.n	8005ed4 <HAL_UART_Receive_DMA+0x26>
 8005ece:	88fb      	ldrh	r3, [r7, #6]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d101      	bne.n	8005ed8 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	e016      	b.n	8005f06 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ede:	2b01      	cmp	r3, #1
 8005ee0:	d101      	bne.n	8005ee6 <HAL_UART_Receive_DMA+0x38>
 8005ee2:	2302      	movs	r3, #2
 8005ee4:	e00f      	b.n	8005f06 <HAL_UART_Receive_DMA+0x58>
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	2201      	movs	r2, #1
 8005eea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005ef4:	88fb      	ldrh	r3, [r7, #6]
 8005ef6:	461a      	mov	r2, r3
 8005ef8:	68b9      	ldr	r1, [r7, #8]
 8005efa:	68f8      	ldr	r0, [r7, #12]
 8005efc:	f000 fc44 	bl	8006788 <UART_Start_Receive_DMA>
 8005f00:	4603      	mov	r3, r0
 8005f02:	e000      	b.n	8005f06 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005f04:	2302      	movs	r3, #2
  }
}
 8005f06:	4618      	mov	r0, r3
 8005f08:	3710      	adds	r7, #16
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}
	...

08005f10 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b0ba      	sub	sp, #232	; 0xe8
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	68db      	ldr	r3, [r3, #12]
 8005f28:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	695b      	ldr	r3, [r3, #20]
 8005f32:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005f36:	2300      	movs	r3, #0
 8005f38:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005f42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f46:	f003 030f 	and.w	r3, r3, #15
 8005f4a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005f4e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d10f      	bne.n	8005f76 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005f56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f5a:	f003 0320 	and.w	r3, r3, #32
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d009      	beq.n	8005f76 <HAL_UART_IRQHandler+0x66>
 8005f62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f66:	f003 0320 	and.w	r3, r3, #32
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d003      	beq.n	8005f76 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005f6e:	6878      	ldr	r0, [r7, #4]
 8005f70:	f000 fdaf 	bl	8006ad2 <UART_Receive_IT>
      return;
 8005f74:	e256      	b.n	8006424 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005f76:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	f000 80de 	beq.w	800613c <HAL_UART_IRQHandler+0x22c>
 8005f80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f84:	f003 0301 	and.w	r3, r3, #1
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d106      	bne.n	8005f9a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005f8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f90:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	f000 80d1 	beq.w	800613c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005f9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f9e:	f003 0301 	and.w	r3, r3, #1
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d00b      	beq.n	8005fbe <HAL_UART_IRQHandler+0xae>
 8005fa6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005faa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d005      	beq.n	8005fbe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fb6:	f043 0201 	orr.w	r2, r3, #1
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005fbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fc2:	f003 0304 	and.w	r3, r3, #4
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d00b      	beq.n	8005fe2 <HAL_UART_IRQHandler+0xd2>
 8005fca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005fce:	f003 0301 	and.w	r3, r3, #1
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d005      	beq.n	8005fe2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fda:	f043 0202 	orr.w	r2, r3, #2
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005fe2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fe6:	f003 0302 	and.w	r3, r3, #2
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d00b      	beq.n	8006006 <HAL_UART_IRQHandler+0xf6>
 8005fee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005ff2:	f003 0301 	and.w	r3, r3, #1
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d005      	beq.n	8006006 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ffe:	f043 0204 	orr.w	r2, r3, #4
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006006:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800600a:	f003 0308 	and.w	r3, r3, #8
 800600e:	2b00      	cmp	r3, #0
 8006010:	d011      	beq.n	8006036 <HAL_UART_IRQHandler+0x126>
 8006012:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006016:	f003 0320 	and.w	r3, r3, #32
 800601a:	2b00      	cmp	r3, #0
 800601c:	d105      	bne.n	800602a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800601e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006022:	f003 0301 	and.w	r3, r3, #1
 8006026:	2b00      	cmp	r3, #0
 8006028:	d005      	beq.n	8006036 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800602e:	f043 0208 	orr.w	r2, r3, #8
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800603a:	2b00      	cmp	r3, #0
 800603c:	f000 81ed 	beq.w	800641a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006040:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006044:	f003 0320 	and.w	r3, r3, #32
 8006048:	2b00      	cmp	r3, #0
 800604a:	d008      	beq.n	800605e <HAL_UART_IRQHandler+0x14e>
 800604c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006050:	f003 0320 	and.w	r3, r3, #32
 8006054:	2b00      	cmp	r3, #0
 8006056:	d002      	beq.n	800605e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006058:	6878      	ldr	r0, [r7, #4]
 800605a:	f000 fd3a 	bl	8006ad2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	695b      	ldr	r3, [r3, #20]
 8006064:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006068:	2b40      	cmp	r3, #64	; 0x40
 800606a:	bf0c      	ite	eq
 800606c:	2301      	moveq	r3, #1
 800606e:	2300      	movne	r3, #0
 8006070:	b2db      	uxtb	r3, r3
 8006072:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800607a:	f003 0308 	and.w	r3, r3, #8
 800607e:	2b00      	cmp	r3, #0
 8006080:	d103      	bne.n	800608a <HAL_UART_IRQHandler+0x17a>
 8006082:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006086:	2b00      	cmp	r3, #0
 8006088:	d04f      	beq.n	800612a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f000 fc42 	bl	8006914 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	695b      	ldr	r3, [r3, #20]
 8006096:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800609a:	2b40      	cmp	r3, #64	; 0x40
 800609c:	d141      	bne.n	8006122 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	3314      	adds	r3, #20
 80060a4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80060ac:	e853 3f00 	ldrex	r3, [r3]
 80060b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80060b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80060b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80060bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	3314      	adds	r3, #20
 80060c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80060ca:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80060ce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80060d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80060da:	e841 2300 	strex	r3, r2, [r1]
 80060de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80060e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d1d9      	bne.n	800609e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d013      	beq.n	800611a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060f6:	4a7d      	ldr	r2, [pc, #500]	; (80062ec <HAL_UART_IRQHandler+0x3dc>)
 80060f8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060fe:	4618      	mov	r0, r3
 8006100:	f7fd fbb2 	bl	8003868 <HAL_DMA_Abort_IT>
 8006104:	4603      	mov	r3, r0
 8006106:	2b00      	cmp	r3, #0
 8006108:	d016      	beq.n	8006138 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800610e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006110:	687a      	ldr	r2, [r7, #4]
 8006112:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006114:	4610      	mov	r0, r2
 8006116:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006118:	e00e      	b.n	8006138 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800611a:	6878      	ldr	r0, [r7, #4]
 800611c:	f000 f99a 	bl	8006454 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006120:	e00a      	b.n	8006138 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006122:	6878      	ldr	r0, [r7, #4]
 8006124:	f000 f996 	bl	8006454 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006128:	e006      	b.n	8006138 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800612a:	6878      	ldr	r0, [r7, #4]
 800612c:	f000 f992 	bl	8006454 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2200      	movs	r2, #0
 8006134:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006136:	e170      	b.n	800641a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006138:	bf00      	nop
    return;
 800613a:	e16e      	b.n	800641a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006140:	2b01      	cmp	r3, #1
 8006142:	f040 814a 	bne.w	80063da <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006146:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800614a:	f003 0310 	and.w	r3, r3, #16
 800614e:	2b00      	cmp	r3, #0
 8006150:	f000 8143 	beq.w	80063da <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006154:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006158:	f003 0310 	and.w	r3, r3, #16
 800615c:	2b00      	cmp	r3, #0
 800615e:	f000 813c 	beq.w	80063da <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006162:	2300      	movs	r3, #0
 8006164:	60bb      	str	r3, [r7, #8]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	60bb      	str	r3, [r7, #8]
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	60bb      	str	r3, [r7, #8]
 8006176:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	695b      	ldr	r3, [r3, #20]
 800617e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006182:	2b40      	cmp	r3, #64	; 0x40
 8006184:	f040 80b4 	bne.w	80062f0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006194:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006198:	2b00      	cmp	r3, #0
 800619a:	f000 8140 	beq.w	800641e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80061a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80061a6:	429a      	cmp	r2, r3
 80061a8:	f080 8139 	bcs.w	800641e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80061b2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061b8:	69db      	ldr	r3, [r3, #28]
 80061ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061be:	f000 8088 	beq.w	80062d2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	330c      	adds	r3, #12
 80061c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80061d0:	e853 3f00 	ldrex	r3, [r3]
 80061d4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80061d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80061dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80061e0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	330c      	adds	r3, #12
 80061ea:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80061ee:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80061f2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061f6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80061fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80061fe:	e841 2300 	strex	r3, r2, [r1]
 8006202:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006206:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800620a:	2b00      	cmp	r3, #0
 800620c:	d1d9      	bne.n	80061c2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	3314      	adds	r3, #20
 8006214:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006216:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006218:	e853 3f00 	ldrex	r3, [r3]
 800621c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800621e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006220:	f023 0301 	bic.w	r3, r3, #1
 8006224:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	3314      	adds	r3, #20
 800622e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006232:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006236:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006238:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800623a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800623e:	e841 2300 	strex	r3, r2, [r1]
 8006242:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006244:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006246:	2b00      	cmp	r3, #0
 8006248:	d1e1      	bne.n	800620e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	3314      	adds	r3, #20
 8006250:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006252:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006254:	e853 3f00 	ldrex	r3, [r3]
 8006258:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800625a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800625c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006260:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	3314      	adds	r3, #20
 800626a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800626e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006270:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006272:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006274:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006276:	e841 2300 	strex	r3, r2, [r1]
 800627a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800627c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800627e:	2b00      	cmp	r3, #0
 8006280:	d1e3      	bne.n	800624a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2220      	movs	r2, #32
 8006286:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2200      	movs	r2, #0
 800628e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	330c      	adds	r3, #12
 8006296:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006298:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800629a:	e853 3f00 	ldrex	r3, [r3]
 800629e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80062a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80062a2:	f023 0310 	bic.w	r3, r3, #16
 80062a6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	330c      	adds	r3, #12
 80062b0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80062b4:	65ba      	str	r2, [r7, #88]	; 0x58
 80062b6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062b8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80062ba:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80062bc:	e841 2300 	strex	r3, r2, [r1]
 80062c0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80062c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d1e3      	bne.n	8006290 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062cc:	4618      	mov	r0, r3
 80062ce:	f7fd fa5b 	bl	8003788 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80062da:	b29b      	uxth	r3, r3
 80062dc:	1ad3      	subs	r3, r2, r3
 80062de:	b29b      	uxth	r3, r3
 80062e0:	4619      	mov	r1, r3
 80062e2:	6878      	ldr	r0, [r7, #4]
 80062e4:	f000 f8c0 	bl	8006468 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80062e8:	e099      	b.n	800641e <HAL_UART_IRQHandler+0x50e>
 80062ea:	bf00      	nop
 80062ec:	080069db 	.word	0x080069db
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80062f8:	b29b      	uxth	r3, r3
 80062fa:	1ad3      	subs	r3, r2, r3
 80062fc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006304:	b29b      	uxth	r3, r3
 8006306:	2b00      	cmp	r3, #0
 8006308:	f000 808b 	beq.w	8006422 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800630c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006310:	2b00      	cmp	r3, #0
 8006312:	f000 8086 	beq.w	8006422 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	330c      	adds	r3, #12
 800631c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800631e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006320:	e853 3f00 	ldrex	r3, [r3]
 8006324:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006326:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006328:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800632c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	330c      	adds	r3, #12
 8006336:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800633a:	647a      	str	r2, [r7, #68]	; 0x44
 800633c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800633e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006340:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006342:	e841 2300 	strex	r3, r2, [r1]
 8006346:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006348:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800634a:	2b00      	cmp	r3, #0
 800634c:	d1e3      	bne.n	8006316 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	3314      	adds	r3, #20
 8006354:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006358:	e853 3f00 	ldrex	r3, [r3]
 800635c:	623b      	str	r3, [r7, #32]
   return(result);
 800635e:	6a3b      	ldr	r3, [r7, #32]
 8006360:	f023 0301 	bic.w	r3, r3, #1
 8006364:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	3314      	adds	r3, #20
 800636e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006372:	633a      	str	r2, [r7, #48]	; 0x30
 8006374:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006376:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006378:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800637a:	e841 2300 	strex	r3, r2, [r1]
 800637e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006382:	2b00      	cmp	r3, #0
 8006384:	d1e3      	bne.n	800634e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2220      	movs	r2, #32
 800638a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2200      	movs	r2, #0
 8006392:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	330c      	adds	r3, #12
 800639a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800639c:	693b      	ldr	r3, [r7, #16]
 800639e:	e853 3f00 	ldrex	r3, [r3]
 80063a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	f023 0310 	bic.w	r3, r3, #16
 80063aa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	330c      	adds	r3, #12
 80063b4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80063b8:	61fa      	str	r2, [r7, #28]
 80063ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063bc:	69b9      	ldr	r1, [r7, #24]
 80063be:	69fa      	ldr	r2, [r7, #28]
 80063c0:	e841 2300 	strex	r3, r2, [r1]
 80063c4:	617b      	str	r3, [r7, #20]
   return(result);
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d1e3      	bne.n	8006394 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80063cc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80063d0:	4619      	mov	r1, r3
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f000 f848 	bl	8006468 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80063d8:	e023      	b.n	8006422 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80063da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d009      	beq.n	80063fa <HAL_UART_IRQHandler+0x4ea>
 80063e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d003      	beq.n	80063fa <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80063f2:	6878      	ldr	r0, [r7, #4]
 80063f4:	f000 fb05 	bl	8006a02 <UART_Transmit_IT>
    return;
 80063f8:	e014      	b.n	8006424 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80063fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006402:	2b00      	cmp	r3, #0
 8006404:	d00e      	beq.n	8006424 <HAL_UART_IRQHandler+0x514>
 8006406:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800640a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800640e:	2b00      	cmp	r3, #0
 8006410:	d008      	beq.n	8006424 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006412:	6878      	ldr	r0, [r7, #4]
 8006414:	f000 fb45 	bl	8006aa2 <UART_EndTransmit_IT>
    return;
 8006418:	e004      	b.n	8006424 <HAL_UART_IRQHandler+0x514>
    return;
 800641a:	bf00      	nop
 800641c:	e002      	b.n	8006424 <HAL_UART_IRQHandler+0x514>
      return;
 800641e:	bf00      	nop
 8006420:	e000      	b.n	8006424 <HAL_UART_IRQHandler+0x514>
      return;
 8006422:	bf00      	nop
  }
}
 8006424:	37e8      	adds	r7, #232	; 0xe8
 8006426:	46bd      	mov	sp, r7
 8006428:	bd80      	pop	{r7, pc}
 800642a:	bf00      	nop

0800642c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800642c:	b480      	push	{r7}
 800642e:	b083      	sub	sp, #12
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006434:	bf00      	nop
 8006436:	370c      	adds	r7, #12
 8006438:	46bd      	mov	sp, r7
 800643a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643e:	4770      	bx	lr

08006440 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006440:	b480      	push	{r7}
 8006442:	b083      	sub	sp, #12
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006448:	bf00      	nop
 800644a:	370c      	adds	r7, #12
 800644c:	46bd      	mov	sp, r7
 800644e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006452:	4770      	bx	lr

08006454 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006454:	b480      	push	{r7}
 8006456:	b083      	sub	sp, #12
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800645c:	bf00      	nop
 800645e:	370c      	adds	r7, #12
 8006460:	46bd      	mov	sp, r7
 8006462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006466:	4770      	bx	lr

08006468 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006468:	b480      	push	{r7}
 800646a:	b083      	sub	sp, #12
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
 8006470:	460b      	mov	r3, r1
 8006472:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006474:	bf00      	nop
 8006476:	370c      	adds	r7, #12
 8006478:	46bd      	mov	sp, r7
 800647a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647e:	4770      	bx	lr

08006480 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 8006480:	b480      	push	{r7}
 8006482:	b085      	sub	sp, #20
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 8006488:	2300      	movs	r3, #0
 800648a:	60fb      	str	r3, [r7, #12]
 800648c:	2300      	movs	r3, #0
 800648e:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006496:	b2db      	uxtb	r3, r3
 8006498:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80064a0:	b2db      	uxtb	r3, r3
 80064a2:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	b2da      	uxtb	r2, r3
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	b2db      	uxtb	r3, r3
 80064ac:	4313      	orrs	r3, r2
 80064ae:	b2db      	uxtb	r3, r3
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	3714      	adds	r7, #20
 80064b4:	46bd      	mov	sp, r7
 80064b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ba:	4770      	bx	lr

080064bc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b09c      	sub	sp, #112	; 0x70
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064c8:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d172      	bne.n	80065be <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80064d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80064da:	2200      	movs	r2, #0
 80064dc:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80064de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	330c      	adds	r3, #12
 80064e4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80064e8:	e853 3f00 	ldrex	r3, [r3]
 80064ec:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80064ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80064f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80064f4:	66bb      	str	r3, [r7, #104]	; 0x68
 80064f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	330c      	adds	r3, #12
 80064fc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80064fe:	65ba      	str	r2, [r7, #88]	; 0x58
 8006500:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006502:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006504:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006506:	e841 2300 	strex	r3, r2, [r1]
 800650a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800650c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800650e:	2b00      	cmp	r3, #0
 8006510:	d1e5      	bne.n	80064de <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006512:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	3314      	adds	r3, #20
 8006518:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800651a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800651c:	e853 3f00 	ldrex	r3, [r3]
 8006520:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006522:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006524:	f023 0301 	bic.w	r3, r3, #1
 8006528:	667b      	str	r3, [r7, #100]	; 0x64
 800652a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	3314      	adds	r3, #20
 8006530:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006532:	647a      	str	r2, [r7, #68]	; 0x44
 8006534:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006536:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006538:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800653a:	e841 2300 	strex	r3, r2, [r1]
 800653e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006540:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006542:	2b00      	cmp	r3, #0
 8006544:	d1e5      	bne.n	8006512 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006546:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	3314      	adds	r3, #20
 800654c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800654e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006550:	e853 3f00 	ldrex	r3, [r3]
 8006554:	623b      	str	r3, [r7, #32]
   return(result);
 8006556:	6a3b      	ldr	r3, [r7, #32]
 8006558:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800655c:	663b      	str	r3, [r7, #96]	; 0x60
 800655e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	3314      	adds	r3, #20
 8006564:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006566:	633a      	str	r2, [r7, #48]	; 0x30
 8006568:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800656a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800656c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800656e:	e841 2300 	strex	r3, r2, [r1]
 8006572:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006576:	2b00      	cmp	r3, #0
 8006578:	d1e5      	bne.n	8006546 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800657a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800657c:	2220      	movs	r2, #32
 800657e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006582:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006586:	2b01      	cmp	r3, #1
 8006588:	d119      	bne.n	80065be <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800658a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	330c      	adds	r3, #12
 8006590:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	e853 3f00 	ldrex	r3, [r3]
 8006598:	60fb      	str	r3, [r7, #12]
   return(result);
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	f023 0310 	bic.w	r3, r3, #16
 80065a0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80065a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	330c      	adds	r3, #12
 80065a8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80065aa:	61fa      	str	r2, [r7, #28]
 80065ac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ae:	69b9      	ldr	r1, [r7, #24]
 80065b0:	69fa      	ldr	r2, [r7, #28]
 80065b2:	e841 2300 	strex	r3, r2, [r1]
 80065b6:	617b      	str	r3, [r7, #20]
   return(result);
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d1e5      	bne.n	800658a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80065c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065c2:	2b01      	cmp	r3, #1
 80065c4:	d106      	bne.n	80065d4 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80065c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80065c8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80065ca:	4619      	mov	r1, r3
 80065cc:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80065ce:	f7ff ff4b 	bl	8006468 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80065d2:	e002      	b.n	80065da <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80065d4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80065d6:	f7fb f953 	bl	8001880 <HAL_UART_RxCpltCallback>
}
 80065da:	bf00      	nop
 80065dc:	3770      	adds	r7, #112	; 0x70
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}

080065e2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80065e2:	b580      	push	{r7, lr}
 80065e4:	b084      	sub	sp, #16
 80065e6:	af00      	add	r7, sp, #0
 80065e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065ee:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065f4:	2b01      	cmp	r3, #1
 80065f6:	d108      	bne.n	800660a <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80065fc:	085b      	lsrs	r3, r3, #1
 80065fe:	b29b      	uxth	r3, r3
 8006600:	4619      	mov	r1, r3
 8006602:	68f8      	ldr	r0, [r7, #12]
 8006604:	f7ff ff30 	bl	8006468 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006608:	e002      	b.n	8006610 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800660a:	68f8      	ldr	r0, [r7, #12]
 800660c:	f7ff ff18 	bl	8006440 <HAL_UART_RxHalfCpltCallback>
}
 8006610:	bf00      	nop
 8006612:	3710      	adds	r7, #16
 8006614:	46bd      	mov	sp, r7
 8006616:	bd80      	pop	{r7, pc}

08006618 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b084      	sub	sp, #16
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006620:	2300      	movs	r3, #0
 8006622:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006628:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	695b      	ldr	r3, [r3, #20]
 8006630:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006634:	2b80      	cmp	r3, #128	; 0x80
 8006636:	bf0c      	ite	eq
 8006638:	2301      	moveq	r3, #1
 800663a:	2300      	movne	r3, #0
 800663c:	b2db      	uxtb	r3, r3
 800663e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006640:	68bb      	ldr	r3, [r7, #8]
 8006642:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006646:	b2db      	uxtb	r3, r3
 8006648:	2b21      	cmp	r3, #33	; 0x21
 800664a:	d108      	bne.n	800665e <UART_DMAError+0x46>
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d005      	beq.n	800665e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	2200      	movs	r2, #0
 8006656:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006658:	68b8      	ldr	r0, [r7, #8]
 800665a:	f000 f933 	bl	80068c4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800665e:	68bb      	ldr	r3, [r7, #8]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	695b      	ldr	r3, [r3, #20]
 8006664:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006668:	2b40      	cmp	r3, #64	; 0x40
 800666a:	bf0c      	ite	eq
 800666c:	2301      	moveq	r3, #1
 800666e:	2300      	movne	r3, #0
 8006670:	b2db      	uxtb	r3, r3
 8006672:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800667a:	b2db      	uxtb	r3, r3
 800667c:	2b22      	cmp	r3, #34	; 0x22
 800667e:	d108      	bne.n	8006692 <UART_DMAError+0x7a>
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d005      	beq.n	8006692 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	2200      	movs	r2, #0
 800668a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800668c:	68b8      	ldr	r0, [r7, #8]
 800668e:	f000 f941 	bl	8006914 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006696:	f043 0210 	orr.w	r2, r3, #16
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800669e:	68b8      	ldr	r0, [r7, #8]
 80066a0:	f7ff fed8 	bl	8006454 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80066a4:	bf00      	nop
 80066a6:	3710      	adds	r7, #16
 80066a8:	46bd      	mov	sp, r7
 80066aa:	bd80      	pop	{r7, pc}

080066ac <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b090      	sub	sp, #64	; 0x40
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	60f8      	str	r0, [r7, #12]
 80066b4:	60b9      	str	r1, [r7, #8]
 80066b6:	603b      	str	r3, [r7, #0]
 80066b8:	4613      	mov	r3, r2
 80066ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066bc:	e050      	b.n	8006760 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80066c4:	d04c      	beq.n	8006760 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80066c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d007      	beq.n	80066dc <UART_WaitOnFlagUntilTimeout+0x30>
 80066cc:	f7fc fe38 	bl	8003340 <HAL_GetTick>
 80066d0:	4602      	mov	r2, r0
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	1ad3      	subs	r3, r2, r3
 80066d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80066d8:	429a      	cmp	r2, r3
 80066da:	d241      	bcs.n	8006760 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	330c      	adds	r3, #12
 80066e2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066e6:	e853 3f00 	ldrex	r3, [r3]
 80066ea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80066ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ee:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80066f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	330c      	adds	r3, #12
 80066fa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80066fc:	637a      	str	r2, [r7, #52]	; 0x34
 80066fe:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006700:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006702:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006704:	e841 2300 	strex	r3, r2, [r1]
 8006708:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800670a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800670c:	2b00      	cmp	r3, #0
 800670e:	d1e5      	bne.n	80066dc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	3314      	adds	r3, #20
 8006716:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006718:	697b      	ldr	r3, [r7, #20]
 800671a:	e853 3f00 	ldrex	r3, [r3]
 800671e:	613b      	str	r3, [r7, #16]
   return(result);
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	f023 0301 	bic.w	r3, r3, #1
 8006726:	63bb      	str	r3, [r7, #56]	; 0x38
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	3314      	adds	r3, #20
 800672e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006730:	623a      	str	r2, [r7, #32]
 8006732:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006734:	69f9      	ldr	r1, [r7, #28]
 8006736:	6a3a      	ldr	r2, [r7, #32]
 8006738:	e841 2300 	strex	r3, r2, [r1]
 800673c:	61bb      	str	r3, [r7, #24]
   return(result);
 800673e:	69bb      	ldr	r3, [r7, #24]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d1e5      	bne.n	8006710 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2220      	movs	r2, #32
 8006748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	2220      	movs	r2, #32
 8006750:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	2200      	movs	r2, #0
 8006758:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800675c:	2303      	movs	r3, #3
 800675e:	e00f      	b.n	8006780 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	681a      	ldr	r2, [r3, #0]
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	4013      	ands	r3, r2
 800676a:	68ba      	ldr	r2, [r7, #8]
 800676c:	429a      	cmp	r2, r3
 800676e:	bf0c      	ite	eq
 8006770:	2301      	moveq	r3, #1
 8006772:	2300      	movne	r3, #0
 8006774:	b2db      	uxtb	r3, r3
 8006776:	461a      	mov	r2, r3
 8006778:	79fb      	ldrb	r3, [r7, #7]
 800677a:	429a      	cmp	r2, r3
 800677c:	d09f      	beq.n	80066be <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800677e:	2300      	movs	r3, #0
}
 8006780:	4618      	mov	r0, r3
 8006782:	3740      	adds	r7, #64	; 0x40
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}

08006788 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b098      	sub	sp, #96	; 0x60
 800678c:	af00      	add	r7, sp, #0
 800678e:	60f8      	str	r0, [r7, #12]
 8006790:	60b9      	str	r1, [r7, #8]
 8006792:	4613      	mov	r3, r2
 8006794:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006796:	68ba      	ldr	r2, [r7, #8]
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	88fa      	ldrh	r2, [r7, #6]
 80067a0:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	2200      	movs	r2, #0
 80067a6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	2222      	movs	r2, #34	; 0x22
 80067ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067b4:	4a40      	ldr	r2, [pc, #256]	; (80068b8 <UART_Start_Receive_DMA+0x130>)
 80067b6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067bc:	4a3f      	ldr	r2, [pc, #252]	; (80068bc <UART_Start_Receive_DMA+0x134>)
 80067be:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067c4:	4a3e      	ldr	r2, [pc, #248]	; (80068c0 <UART_Start_Receive_DMA+0x138>)
 80067c6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067cc:	2200      	movs	r2, #0
 80067ce:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80067d0:	f107 0308 	add.w	r3, r7, #8
 80067d4:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	3304      	adds	r3, #4
 80067e0:	4619      	mov	r1, r3
 80067e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80067e4:	681a      	ldr	r2, [r3, #0]
 80067e6:	88fb      	ldrh	r3, [r7, #6]
 80067e8:	f7fc ff76 	bl	80036d8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80067ec:	2300      	movs	r3, #0
 80067ee:	613b      	str	r3, [r7, #16]
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	613b      	str	r3, [r7, #16]
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	613b      	str	r3, [r7, #16]
 8006800:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	2200      	movs	r2, #0
 8006806:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	691b      	ldr	r3, [r3, #16]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d019      	beq.n	8006846 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	330c      	adds	r3, #12
 8006818:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800681a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800681c:	e853 3f00 	ldrex	r3, [r3]
 8006820:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006822:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006824:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006828:	65bb      	str	r3, [r7, #88]	; 0x58
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	330c      	adds	r3, #12
 8006830:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006832:	64fa      	str	r2, [r7, #76]	; 0x4c
 8006834:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006836:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8006838:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800683a:	e841 2300 	strex	r3, r2, [r1]
 800683e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006840:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006842:	2b00      	cmp	r3, #0
 8006844:	d1e5      	bne.n	8006812 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	3314      	adds	r3, #20
 800684c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800684e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006850:	e853 3f00 	ldrex	r3, [r3]
 8006854:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006858:	f043 0301 	orr.w	r3, r3, #1
 800685c:	657b      	str	r3, [r7, #84]	; 0x54
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	3314      	adds	r3, #20
 8006864:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006866:	63ba      	str	r2, [r7, #56]	; 0x38
 8006868:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800686a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800686c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800686e:	e841 2300 	strex	r3, r2, [r1]
 8006872:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006874:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006876:	2b00      	cmp	r3, #0
 8006878:	d1e5      	bne.n	8006846 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	3314      	adds	r3, #20
 8006880:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006882:	69bb      	ldr	r3, [r7, #24]
 8006884:	e853 3f00 	ldrex	r3, [r3]
 8006888:	617b      	str	r3, [r7, #20]
   return(result);
 800688a:	697b      	ldr	r3, [r7, #20]
 800688c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006890:	653b      	str	r3, [r7, #80]	; 0x50
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	3314      	adds	r3, #20
 8006898:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800689a:	627a      	str	r2, [r7, #36]	; 0x24
 800689c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800689e:	6a39      	ldr	r1, [r7, #32]
 80068a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068a2:	e841 2300 	strex	r3, r2, [r1]
 80068a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80068a8:	69fb      	ldr	r3, [r7, #28]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d1e5      	bne.n	800687a <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 80068ae:	2300      	movs	r3, #0
}
 80068b0:	4618      	mov	r0, r3
 80068b2:	3760      	adds	r7, #96	; 0x60
 80068b4:	46bd      	mov	sp, r7
 80068b6:	bd80      	pop	{r7, pc}
 80068b8:	080064bd 	.word	0x080064bd
 80068bc:	080065e3 	.word	0x080065e3
 80068c0:	08006619 	.word	0x08006619

080068c4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b089      	sub	sp, #36	; 0x24
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	330c      	adds	r3, #12
 80068d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	e853 3f00 	ldrex	r3, [r3]
 80068da:	60bb      	str	r3, [r7, #8]
   return(result);
 80068dc:	68bb      	ldr	r3, [r7, #8]
 80068de:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80068e2:	61fb      	str	r3, [r7, #28]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	330c      	adds	r3, #12
 80068ea:	69fa      	ldr	r2, [r7, #28]
 80068ec:	61ba      	str	r2, [r7, #24]
 80068ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068f0:	6979      	ldr	r1, [r7, #20]
 80068f2:	69ba      	ldr	r2, [r7, #24]
 80068f4:	e841 2300 	strex	r3, r2, [r1]
 80068f8:	613b      	str	r3, [r7, #16]
   return(result);
 80068fa:	693b      	ldr	r3, [r7, #16]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d1e5      	bne.n	80068cc <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2220      	movs	r2, #32
 8006904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8006908:	bf00      	nop
 800690a:	3724      	adds	r7, #36	; 0x24
 800690c:	46bd      	mov	sp, r7
 800690e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006912:	4770      	bx	lr

08006914 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006914:	b480      	push	{r7}
 8006916:	b095      	sub	sp, #84	; 0x54
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	330c      	adds	r3, #12
 8006922:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006924:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006926:	e853 3f00 	ldrex	r3, [r3]
 800692a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800692c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800692e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006932:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	330c      	adds	r3, #12
 800693a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800693c:	643a      	str	r2, [r7, #64]	; 0x40
 800693e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006940:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006942:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006944:	e841 2300 	strex	r3, r2, [r1]
 8006948:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800694a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800694c:	2b00      	cmp	r3, #0
 800694e:	d1e5      	bne.n	800691c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	3314      	adds	r3, #20
 8006956:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006958:	6a3b      	ldr	r3, [r7, #32]
 800695a:	e853 3f00 	ldrex	r3, [r3]
 800695e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006960:	69fb      	ldr	r3, [r7, #28]
 8006962:	f023 0301 	bic.w	r3, r3, #1
 8006966:	64bb      	str	r3, [r7, #72]	; 0x48
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	3314      	adds	r3, #20
 800696e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006970:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006972:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006974:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006976:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006978:	e841 2300 	strex	r3, r2, [r1]
 800697c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800697e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006980:	2b00      	cmp	r3, #0
 8006982:	d1e5      	bne.n	8006950 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006988:	2b01      	cmp	r3, #1
 800698a:	d119      	bne.n	80069c0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	330c      	adds	r3, #12
 8006992:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	e853 3f00 	ldrex	r3, [r3]
 800699a:	60bb      	str	r3, [r7, #8]
   return(result);
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	f023 0310 	bic.w	r3, r3, #16
 80069a2:	647b      	str	r3, [r7, #68]	; 0x44
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	330c      	adds	r3, #12
 80069aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80069ac:	61ba      	str	r2, [r7, #24]
 80069ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069b0:	6979      	ldr	r1, [r7, #20]
 80069b2:	69ba      	ldr	r2, [r7, #24]
 80069b4:	e841 2300 	strex	r3, r2, [r1]
 80069b8:	613b      	str	r3, [r7, #16]
   return(result);
 80069ba:	693b      	ldr	r3, [r7, #16]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d1e5      	bne.n	800698c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2220      	movs	r2, #32
 80069c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2200      	movs	r2, #0
 80069cc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80069ce:	bf00      	nop
 80069d0:	3754      	adds	r7, #84	; 0x54
 80069d2:	46bd      	mov	sp, r7
 80069d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d8:	4770      	bx	lr

080069da <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80069da:	b580      	push	{r7, lr}
 80069dc:	b084      	sub	sp, #16
 80069de:	af00      	add	r7, sp, #0
 80069e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069e6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	2200      	movs	r2, #0
 80069ec:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	2200      	movs	r2, #0
 80069f2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80069f4:	68f8      	ldr	r0, [r7, #12]
 80069f6:	f7ff fd2d 	bl	8006454 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80069fa:	bf00      	nop
 80069fc:	3710      	adds	r7, #16
 80069fe:	46bd      	mov	sp, r7
 8006a00:	bd80      	pop	{r7, pc}

08006a02 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006a02:	b480      	push	{r7}
 8006a04:	b085      	sub	sp, #20
 8006a06:	af00      	add	r7, sp, #0
 8006a08:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a10:	b2db      	uxtb	r3, r3
 8006a12:	2b21      	cmp	r3, #33	; 0x21
 8006a14:	d13e      	bne.n	8006a94 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	689b      	ldr	r3, [r3, #8]
 8006a1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a1e:	d114      	bne.n	8006a4a <UART_Transmit_IT+0x48>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	691b      	ldr	r3, [r3, #16]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d110      	bne.n	8006a4a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6a1b      	ldr	r3, [r3, #32]
 8006a2c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	881b      	ldrh	r3, [r3, #0]
 8006a32:	461a      	mov	r2, r3
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a3c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6a1b      	ldr	r3, [r3, #32]
 8006a42:	1c9a      	adds	r2, r3, #2
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	621a      	str	r2, [r3, #32]
 8006a48:	e008      	b.n	8006a5c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6a1b      	ldr	r3, [r3, #32]
 8006a4e:	1c59      	adds	r1, r3, #1
 8006a50:	687a      	ldr	r2, [r7, #4]
 8006a52:	6211      	str	r1, [r2, #32]
 8006a54:	781a      	ldrb	r2, [r3, #0]
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006a60:	b29b      	uxth	r3, r3
 8006a62:	3b01      	subs	r3, #1
 8006a64:	b29b      	uxth	r3, r3
 8006a66:	687a      	ldr	r2, [r7, #4]
 8006a68:	4619      	mov	r1, r3
 8006a6a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d10f      	bne.n	8006a90 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	68da      	ldr	r2, [r3, #12]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a7e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	68da      	ldr	r2, [r3, #12]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a8e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006a90:	2300      	movs	r3, #0
 8006a92:	e000      	b.n	8006a96 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006a94:	2302      	movs	r3, #2
  }
}
 8006a96:	4618      	mov	r0, r3
 8006a98:	3714      	adds	r7, #20
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa0:	4770      	bx	lr

08006aa2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006aa2:	b580      	push	{r7, lr}
 8006aa4:	b082      	sub	sp, #8
 8006aa6:	af00      	add	r7, sp, #0
 8006aa8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	68da      	ldr	r2, [r3, #12]
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ab8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2220      	movs	r2, #32
 8006abe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006ac2:	6878      	ldr	r0, [r7, #4]
 8006ac4:	f7ff fcb2 	bl	800642c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006ac8:	2300      	movs	r3, #0
}
 8006aca:	4618      	mov	r0, r3
 8006acc:	3708      	adds	r7, #8
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}

08006ad2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006ad2:	b580      	push	{r7, lr}
 8006ad4:	b08c      	sub	sp, #48	; 0x30
 8006ad6:	af00      	add	r7, sp, #0
 8006ad8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ae0:	b2db      	uxtb	r3, r3
 8006ae2:	2b22      	cmp	r3, #34	; 0x22
 8006ae4:	f040 80ab 	bne.w	8006c3e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	689b      	ldr	r3, [r3, #8]
 8006aec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006af0:	d117      	bne.n	8006b22 <UART_Receive_IT+0x50>
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	691b      	ldr	r3, [r3, #16]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d113      	bne.n	8006b22 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006afa:	2300      	movs	r3, #0
 8006afc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b02:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	685b      	ldr	r3, [r3, #4]
 8006b0a:	b29b      	uxth	r3, r3
 8006b0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b10:	b29a      	uxth	r2, r3
 8006b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b14:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b1a:	1c9a      	adds	r2, r3, #2
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	629a      	str	r2, [r3, #40]	; 0x28
 8006b20:	e026      	b.n	8006b70 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b26:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006b28:	2300      	movs	r3, #0
 8006b2a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	689b      	ldr	r3, [r3, #8]
 8006b30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b34:	d007      	beq.n	8006b46 <UART_Receive_IT+0x74>
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	689b      	ldr	r3, [r3, #8]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d10a      	bne.n	8006b54 <UART_Receive_IT+0x82>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	691b      	ldr	r3, [r3, #16]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d106      	bne.n	8006b54 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	685b      	ldr	r3, [r3, #4]
 8006b4c:	b2da      	uxtb	r2, r3
 8006b4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b50:	701a      	strb	r2, [r3, #0]
 8006b52:	e008      	b.n	8006b66 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	b2db      	uxtb	r3, r3
 8006b5c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b60:	b2da      	uxtb	r2, r3
 8006b62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b64:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b6a:	1c5a      	adds	r2, r3, #1
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006b74:	b29b      	uxth	r3, r3
 8006b76:	3b01      	subs	r3, #1
 8006b78:	b29b      	uxth	r3, r3
 8006b7a:	687a      	ldr	r2, [r7, #4]
 8006b7c:	4619      	mov	r1, r3
 8006b7e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d15a      	bne.n	8006c3a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	68da      	ldr	r2, [r3, #12]
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f022 0220 	bic.w	r2, r2, #32
 8006b92:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	68da      	ldr	r2, [r3, #12]
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006ba2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	695a      	ldr	r2, [r3, #20]
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f022 0201 	bic.w	r2, r2, #1
 8006bb2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2220      	movs	r2, #32
 8006bb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	d135      	bne.n	8006c30 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	330c      	adds	r3, #12
 8006bd0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	e853 3f00 	ldrex	r3, [r3]
 8006bd8:	613b      	str	r3, [r7, #16]
   return(result);
 8006bda:	693b      	ldr	r3, [r7, #16]
 8006bdc:	f023 0310 	bic.w	r3, r3, #16
 8006be0:	627b      	str	r3, [r7, #36]	; 0x24
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	330c      	adds	r3, #12
 8006be8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bea:	623a      	str	r2, [r7, #32]
 8006bec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bee:	69f9      	ldr	r1, [r7, #28]
 8006bf0:	6a3a      	ldr	r2, [r7, #32]
 8006bf2:	e841 2300 	strex	r3, r2, [r1]
 8006bf6:	61bb      	str	r3, [r7, #24]
   return(result);
 8006bf8:	69bb      	ldr	r3, [r7, #24]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d1e5      	bne.n	8006bca <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f003 0310 	and.w	r3, r3, #16
 8006c08:	2b10      	cmp	r3, #16
 8006c0a:	d10a      	bne.n	8006c22 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	60fb      	str	r3, [r7, #12]
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	60fb      	str	r3, [r7, #12]
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	685b      	ldr	r3, [r3, #4]
 8006c1e:	60fb      	str	r3, [r7, #12]
 8006c20:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006c26:	4619      	mov	r1, r3
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f7ff fc1d 	bl	8006468 <HAL_UARTEx_RxEventCallback>
 8006c2e:	e002      	b.n	8006c36 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006c30:	6878      	ldr	r0, [r7, #4]
 8006c32:	f7fa fe25 	bl	8001880 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006c36:	2300      	movs	r3, #0
 8006c38:	e002      	b.n	8006c40 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	e000      	b.n	8006c40 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006c3e:	2302      	movs	r3, #2
  }
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	3730      	adds	r7, #48	; 0x30
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}

08006c48 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c4c:	b0c0      	sub	sp, #256	; 0x100
 8006c4e:	af00      	add	r7, sp, #0
 8006c50:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	691b      	ldr	r3, [r3, #16]
 8006c5c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c64:	68d9      	ldr	r1, [r3, #12]
 8006c66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c6a:	681a      	ldr	r2, [r3, #0]
 8006c6c:	ea40 0301 	orr.w	r3, r0, r1
 8006c70:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006c72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c76:	689a      	ldr	r2, [r3, #8]
 8006c78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c7c:	691b      	ldr	r3, [r3, #16]
 8006c7e:	431a      	orrs	r2, r3
 8006c80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c84:	695b      	ldr	r3, [r3, #20]
 8006c86:	431a      	orrs	r2, r3
 8006c88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c8c:	69db      	ldr	r3, [r3, #28]
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006c94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	68db      	ldr	r3, [r3, #12]
 8006c9c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006ca0:	f021 010c 	bic.w	r1, r1, #12
 8006ca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ca8:	681a      	ldr	r2, [r3, #0]
 8006caa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006cae:	430b      	orrs	r3, r1
 8006cb0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006cb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	695b      	ldr	r3, [r3, #20]
 8006cba:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006cbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cc2:	6999      	ldr	r1, [r3, #24]
 8006cc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cc8:	681a      	ldr	r2, [r3, #0]
 8006cca:	ea40 0301 	orr.w	r3, r0, r1
 8006cce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006cd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cd4:	681a      	ldr	r2, [r3, #0]
 8006cd6:	4b8f      	ldr	r3, [pc, #572]	; (8006f14 <UART_SetConfig+0x2cc>)
 8006cd8:	429a      	cmp	r2, r3
 8006cda:	d005      	beq.n	8006ce8 <UART_SetConfig+0xa0>
 8006cdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ce0:	681a      	ldr	r2, [r3, #0]
 8006ce2:	4b8d      	ldr	r3, [pc, #564]	; (8006f18 <UART_SetConfig+0x2d0>)
 8006ce4:	429a      	cmp	r2, r3
 8006ce6:	d104      	bne.n	8006cf2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006ce8:	f7fd fe74 	bl	80049d4 <HAL_RCC_GetPCLK2Freq>
 8006cec:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006cf0:	e003      	b.n	8006cfa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006cf2:	f7fd fe5b 	bl	80049ac <HAL_RCC_GetPCLK1Freq>
 8006cf6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006cfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cfe:	69db      	ldr	r3, [r3, #28]
 8006d00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d04:	f040 810c 	bne.w	8006f20 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006d08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006d12:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006d16:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006d1a:	4622      	mov	r2, r4
 8006d1c:	462b      	mov	r3, r5
 8006d1e:	1891      	adds	r1, r2, r2
 8006d20:	65b9      	str	r1, [r7, #88]	; 0x58
 8006d22:	415b      	adcs	r3, r3
 8006d24:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006d26:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006d2a:	4621      	mov	r1, r4
 8006d2c:	eb12 0801 	adds.w	r8, r2, r1
 8006d30:	4629      	mov	r1, r5
 8006d32:	eb43 0901 	adc.w	r9, r3, r1
 8006d36:	f04f 0200 	mov.w	r2, #0
 8006d3a:	f04f 0300 	mov.w	r3, #0
 8006d3e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006d42:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006d46:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006d4a:	4690      	mov	r8, r2
 8006d4c:	4699      	mov	r9, r3
 8006d4e:	4623      	mov	r3, r4
 8006d50:	eb18 0303 	adds.w	r3, r8, r3
 8006d54:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006d58:	462b      	mov	r3, r5
 8006d5a:	eb49 0303 	adc.w	r3, r9, r3
 8006d5e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006d62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d66:	685b      	ldr	r3, [r3, #4]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006d6e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006d72:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006d76:	460b      	mov	r3, r1
 8006d78:	18db      	adds	r3, r3, r3
 8006d7a:	653b      	str	r3, [r7, #80]	; 0x50
 8006d7c:	4613      	mov	r3, r2
 8006d7e:	eb42 0303 	adc.w	r3, r2, r3
 8006d82:	657b      	str	r3, [r7, #84]	; 0x54
 8006d84:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006d88:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006d8c:	f7f9 fa80 	bl	8000290 <__aeabi_uldivmod>
 8006d90:	4602      	mov	r2, r0
 8006d92:	460b      	mov	r3, r1
 8006d94:	4b61      	ldr	r3, [pc, #388]	; (8006f1c <UART_SetConfig+0x2d4>)
 8006d96:	fba3 2302 	umull	r2, r3, r3, r2
 8006d9a:	095b      	lsrs	r3, r3, #5
 8006d9c:	011c      	lsls	r4, r3, #4
 8006d9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006da2:	2200      	movs	r2, #0
 8006da4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006da8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006dac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006db0:	4642      	mov	r2, r8
 8006db2:	464b      	mov	r3, r9
 8006db4:	1891      	adds	r1, r2, r2
 8006db6:	64b9      	str	r1, [r7, #72]	; 0x48
 8006db8:	415b      	adcs	r3, r3
 8006dba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006dbc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006dc0:	4641      	mov	r1, r8
 8006dc2:	eb12 0a01 	adds.w	sl, r2, r1
 8006dc6:	4649      	mov	r1, r9
 8006dc8:	eb43 0b01 	adc.w	fp, r3, r1
 8006dcc:	f04f 0200 	mov.w	r2, #0
 8006dd0:	f04f 0300 	mov.w	r3, #0
 8006dd4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006dd8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006ddc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006de0:	4692      	mov	sl, r2
 8006de2:	469b      	mov	fp, r3
 8006de4:	4643      	mov	r3, r8
 8006de6:	eb1a 0303 	adds.w	r3, sl, r3
 8006dea:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006dee:	464b      	mov	r3, r9
 8006df0:	eb4b 0303 	adc.w	r3, fp, r3
 8006df4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006dfc:	685b      	ldr	r3, [r3, #4]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006e04:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006e08:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006e0c:	460b      	mov	r3, r1
 8006e0e:	18db      	adds	r3, r3, r3
 8006e10:	643b      	str	r3, [r7, #64]	; 0x40
 8006e12:	4613      	mov	r3, r2
 8006e14:	eb42 0303 	adc.w	r3, r2, r3
 8006e18:	647b      	str	r3, [r7, #68]	; 0x44
 8006e1a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006e1e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006e22:	f7f9 fa35 	bl	8000290 <__aeabi_uldivmod>
 8006e26:	4602      	mov	r2, r0
 8006e28:	460b      	mov	r3, r1
 8006e2a:	4611      	mov	r1, r2
 8006e2c:	4b3b      	ldr	r3, [pc, #236]	; (8006f1c <UART_SetConfig+0x2d4>)
 8006e2e:	fba3 2301 	umull	r2, r3, r3, r1
 8006e32:	095b      	lsrs	r3, r3, #5
 8006e34:	2264      	movs	r2, #100	; 0x64
 8006e36:	fb02 f303 	mul.w	r3, r2, r3
 8006e3a:	1acb      	subs	r3, r1, r3
 8006e3c:	00db      	lsls	r3, r3, #3
 8006e3e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006e42:	4b36      	ldr	r3, [pc, #216]	; (8006f1c <UART_SetConfig+0x2d4>)
 8006e44:	fba3 2302 	umull	r2, r3, r3, r2
 8006e48:	095b      	lsrs	r3, r3, #5
 8006e4a:	005b      	lsls	r3, r3, #1
 8006e4c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006e50:	441c      	add	r4, r3
 8006e52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006e56:	2200      	movs	r2, #0
 8006e58:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006e5c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006e60:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006e64:	4642      	mov	r2, r8
 8006e66:	464b      	mov	r3, r9
 8006e68:	1891      	adds	r1, r2, r2
 8006e6a:	63b9      	str	r1, [r7, #56]	; 0x38
 8006e6c:	415b      	adcs	r3, r3
 8006e6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006e70:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006e74:	4641      	mov	r1, r8
 8006e76:	1851      	adds	r1, r2, r1
 8006e78:	6339      	str	r1, [r7, #48]	; 0x30
 8006e7a:	4649      	mov	r1, r9
 8006e7c:	414b      	adcs	r3, r1
 8006e7e:	637b      	str	r3, [r7, #52]	; 0x34
 8006e80:	f04f 0200 	mov.w	r2, #0
 8006e84:	f04f 0300 	mov.w	r3, #0
 8006e88:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006e8c:	4659      	mov	r1, fp
 8006e8e:	00cb      	lsls	r3, r1, #3
 8006e90:	4651      	mov	r1, sl
 8006e92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e96:	4651      	mov	r1, sl
 8006e98:	00ca      	lsls	r2, r1, #3
 8006e9a:	4610      	mov	r0, r2
 8006e9c:	4619      	mov	r1, r3
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	4642      	mov	r2, r8
 8006ea2:	189b      	adds	r3, r3, r2
 8006ea4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006ea8:	464b      	mov	r3, r9
 8006eaa:	460a      	mov	r2, r1
 8006eac:	eb42 0303 	adc.w	r3, r2, r3
 8006eb0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006eb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006eb8:	685b      	ldr	r3, [r3, #4]
 8006eba:	2200      	movs	r2, #0
 8006ebc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006ec0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006ec4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006ec8:	460b      	mov	r3, r1
 8006eca:	18db      	adds	r3, r3, r3
 8006ecc:	62bb      	str	r3, [r7, #40]	; 0x28
 8006ece:	4613      	mov	r3, r2
 8006ed0:	eb42 0303 	adc.w	r3, r2, r3
 8006ed4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006ed6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006eda:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006ede:	f7f9 f9d7 	bl	8000290 <__aeabi_uldivmod>
 8006ee2:	4602      	mov	r2, r0
 8006ee4:	460b      	mov	r3, r1
 8006ee6:	4b0d      	ldr	r3, [pc, #52]	; (8006f1c <UART_SetConfig+0x2d4>)
 8006ee8:	fba3 1302 	umull	r1, r3, r3, r2
 8006eec:	095b      	lsrs	r3, r3, #5
 8006eee:	2164      	movs	r1, #100	; 0x64
 8006ef0:	fb01 f303 	mul.w	r3, r1, r3
 8006ef4:	1ad3      	subs	r3, r2, r3
 8006ef6:	00db      	lsls	r3, r3, #3
 8006ef8:	3332      	adds	r3, #50	; 0x32
 8006efa:	4a08      	ldr	r2, [pc, #32]	; (8006f1c <UART_SetConfig+0x2d4>)
 8006efc:	fba2 2303 	umull	r2, r3, r2, r3
 8006f00:	095b      	lsrs	r3, r3, #5
 8006f02:	f003 0207 	and.w	r2, r3, #7
 8006f06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	4422      	add	r2, r4
 8006f0e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006f10:	e105      	b.n	800711e <UART_SetConfig+0x4d6>
 8006f12:	bf00      	nop
 8006f14:	40011000 	.word	0x40011000
 8006f18:	40011400 	.word	0x40011400
 8006f1c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006f20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006f24:	2200      	movs	r2, #0
 8006f26:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006f2a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006f2e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006f32:	4642      	mov	r2, r8
 8006f34:	464b      	mov	r3, r9
 8006f36:	1891      	adds	r1, r2, r2
 8006f38:	6239      	str	r1, [r7, #32]
 8006f3a:	415b      	adcs	r3, r3
 8006f3c:	627b      	str	r3, [r7, #36]	; 0x24
 8006f3e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006f42:	4641      	mov	r1, r8
 8006f44:	1854      	adds	r4, r2, r1
 8006f46:	4649      	mov	r1, r9
 8006f48:	eb43 0501 	adc.w	r5, r3, r1
 8006f4c:	f04f 0200 	mov.w	r2, #0
 8006f50:	f04f 0300 	mov.w	r3, #0
 8006f54:	00eb      	lsls	r3, r5, #3
 8006f56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006f5a:	00e2      	lsls	r2, r4, #3
 8006f5c:	4614      	mov	r4, r2
 8006f5e:	461d      	mov	r5, r3
 8006f60:	4643      	mov	r3, r8
 8006f62:	18e3      	adds	r3, r4, r3
 8006f64:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006f68:	464b      	mov	r3, r9
 8006f6a:	eb45 0303 	adc.w	r3, r5, r3
 8006f6e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006f72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f76:	685b      	ldr	r3, [r3, #4]
 8006f78:	2200      	movs	r2, #0
 8006f7a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006f7e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006f82:	f04f 0200 	mov.w	r2, #0
 8006f86:	f04f 0300 	mov.w	r3, #0
 8006f8a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006f8e:	4629      	mov	r1, r5
 8006f90:	008b      	lsls	r3, r1, #2
 8006f92:	4621      	mov	r1, r4
 8006f94:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f98:	4621      	mov	r1, r4
 8006f9a:	008a      	lsls	r2, r1, #2
 8006f9c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006fa0:	f7f9 f976 	bl	8000290 <__aeabi_uldivmod>
 8006fa4:	4602      	mov	r2, r0
 8006fa6:	460b      	mov	r3, r1
 8006fa8:	4b60      	ldr	r3, [pc, #384]	; (800712c <UART_SetConfig+0x4e4>)
 8006faa:	fba3 2302 	umull	r2, r3, r3, r2
 8006fae:	095b      	lsrs	r3, r3, #5
 8006fb0:	011c      	lsls	r4, r3, #4
 8006fb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006fbc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006fc0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006fc4:	4642      	mov	r2, r8
 8006fc6:	464b      	mov	r3, r9
 8006fc8:	1891      	adds	r1, r2, r2
 8006fca:	61b9      	str	r1, [r7, #24]
 8006fcc:	415b      	adcs	r3, r3
 8006fce:	61fb      	str	r3, [r7, #28]
 8006fd0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006fd4:	4641      	mov	r1, r8
 8006fd6:	1851      	adds	r1, r2, r1
 8006fd8:	6139      	str	r1, [r7, #16]
 8006fda:	4649      	mov	r1, r9
 8006fdc:	414b      	adcs	r3, r1
 8006fde:	617b      	str	r3, [r7, #20]
 8006fe0:	f04f 0200 	mov.w	r2, #0
 8006fe4:	f04f 0300 	mov.w	r3, #0
 8006fe8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006fec:	4659      	mov	r1, fp
 8006fee:	00cb      	lsls	r3, r1, #3
 8006ff0:	4651      	mov	r1, sl
 8006ff2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006ff6:	4651      	mov	r1, sl
 8006ff8:	00ca      	lsls	r2, r1, #3
 8006ffa:	4610      	mov	r0, r2
 8006ffc:	4619      	mov	r1, r3
 8006ffe:	4603      	mov	r3, r0
 8007000:	4642      	mov	r2, r8
 8007002:	189b      	adds	r3, r3, r2
 8007004:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007008:	464b      	mov	r3, r9
 800700a:	460a      	mov	r2, r1
 800700c:	eb42 0303 	adc.w	r3, r2, r3
 8007010:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	2200      	movs	r2, #0
 800701c:	67bb      	str	r3, [r7, #120]	; 0x78
 800701e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007020:	f04f 0200 	mov.w	r2, #0
 8007024:	f04f 0300 	mov.w	r3, #0
 8007028:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800702c:	4649      	mov	r1, r9
 800702e:	008b      	lsls	r3, r1, #2
 8007030:	4641      	mov	r1, r8
 8007032:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007036:	4641      	mov	r1, r8
 8007038:	008a      	lsls	r2, r1, #2
 800703a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800703e:	f7f9 f927 	bl	8000290 <__aeabi_uldivmod>
 8007042:	4602      	mov	r2, r0
 8007044:	460b      	mov	r3, r1
 8007046:	4b39      	ldr	r3, [pc, #228]	; (800712c <UART_SetConfig+0x4e4>)
 8007048:	fba3 1302 	umull	r1, r3, r3, r2
 800704c:	095b      	lsrs	r3, r3, #5
 800704e:	2164      	movs	r1, #100	; 0x64
 8007050:	fb01 f303 	mul.w	r3, r1, r3
 8007054:	1ad3      	subs	r3, r2, r3
 8007056:	011b      	lsls	r3, r3, #4
 8007058:	3332      	adds	r3, #50	; 0x32
 800705a:	4a34      	ldr	r2, [pc, #208]	; (800712c <UART_SetConfig+0x4e4>)
 800705c:	fba2 2303 	umull	r2, r3, r2, r3
 8007060:	095b      	lsrs	r3, r3, #5
 8007062:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007066:	441c      	add	r4, r3
 8007068:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800706c:	2200      	movs	r2, #0
 800706e:	673b      	str	r3, [r7, #112]	; 0x70
 8007070:	677a      	str	r2, [r7, #116]	; 0x74
 8007072:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007076:	4642      	mov	r2, r8
 8007078:	464b      	mov	r3, r9
 800707a:	1891      	adds	r1, r2, r2
 800707c:	60b9      	str	r1, [r7, #8]
 800707e:	415b      	adcs	r3, r3
 8007080:	60fb      	str	r3, [r7, #12]
 8007082:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007086:	4641      	mov	r1, r8
 8007088:	1851      	adds	r1, r2, r1
 800708a:	6039      	str	r1, [r7, #0]
 800708c:	4649      	mov	r1, r9
 800708e:	414b      	adcs	r3, r1
 8007090:	607b      	str	r3, [r7, #4]
 8007092:	f04f 0200 	mov.w	r2, #0
 8007096:	f04f 0300 	mov.w	r3, #0
 800709a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800709e:	4659      	mov	r1, fp
 80070a0:	00cb      	lsls	r3, r1, #3
 80070a2:	4651      	mov	r1, sl
 80070a4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80070a8:	4651      	mov	r1, sl
 80070aa:	00ca      	lsls	r2, r1, #3
 80070ac:	4610      	mov	r0, r2
 80070ae:	4619      	mov	r1, r3
 80070b0:	4603      	mov	r3, r0
 80070b2:	4642      	mov	r2, r8
 80070b4:	189b      	adds	r3, r3, r2
 80070b6:	66bb      	str	r3, [r7, #104]	; 0x68
 80070b8:	464b      	mov	r3, r9
 80070ba:	460a      	mov	r2, r1
 80070bc:	eb42 0303 	adc.w	r3, r2, r3
 80070c0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80070c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	2200      	movs	r2, #0
 80070ca:	663b      	str	r3, [r7, #96]	; 0x60
 80070cc:	667a      	str	r2, [r7, #100]	; 0x64
 80070ce:	f04f 0200 	mov.w	r2, #0
 80070d2:	f04f 0300 	mov.w	r3, #0
 80070d6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80070da:	4649      	mov	r1, r9
 80070dc:	008b      	lsls	r3, r1, #2
 80070de:	4641      	mov	r1, r8
 80070e0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80070e4:	4641      	mov	r1, r8
 80070e6:	008a      	lsls	r2, r1, #2
 80070e8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80070ec:	f7f9 f8d0 	bl	8000290 <__aeabi_uldivmod>
 80070f0:	4602      	mov	r2, r0
 80070f2:	460b      	mov	r3, r1
 80070f4:	4b0d      	ldr	r3, [pc, #52]	; (800712c <UART_SetConfig+0x4e4>)
 80070f6:	fba3 1302 	umull	r1, r3, r3, r2
 80070fa:	095b      	lsrs	r3, r3, #5
 80070fc:	2164      	movs	r1, #100	; 0x64
 80070fe:	fb01 f303 	mul.w	r3, r1, r3
 8007102:	1ad3      	subs	r3, r2, r3
 8007104:	011b      	lsls	r3, r3, #4
 8007106:	3332      	adds	r3, #50	; 0x32
 8007108:	4a08      	ldr	r2, [pc, #32]	; (800712c <UART_SetConfig+0x4e4>)
 800710a:	fba2 2303 	umull	r2, r3, r2, r3
 800710e:	095b      	lsrs	r3, r3, #5
 8007110:	f003 020f 	and.w	r2, r3, #15
 8007114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	4422      	add	r2, r4
 800711c:	609a      	str	r2, [r3, #8]
}
 800711e:	bf00      	nop
 8007120:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007124:	46bd      	mov	sp, r7
 8007126:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800712a:	bf00      	nop
 800712c:	51eb851f 	.word	0x51eb851f

08007130 <atoi>:
 8007130:	220a      	movs	r2, #10
 8007132:	2100      	movs	r1, #0
 8007134:	f000 b9ce 	b.w	80074d4 <strtol>

08007138 <__errno>:
 8007138:	4b01      	ldr	r3, [pc, #4]	; (8007140 <__errno+0x8>)
 800713a:	6818      	ldr	r0, [r3, #0]
 800713c:	4770      	bx	lr
 800713e:	bf00      	nop
 8007140:	20000104 	.word	0x20000104

08007144 <__libc_init_array>:
 8007144:	b570      	push	{r4, r5, r6, lr}
 8007146:	4d0d      	ldr	r5, [pc, #52]	; (800717c <__libc_init_array+0x38>)
 8007148:	4c0d      	ldr	r4, [pc, #52]	; (8007180 <__libc_init_array+0x3c>)
 800714a:	1b64      	subs	r4, r4, r5
 800714c:	10a4      	asrs	r4, r4, #2
 800714e:	2600      	movs	r6, #0
 8007150:	42a6      	cmp	r6, r4
 8007152:	d109      	bne.n	8007168 <__libc_init_array+0x24>
 8007154:	4d0b      	ldr	r5, [pc, #44]	; (8007184 <__libc_init_array+0x40>)
 8007156:	4c0c      	ldr	r4, [pc, #48]	; (8007188 <__libc_init_array+0x44>)
 8007158:	f001 ff34 	bl	8008fc4 <_init>
 800715c:	1b64      	subs	r4, r4, r5
 800715e:	10a4      	asrs	r4, r4, #2
 8007160:	2600      	movs	r6, #0
 8007162:	42a6      	cmp	r6, r4
 8007164:	d105      	bne.n	8007172 <__libc_init_array+0x2e>
 8007166:	bd70      	pop	{r4, r5, r6, pc}
 8007168:	f855 3b04 	ldr.w	r3, [r5], #4
 800716c:	4798      	blx	r3
 800716e:	3601      	adds	r6, #1
 8007170:	e7ee      	b.n	8007150 <__libc_init_array+0xc>
 8007172:	f855 3b04 	ldr.w	r3, [r5], #4
 8007176:	4798      	blx	r3
 8007178:	3601      	adds	r6, #1
 800717a:	e7f2      	b.n	8007162 <__libc_init_array+0x1e>
 800717c:	08009704 	.word	0x08009704
 8007180:	08009704 	.word	0x08009704
 8007184:	08009704 	.word	0x08009704
 8007188:	08009708 	.word	0x08009708

0800718c <memcpy>:
 800718c:	440a      	add	r2, r1
 800718e:	4291      	cmp	r1, r2
 8007190:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007194:	d100      	bne.n	8007198 <memcpy+0xc>
 8007196:	4770      	bx	lr
 8007198:	b510      	push	{r4, lr}
 800719a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800719e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80071a2:	4291      	cmp	r1, r2
 80071a4:	d1f9      	bne.n	800719a <memcpy+0xe>
 80071a6:	bd10      	pop	{r4, pc}

080071a8 <memset>:
 80071a8:	4402      	add	r2, r0
 80071aa:	4603      	mov	r3, r0
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d100      	bne.n	80071b2 <memset+0xa>
 80071b0:	4770      	bx	lr
 80071b2:	f803 1b01 	strb.w	r1, [r3], #1
 80071b6:	e7f9      	b.n	80071ac <memset+0x4>

080071b8 <siprintf>:
 80071b8:	b40e      	push	{r1, r2, r3}
 80071ba:	b500      	push	{lr}
 80071bc:	b09c      	sub	sp, #112	; 0x70
 80071be:	ab1d      	add	r3, sp, #116	; 0x74
 80071c0:	9002      	str	r0, [sp, #8]
 80071c2:	9006      	str	r0, [sp, #24]
 80071c4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80071c8:	4809      	ldr	r0, [pc, #36]	; (80071f0 <siprintf+0x38>)
 80071ca:	9107      	str	r1, [sp, #28]
 80071cc:	9104      	str	r1, [sp, #16]
 80071ce:	4909      	ldr	r1, [pc, #36]	; (80071f4 <siprintf+0x3c>)
 80071d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80071d4:	9105      	str	r1, [sp, #20]
 80071d6:	6800      	ldr	r0, [r0, #0]
 80071d8:	9301      	str	r3, [sp, #4]
 80071da:	a902      	add	r1, sp, #8
 80071dc:	f000 fb2c 	bl	8007838 <_svfiprintf_r>
 80071e0:	9b02      	ldr	r3, [sp, #8]
 80071e2:	2200      	movs	r2, #0
 80071e4:	701a      	strb	r2, [r3, #0]
 80071e6:	b01c      	add	sp, #112	; 0x70
 80071e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80071ec:	b003      	add	sp, #12
 80071ee:	4770      	bx	lr
 80071f0:	20000104 	.word	0x20000104
 80071f4:	ffff0208 	.word	0xffff0208

080071f8 <siscanf>:
 80071f8:	b40e      	push	{r1, r2, r3}
 80071fa:	b510      	push	{r4, lr}
 80071fc:	b09f      	sub	sp, #124	; 0x7c
 80071fe:	ac21      	add	r4, sp, #132	; 0x84
 8007200:	f44f 7101 	mov.w	r1, #516	; 0x204
 8007204:	f854 2b04 	ldr.w	r2, [r4], #4
 8007208:	9201      	str	r2, [sp, #4]
 800720a:	f8ad 101c 	strh.w	r1, [sp, #28]
 800720e:	9004      	str	r0, [sp, #16]
 8007210:	9008      	str	r0, [sp, #32]
 8007212:	f7f8 ffe5 	bl	80001e0 <strlen>
 8007216:	4b0c      	ldr	r3, [pc, #48]	; (8007248 <siscanf+0x50>)
 8007218:	9005      	str	r0, [sp, #20]
 800721a:	9009      	str	r0, [sp, #36]	; 0x24
 800721c:	930d      	str	r3, [sp, #52]	; 0x34
 800721e:	480b      	ldr	r0, [pc, #44]	; (800724c <siscanf+0x54>)
 8007220:	9a01      	ldr	r2, [sp, #4]
 8007222:	6800      	ldr	r0, [r0, #0]
 8007224:	9403      	str	r4, [sp, #12]
 8007226:	2300      	movs	r3, #0
 8007228:	9311      	str	r3, [sp, #68]	; 0x44
 800722a:	9316      	str	r3, [sp, #88]	; 0x58
 800722c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007230:	f8ad 301e 	strh.w	r3, [sp, #30]
 8007234:	a904      	add	r1, sp, #16
 8007236:	4623      	mov	r3, r4
 8007238:	f000 fc58 	bl	8007aec <__ssvfiscanf_r>
 800723c:	b01f      	add	sp, #124	; 0x7c
 800723e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007242:	b003      	add	sp, #12
 8007244:	4770      	bx	lr
 8007246:	bf00      	nop
 8007248:	08007273 	.word	0x08007273
 800724c:	20000104 	.word	0x20000104

08007250 <__sread>:
 8007250:	b510      	push	{r4, lr}
 8007252:	460c      	mov	r4, r1
 8007254:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007258:	f001 fa00 	bl	800865c <_read_r>
 800725c:	2800      	cmp	r0, #0
 800725e:	bfab      	itete	ge
 8007260:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007262:	89a3      	ldrhlt	r3, [r4, #12]
 8007264:	181b      	addge	r3, r3, r0
 8007266:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800726a:	bfac      	ite	ge
 800726c:	6563      	strge	r3, [r4, #84]	; 0x54
 800726e:	81a3      	strhlt	r3, [r4, #12]
 8007270:	bd10      	pop	{r4, pc}

08007272 <__seofread>:
 8007272:	2000      	movs	r0, #0
 8007274:	4770      	bx	lr

08007276 <__swrite>:
 8007276:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800727a:	461f      	mov	r7, r3
 800727c:	898b      	ldrh	r3, [r1, #12]
 800727e:	05db      	lsls	r3, r3, #23
 8007280:	4605      	mov	r5, r0
 8007282:	460c      	mov	r4, r1
 8007284:	4616      	mov	r6, r2
 8007286:	d505      	bpl.n	8007294 <__swrite+0x1e>
 8007288:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800728c:	2302      	movs	r3, #2
 800728e:	2200      	movs	r2, #0
 8007290:	f000 f97c 	bl	800758c <_lseek_r>
 8007294:	89a3      	ldrh	r3, [r4, #12]
 8007296:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800729a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800729e:	81a3      	strh	r3, [r4, #12]
 80072a0:	4632      	mov	r2, r6
 80072a2:	463b      	mov	r3, r7
 80072a4:	4628      	mov	r0, r5
 80072a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80072aa:	f000 b91d 	b.w	80074e8 <_write_r>

080072ae <__sseek>:
 80072ae:	b510      	push	{r4, lr}
 80072b0:	460c      	mov	r4, r1
 80072b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072b6:	f000 f969 	bl	800758c <_lseek_r>
 80072ba:	1c43      	adds	r3, r0, #1
 80072bc:	89a3      	ldrh	r3, [r4, #12]
 80072be:	bf15      	itete	ne
 80072c0:	6560      	strne	r0, [r4, #84]	; 0x54
 80072c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80072c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80072ca:	81a3      	strheq	r3, [r4, #12]
 80072cc:	bf18      	it	ne
 80072ce:	81a3      	strhne	r3, [r4, #12]
 80072d0:	bd10      	pop	{r4, pc}

080072d2 <__sclose>:
 80072d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072d6:	f000 b937 	b.w	8007548 <_close_r>

080072da <strcpy>:
 80072da:	4603      	mov	r3, r0
 80072dc:	f811 2b01 	ldrb.w	r2, [r1], #1
 80072e0:	f803 2b01 	strb.w	r2, [r3], #1
 80072e4:	2a00      	cmp	r2, #0
 80072e6:	d1f9      	bne.n	80072dc <strcpy+0x2>
 80072e8:	4770      	bx	lr

080072ea <strncmp>:
 80072ea:	b510      	push	{r4, lr}
 80072ec:	b17a      	cbz	r2, 800730e <strncmp+0x24>
 80072ee:	4603      	mov	r3, r0
 80072f0:	3901      	subs	r1, #1
 80072f2:	1884      	adds	r4, r0, r2
 80072f4:	f813 0b01 	ldrb.w	r0, [r3], #1
 80072f8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80072fc:	4290      	cmp	r0, r2
 80072fe:	d101      	bne.n	8007304 <strncmp+0x1a>
 8007300:	42a3      	cmp	r3, r4
 8007302:	d101      	bne.n	8007308 <strncmp+0x1e>
 8007304:	1a80      	subs	r0, r0, r2
 8007306:	bd10      	pop	{r4, pc}
 8007308:	2800      	cmp	r0, #0
 800730a:	d1f3      	bne.n	80072f4 <strncmp+0xa>
 800730c:	e7fa      	b.n	8007304 <strncmp+0x1a>
 800730e:	4610      	mov	r0, r2
 8007310:	e7f9      	b.n	8007306 <strncmp+0x1c>
	...

08007314 <strtok>:
 8007314:	4b16      	ldr	r3, [pc, #88]	; (8007370 <strtok+0x5c>)
 8007316:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007318:	681e      	ldr	r6, [r3, #0]
 800731a:	6db4      	ldr	r4, [r6, #88]	; 0x58
 800731c:	4605      	mov	r5, r0
 800731e:	b9fc      	cbnz	r4, 8007360 <strtok+0x4c>
 8007320:	2050      	movs	r0, #80	; 0x50
 8007322:	9101      	str	r1, [sp, #4]
 8007324:	f000 f944 	bl	80075b0 <malloc>
 8007328:	9901      	ldr	r1, [sp, #4]
 800732a:	65b0      	str	r0, [r6, #88]	; 0x58
 800732c:	4602      	mov	r2, r0
 800732e:	b920      	cbnz	r0, 800733a <strtok+0x26>
 8007330:	4b10      	ldr	r3, [pc, #64]	; (8007374 <strtok+0x60>)
 8007332:	4811      	ldr	r0, [pc, #68]	; (8007378 <strtok+0x64>)
 8007334:	2157      	movs	r1, #87	; 0x57
 8007336:	f000 f8e9 	bl	800750c <__assert_func>
 800733a:	e9c0 4400 	strd	r4, r4, [r0]
 800733e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8007342:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8007346:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800734a:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800734e:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8007352:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8007356:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800735a:	6184      	str	r4, [r0, #24]
 800735c:	7704      	strb	r4, [r0, #28]
 800735e:	6244      	str	r4, [r0, #36]	; 0x24
 8007360:	6db2      	ldr	r2, [r6, #88]	; 0x58
 8007362:	2301      	movs	r3, #1
 8007364:	4628      	mov	r0, r5
 8007366:	b002      	add	sp, #8
 8007368:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800736c:	f000 b806 	b.w	800737c <__strtok_r>
 8007370:	20000104 	.word	0x20000104
 8007374:	0800949c 	.word	0x0800949c
 8007378:	080094b3 	.word	0x080094b3

0800737c <__strtok_r>:
 800737c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800737e:	b908      	cbnz	r0, 8007384 <__strtok_r+0x8>
 8007380:	6810      	ldr	r0, [r2, #0]
 8007382:	b188      	cbz	r0, 80073a8 <__strtok_r+0x2c>
 8007384:	4604      	mov	r4, r0
 8007386:	4620      	mov	r0, r4
 8007388:	f814 5b01 	ldrb.w	r5, [r4], #1
 800738c:	460f      	mov	r7, r1
 800738e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8007392:	b91e      	cbnz	r6, 800739c <__strtok_r+0x20>
 8007394:	b965      	cbnz	r5, 80073b0 <__strtok_r+0x34>
 8007396:	6015      	str	r5, [r2, #0]
 8007398:	4628      	mov	r0, r5
 800739a:	e005      	b.n	80073a8 <__strtok_r+0x2c>
 800739c:	42b5      	cmp	r5, r6
 800739e:	d1f6      	bne.n	800738e <__strtok_r+0x12>
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d1f0      	bne.n	8007386 <__strtok_r+0xa>
 80073a4:	6014      	str	r4, [r2, #0]
 80073a6:	7003      	strb	r3, [r0, #0]
 80073a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073aa:	461c      	mov	r4, r3
 80073ac:	e00c      	b.n	80073c8 <__strtok_r+0x4c>
 80073ae:	b915      	cbnz	r5, 80073b6 <__strtok_r+0x3a>
 80073b0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80073b4:	460e      	mov	r6, r1
 80073b6:	f816 5b01 	ldrb.w	r5, [r6], #1
 80073ba:	42ab      	cmp	r3, r5
 80073bc:	d1f7      	bne.n	80073ae <__strtok_r+0x32>
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d0f3      	beq.n	80073aa <__strtok_r+0x2e>
 80073c2:	2300      	movs	r3, #0
 80073c4:	f804 3c01 	strb.w	r3, [r4, #-1]
 80073c8:	6014      	str	r4, [r2, #0]
 80073ca:	e7ed      	b.n	80073a8 <__strtok_r+0x2c>

080073cc <_strtol_l.constprop.0>:
 80073cc:	2b01      	cmp	r3, #1
 80073ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073d2:	d001      	beq.n	80073d8 <_strtol_l.constprop.0+0xc>
 80073d4:	2b24      	cmp	r3, #36	; 0x24
 80073d6:	d906      	bls.n	80073e6 <_strtol_l.constprop.0+0x1a>
 80073d8:	f7ff feae 	bl	8007138 <__errno>
 80073dc:	2316      	movs	r3, #22
 80073de:	6003      	str	r3, [r0, #0]
 80073e0:	2000      	movs	r0, #0
 80073e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073e6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80074cc <_strtol_l.constprop.0+0x100>
 80073ea:	460d      	mov	r5, r1
 80073ec:	462e      	mov	r6, r5
 80073ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 80073f2:	f814 700c 	ldrb.w	r7, [r4, ip]
 80073f6:	f017 0708 	ands.w	r7, r7, #8
 80073fa:	d1f7      	bne.n	80073ec <_strtol_l.constprop.0+0x20>
 80073fc:	2c2d      	cmp	r4, #45	; 0x2d
 80073fe:	d132      	bne.n	8007466 <_strtol_l.constprop.0+0x9a>
 8007400:	782c      	ldrb	r4, [r5, #0]
 8007402:	2701      	movs	r7, #1
 8007404:	1cb5      	adds	r5, r6, #2
 8007406:	2b00      	cmp	r3, #0
 8007408:	d05b      	beq.n	80074c2 <_strtol_l.constprop.0+0xf6>
 800740a:	2b10      	cmp	r3, #16
 800740c:	d109      	bne.n	8007422 <_strtol_l.constprop.0+0x56>
 800740e:	2c30      	cmp	r4, #48	; 0x30
 8007410:	d107      	bne.n	8007422 <_strtol_l.constprop.0+0x56>
 8007412:	782c      	ldrb	r4, [r5, #0]
 8007414:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007418:	2c58      	cmp	r4, #88	; 0x58
 800741a:	d14d      	bne.n	80074b8 <_strtol_l.constprop.0+0xec>
 800741c:	786c      	ldrb	r4, [r5, #1]
 800741e:	2310      	movs	r3, #16
 8007420:	3502      	adds	r5, #2
 8007422:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007426:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800742a:	f04f 0c00 	mov.w	ip, #0
 800742e:	fbb8 f9f3 	udiv	r9, r8, r3
 8007432:	4666      	mov	r6, ip
 8007434:	fb03 8a19 	mls	sl, r3, r9, r8
 8007438:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800743c:	f1be 0f09 	cmp.w	lr, #9
 8007440:	d816      	bhi.n	8007470 <_strtol_l.constprop.0+0xa4>
 8007442:	4674      	mov	r4, lr
 8007444:	42a3      	cmp	r3, r4
 8007446:	dd24      	ble.n	8007492 <_strtol_l.constprop.0+0xc6>
 8007448:	f1bc 0f00 	cmp.w	ip, #0
 800744c:	db1e      	blt.n	800748c <_strtol_l.constprop.0+0xc0>
 800744e:	45b1      	cmp	r9, r6
 8007450:	d31c      	bcc.n	800748c <_strtol_l.constprop.0+0xc0>
 8007452:	d101      	bne.n	8007458 <_strtol_l.constprop.0+0x8c>
 8007454:	45a2      	cmp	sl, r4
 8007456:	db19      	blt.n	800748c <_strtol_l.constprop.0+0xc0>
 8007458:	fb06 4603 	mla	r6, r6, r3, r4
 800745c:	f04f 0c01 	mov.w	ip, #1
 8007460:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007464:	e7e8      	b.n	8007438 <_strtol_l.constprop.0+0x6c>
 8007466:	2c2b      	cmp	r4, #43	; 0x2b
 8007468:	bf04      	itt	eq
 800746a:	782c      	ldrbeq	r4, [r5, #0]
 800746c:	1cb5      	addeq	r5, r6, #2
 800746e:	e7ca      	b.n	8007406 <_strtol_l.constprop.0+0x3a>
 8007470:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007474:	f1be 0f19 	cmp.w	lr, #25
 8007478:	d801      	bhi.n	800747e <_strtol_l.constprop.0+0xb2>
 800747a:	3c37      	subs	r4, #55	; 0x37
 800747c:	e7e2      	b.n	8007444 <_strtol_l.constprop.0+0x78>
 800747e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8007482:	f1be 0f19 	cmp.w	lr, #25
 8007486:	d804      	bhi.n	8007492 <_strtol_l.constprop.0+0xc6>
 8007488:	3c57      	subs	r4, #87	; 0x57
 800748a:	e7db      	b.n	8007444 <_strtol_l.constprop.0+0x78>
 800748c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8007490:	e7e6      	b.n	8007460 <_strtol_l.constprop.0+0x94>
 8007492:	f1bc 0f00 	cmp.w	ip, #0
 8007496:	da05      	bge.n	80074a4 <_strtol_l.constprop.0+0xd8>
 8007498:	2322      	movs	r3, #34	; 0x22
 800749a:	6003      	str	r3, [r0, #0]
 800749c:	4646      	mov	r6, r8
 800749e:	b942      	cbnz	r2, 80074b2 <_strtol_l.constprop.0+0xe6>
 80074a0:	4630      	mov	r0, r6
 80074a2:	e79e      	b.n	80073e2 <_strtol_l.constprop.0+0x16>
 80074a4:	b107      	cbz	r7, 80074a8 <_strtol_l.constprop.0+0xdc>
 80074a6:	4276      	negs	r6, r6
 80074a8:	2a00      	cmp	r2, #0
 80074aa:	d0f9      	beq.n	80074a0 <_strtol_l.constprop.0+0xd4>
 80074ac:	f1bc 0f00 	cmp.w	ip, #0
 80074b0:	d000      	beq.n	80074b4 <_strtol_l.constprop.0+0xe8>
 80074b2:	1e69      	subs	r1, r5, #1
 80074b4:	6011      	str	r1, [r2, #0]
 80074b6:	e7f3      	b.n	80074a0 <_strtol_l.constprop.0+0xd4>
 80074b8:	2430      	movs	r4, #48	; 0x30
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d1b1      	bne.n	8007422 <_strtol_l.constprop.0+0x56>
 80074be:	2308      	movs	r3, #8
 80074c0:	e7af      	b.n	8007422 <_strtol_l.constprop.0+0x56>
 80074c2:	2c30      	cmp	r4, #48	; 0x30
 80074c4:	d0a5      	beq.n	8007412 <_strtol_l.constprop.0+0x46>
 80074c6:	230a      	movs	r3, #10
 80074c8:	e7ab      	b.n	8007422 <_strtol_l.constprop.0+0x56>
 80074ca:	bf00      	nop
 80074cc:	0800954d 	.word	0x0800954d

080074d0 <_strtol_r>:
 80074d0:	f7ff bf7c 	b.w	80073cc <_strtol_l.constprop.0>

080074d4 <strtol>:
 80074d4:	4613      	mov	r3, r2
 80074d6:	460a      	mov	r2, r1
 80074d8:	4601      	mov	r1, r0
 80074da:	4802      	ldr	r0, [pc, #8]	; (80074e4 <strtol+0x10>)
 80074dc:	6800      	ldr	r0, [r0, #0]
 80074de:	f7ff bf75 	b.w	80073cc <_strtol_l.constprop.0>
 80074e2:	bf00      	nop
 80074e4:	20000104 	.word	0x20000104

080074e8 <_write_r>:
 80074e8:	b538      	push	{r3, r4, r5, lr}
 80074ea:	4d07      	ldr	r5, [pc, #28]	; (8007508 <_write_r+0x20>)
 80074ec:	4604      	mov	r4, r0
 80074ee:	4608      	mov	r0, r1
 80074f0:	4611      	mov	r1, r2
 80074f2:	2200      	movs	r2, #0
 80074f4:	602a      	str	r2, [r5, #0]
 80074f6:	461a      	mov	r2, r3
 80074f8:	f7fb fdf9 	bl	80030ee <_write>
 80074fc:	1c43      	adds	r3, r0, #1
 80074fe:	d102      	bne.n	8007506 <_write_r+0x1e>
 8007500:	682b      	ldr	r3, [r5, #0]
 8007502:	b103      	cbz	r3, 8007506 <_write_r+0x1e>
 8007504:	6023      	str	r3, [r4, #0]
 8007506:	bd38      	pop	{r3, r4, r5, pc}
 8007508:	20000420 	.word	0x20000420

0800750c <__assert_func>:
 800750c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800750e:	4614      	mov	r4, r2
 8007510:	461a      	mov	r2, r3
 8007512:	4b09      	ldr	r3, [pc, #36]	; (8007538 <__assert_func+0x2c>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	4605      	mov	r5, r0
 8007518:	68d8      	ldr	r0, [r3, #12]
 800751a:	b14c      	cbz	r4, 8007530 <__assert_func+0x24>
 800751c:	4b07      	ldr	r3, [pc, #28]	; (800753c <__assert_func+0x30>)
 800751e:	9100      	str	r1, [sp, #0]
 8007520:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007524:	4906      	ldr	r1, [pc, #24]	; (8007540 <__assert_func+0x34>)
 8007526:	462b      	mov	r3, r5
 8007528:	f000 f81e 	bl	8007568 <fiprintf>
 800752c:	f001 fa5e 	bl	80089ec <abort>
 8007530:	4b04      	ldr	r3, [pc, #16]	; (8007544 <__assert_func+0x38>)
 8007532:	461c      	mov	r4, r3
 8007534:	e7f3      	b.n	800751e <__assert_func+0x12>
 8007536:	bf00      	nop
 8007538:	20000104 	.word	0x20000104
 800753c:	08009510 	.word	0x08009510
 8007540:	0800951d 	.word	0x0800951d
 8007544:	0800954b 	.word	0x0800954b

08007548 <_close_r>:
 8007548:	b538      	push	{r3, r4, r5, lr}
 800754a:	4d06      	ldr	r5, [pc, #24]	; (8007564 <_close_r+0x1c>)
 800754c:	2300      	movs	r3, #0
 800754e:	4604      	mov	r4, r0
 8007550:	4608      	mov	r0, r1
 8007552:	602b      	str	r3, [r5, #0]
 8007554:	f7fb fde7 	bl	8003126 <_close>
 8007558:	1c43      	adds	r3, r0, #1
 800755a:	d102      	bne.n	8007562 <_close_r+0x1a>
 800755c:	682b      	ldr	r3, [r5, #0]
 800755e:	b103      	cbz	r3, 8007562 <_close_r+0x1a>
 8007560:	6023      	str	r3, [r4, #0]
 8007562:	bd38      	pop	{r3, r4, r5, pc}
 8007564:	20000420 	.word	0x20000420

08007568 <fiprintf>:
 8007568:	b40e      	push	{r1, r2, r3}
 800756a:	b503      	push	{r0, r1, lr}
 800756c:	4601      	mov	r1, r0
 800756e:	ab03      	add	r3, sp, #12
 8007570:	4805      	ldr	r0, [pc, #20]	; (8007588 <fiprintf+0x20>)
 8007572:	f853 2b04 	ldr.w	r2, [r3], #4
 8007576:	6800      	ldr	r0, [r0, #0]
 8007578:	9301      	str	r3, [sp, #4]
 800757a:	f000 fc59 	bl	8007e30 <_vfiprintf_r>
 800757e:	b002      	add	sp, #8
 8007580:	f85d eb04 	ldr.w	lr, [sp], #4
 8007584:	b003      	add	sp, #12
 8007586:	4770      	bx	lr
 8007588:	20000104 	.word	0x20000104

0800758c <_lseek_r>:
 800758c:	b538      	push	{r3, r4, r5, lr}
 800758e:	4d07      	ldr	r5, [pc, #28]	; (80075ac <_lseek_r+0x20>)
 8007590:	4604      	mov	r4, r0
 8007592:	4608      	mov	r0, r1
 8007594:	4611      	mov	r1, r2
 8007596:	2200      	movs	r2, #0
 8007598:	602a      	str	r2, [r5, #0]
 800759a:	461a      	mov	r2, r3
 800759c:	f7fb fdea 	bl	8003174 <_lseek>
 80075a0:	1c43      	adds	r3, r0, #1
 80075a2:	d102      	bne.n	80075aa <_lseek_r+0x1e>
 80075a4:	682b      	ldr	r3, [r5, #0]
 80075a6:	b103      	cbz	r3, 80075aa <_lseek_r+0x1e>
 80075a8:	6023      	str	r3, [r4, #0]
 80075aa:	bd38      	pop	{r3, r4, r5, pc}
 80075ac:	20000420 	.word	0x20000420

080075b0 <malloc>:
 80075b0:	4b02      	ldr	r3, [pc, #8]	; (80075bc <malloc+0xc>)
 80075b2:	4601      	mov	r1, r0
 80075b4:	6818      	ldr	r0, [r3, #0]
 80075b6:	f000 b86f 	b.w	8007698 <_malloc_r>
 80075ba:	bf00      	nop
 80075bc:	20000104 	.word	0x20000104

080075c0 <_free_r>:
 80075c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80075c2:	2900      	cmp	r1, #0
 80075c4:	d044      	beq.n	8007650 <_free_r+0x90>
 80075c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80075ca:	9001      	str	r0, [sp, #4]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	f1a1 0404 	sub.w	r4, r1, #4
 80075d2:	bfb8      	it	lt
 80075d4:	18e4      	addlt	r4, r4, r3
 80075d6:	f001 fc4b 	bl	8008e70 <__malloc_lock>
 80075da:	4a1e      	ldr	r2, [pc, #120]	; (8007654 <_free_r+0x94>)
 80075dc:	9801      	ldr	r0, [sp, #4]
 80075de:	6813      	ldr	r3, [r2, #0]
 80075e0:	b933      	cbnz	r3, 80075f0 <_free_r+0x30>
 80075e2:	6063      	str	r3, [r4, #4]
 80075e4:	6014      	str	r4, [r2, #0]
 80075e6:	b003      	add	sp, #12
 80075e8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80075ec:	f001 bc46 	b.w	8008e7c <__malloc_unlock>
 80075f0:	42a3      	cmp	r3, r4
 80075f2:	d908      	bls.n	8007606 <_free_r+0x46>
 80075f4:	6825      	ldr	r5, [r4, #0]
 80075f6:	1961      	adds	r1, r4, r5
 80075f8:	428b      	cmp	r3, r1
 80075fa:	bf01      	itttt	eq
 80075fc:	6819      	ldreq	r1, [r3, #0]
 80075fe:	685b      	ldreq	r3, [r3, #4]
 8007600:	1949      	addeq	r1, r1, r5
 8007602:	6021      	streq	r1, [r4, #0]
 8007604:	e7ed      	b.n	80075e2 <_free_r+0x22>
 8007606:	461a      	mov	r2, r3
 8007608:	685b      	ldr	r3, [r3, #4]
 800760a:	b10b      	cbz	r3, 8007610 <_free_r+0x50>
 800760c:	42a3      	cmp	r3, r4
 800760e:	d9fa      	bls.n	8007606 <_free_r+0x46>
 8007610:	6811      	ldr	r1, [r2, #0]
 8007612:	1855      	adds	r5, r2, r1
 8007614:	42a5      	cmp	r5, r4
 8007616:	d10b      	bne.n	8007630 <_free_r+0x70>
 8007618:	6824      	ldr	r4, [r4, #0]
 800761a:	4421      	add	r1, r4
 800761c:	1854      	adds	r4, r2, r1
 800761e:	42a3      	cmp	r3, r4
 8007620:	6011      	str	r1, [r2, #0]
 8007622:	d1e0      	bne.n	80075e6 <_free_r+0x26>
 8007624:	681c      	ldr	r4, [r3, #0]
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	6053      	str	r3, [r2, #4]
 800762a:	4421      	add	r1, r4
 800762c:	6011      	str	r1, [r2, #0]
 800762e:	e7da      	b.n	80075e6 <_free_r+0x26>
 8007630:	d902      	bls.n	8007638 <_free_r+0x78>
 8007632:	230c      	movs	r3, #12
 8007634:	6003      	str	r3, [r0, #0]
 8007636:	e7d6      	b.n	80075e6 <_free_r+0x26>
 8007638:	6825      	ldr	r5, [r4, #0]
 800763a:	1961      	adds	r1, r4, r5
 800763c:	428b      	cmp	r3, r1
 800763e:	bf04      	itt	eq
 8007640:	6819      	ldreq	r1, [r3, #0]
 8007642:	685b      	ldreq	r3, [r3, #4]
 8007644:	6063      	str	r3, [r4, #4]
 8007646:	bf04      	itt	eq
 8007648:	1949      	addeq	r1, r1, r5
 800764a:	6021      	streq	r1, [r4, #0]
 800764c:	6054      	str	r4, [r2, #4]
 800764e:	e7ca      	b.n	80075e6 <_free_r+0x26>
 8007650:	b003      	add	sp, #12
 8007652:	bd30      	pop	{r4, r5, pc}
 8007654:	20000418 	.word	0x20000418

08007658 <sbrk_aligned>:
 8007658:	b570      	push	{r4, r5, r6, lr}
 800765a:	4e0e      	ldr	r6, [pc, #56]	; (8007694 <sbrk_aligned+0x3c>)
 800765c:	460c      	mov	r4, r1
 800765e:	6831      	ldr	r1, [r6, #0]
 8007660:	4605      	mov	r5, r0
 8007662:	b911      	cbnz	r1, 800766a <sbrk_aligned+0x12>
 8007664:	f001 f80c 	bl	8008680 <_sbrk_r>
 8007668:	6030      	str	r0, [r6, #0]
 800766a:	4621      	mov	r1, r4
 800766c:	4628      	mov	r0, r5
 800766e:	f001 f807 	bl	8008680 <_sbrk_r>
 8007672:	1c43      	adds	r3, r0, #1
 8007674:	d00a      	beq.n	800768c <sbrk_aligned+0x34>
 8007676:	1cc4      	adds	r4, r0, #3
 8007678:	f024 0403 	bic.w	r4, r4, #3
 800767c:	42a0      	cmp	r0, r4
 800767e:	d007      	beq.n	8007690 <sbrk_aligned+0x38>
 8007680:	1a21      	subs	r1, r4, r0
 8007682:	4628      	mov	r0, r5
 8007684:	f000 fffc 	bl	8008680 <_sbrk_r>
 8007688:	3001      	adds	r0, #1
 800768a:	d101      	bne.n	8007690 <sbrk_aligned+0x38>
 800768c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8007690:	4620      	mov	r0, r4
 8007692:	bd70      	pop	{r4, r5, r6, pc}
 8007694:	2000041c 	.word	0x2000041c

08007698 <_malloc_r>:
 8007698:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800769c:	1ccd      	adds	r5, r1, #3
 800769e:	f025 0503 	bic.w	r5, r5, #3
 80076a2:	3508      	adds	r5, #8
 80076a4:	2d0c      	cmp	r5, #12
 80076a6:	bf38      	it	cc
 80076a8:	250c      	movcc	r5, #12
 80076aa:	2d00      	cmp	r5, #0
 80076ac:	4607      	mov	r7, r0
 80076ae:	db01      	blt.n	80076b4 <_malloc_r+0x1c>
 80076b0:	42a9      	cmp	r1, r5
 80076b2:	d905      	bls.n	80076c0 <_malloc_r+0x28>
 80076b4:	230c      	movs	r3, #12
 80076b6:	603b      	str	r3, [r7, #0]
 80076b8:	2600      	movs	r6, #0
 80076ba:	4630      	mov	r0, r6
 80076bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076c0:	4e2e      	ldr	r6, [pc, #184]	; (800777c <_malloc_r+0xe4>)
 80076c2:	f001 fbd5 	bl	8008e70 <__malloc_lock>
 80076c6:	6833      	ldr	r3, [r6, #0]
 80076c8:	461c      	mov	r4, r3
 80076ca:	bb34      	cbnz	r4, 800771a <_malloc_r+0x82>
 80076cc:	4629      	mov	r1, r5
 80076ce:	4638      	mov	r0, r7
 80076d0:	f7ff ffc2 	bl	8007658 <sbrk_aligned>
 80076d4:	1c43      	adds	r3, r0, #1
 80076d6:	4604      	mov	r4, r0
 80076d8:	d14d      	bne.n	8007776 <_malloc_r+0xde>
 80076da:	6834      	ldr	r4, [r6, #0]
 80076dc:	4626      	mov	r6, r4
 80076de:	2e00      	cmp	r6, #0
 80076e0:	d140      	bne.n	8007764 <_malloc_r+0xcc>
 80076e2:	6823      	ldr	r3, [r4, #0]
 80076e4:	4631      	mov	r1, r6
 80076e6:	4638      	mov	r0, r7
 80076e8:	eb04 0803 	add.w	r8, r4, r3
 80076ec:	f000 ffc8 	bl	8008680 <_sbrk_r>
 80076f0:	4580      	cmp	r8, r0
 80076f2:	d13a      	bne.n	800776a <_malloc_r+0xd2>
 80076f4:	6821      	ldr	r1, [r4, #0]
 80076f6:	3503      	adds	r5, #3
 80076f8:	1a6d      	subs	r5, r5, r1
 80076fa:	f025 0503 	bic.w	r5, r5, #3
 80076fe:	3508      	adds	r5, #8
 8007700:	2d0c      	cmp	r5, #12
 8007702:	bf38      	it	cc
 8007704:	250c      	movcc	r5, #12
 8007706:	4629      	mov	r1, r5
 8007708:	4638      	mov	r0, r7
 800770a:	f7ff ffa5 	bl	8007658 <sbrk_aligned>
 800770e:	3001      	adds	r0, #1
 8007710:	d02b      	beq.n	800776a <_malloc_r+0xd2>
 8007712:	6823      	ldr	r3, [r4, #0]
 8007714:	442b      	add	r3, r5
 8007716:	6023      	str	r3, [r4, #0]
 8007718:	e00e      	b.n	8007738 <_malloc_r+0xa0>
 800771a:	6822      	ldr	r2, [r4, #0]
 800771c:	1b52      	subs	r2, r2, r5
 800771e:	d41e      	bmi.n	800775e <_malloc_r+0xc6>
 8007720:	2a0b      	cmp	r2, #11
 8007722:	d916      	bls.n	8007752 <_malloc_r+0xba>
 8007724:	1961      	adds	r1, r4, r5
 8007726:	42a3      	cmp	r3, r4
 8007728:	6025      	str	r5, [r4, #0]
 800772a:	bf18      	it	ne
 800772c:	6059      	strne	r1, [r3, #4]
 800772e:	6863      	ldr	r3, [r4, #4]
 8007730:	bf08      	it	eq
 8007732:	6031      	streq	r1, [r6, #0]
 8007734:	5162      	str	r2, [r4, r5]
 8007736:	604b      	str	r3, [r1, #4]
 8007738:	4638      	mov	r0, r7
 800773a:	f104 060b 	add.w	r6, r4, #11
 800773e:	f001 fb9d 	bl	8008e7c <__malloc_unlock>
 8007742:	f026 0607 	bic.w	r6, r6, #7
 8007746:	1d23      	adds	r3, r4, #4
 8007748:	1af2      	subs	r2, r6, r3
 800774a:	d0b6      	beq.n	80076ba <_malloc_r+0x22>
 800774c:	1b9b      	subs	r3, r3, r6
 800774e:	50a3      	str	r3, [r4, r2]
 8007750:	e7b3      	b.n	80076ba <_malloc_r+0x22>
 8007752:	6862      	ldr	r2, [r4, #4]
 8007754:	42a3      	cmp	r3, r4
 8007756:	bf0c      	ite	eq
 8007758:	6032      	streq	r2, [r6, #0]
 800775a:	605a      	strne	r2, [r3, #4]
 800775c:	e7ec      	b.n	8007738 <_malloc_r+0xa0>
 800775e:	4623      	mov	r3, r4
 8007760:	6864      	ldr	r4, [r4, #4]
 8007762:	e7b2      	b.n	80076ca <_malloc_r+0x32>
 8007764:	4634      	mov	r4, r6
 8007766:	6876      	ldr	r6, [r6, #4]
 8007768:	e7b9      	b.n	80076de <_malloc_r+0x46>
 800776a:	230c      	movs	r3, #12
 800776c:	603b      	str	r3, [r7, #0]
 800776e:	4638      	mov	r0, r7
 8007770:	f001 fb84 	bl	8008e7c <__malloc_unlock>
 8007774:	e7a1      	b.n	80076ba <_malloc_r+0x22>
 8007776:	6025      	str	r5, [r4, #0]
 8007778:	e7de      	b.n	8007738 <_malloc_r+0xa0>
 800777a:	bf00      	nop
 800777c:	20000418 	.word	0x20000418

08007780 <__ssputs_r>:
 8007780:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007784:	688e      	ldr	r6, [r1, #8]
 8007786:	429e      	cmp	r6, r3
 8007788:	4682      	mov	sl, r0
 800778a:	460c      	mov	r4, r1
 800778c:	4690      	mov	r8, r2
 800778e:	461f      	mov	r7, r3
 8007790:	d838      	bhi.n	8007804 <__ssputs_r+0x84>
 8007792:	898a      	ldrh	r2, [r1, #12]
 8007794:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007798:	d032      	beq.n	8007800 <__ssputs_r+0x80>
 800779a:	6825      	ldr	r5, [r4, #0]
 800779c:	6909      	ldr	r1, [r1, #16]
 800779e:	eba5 0901 	sub.w	r9, r5, r1
 80077a2:	6965      	ldr	r5, [r4, #20]
 80077a4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80077a8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80077ac:	3301      	adds	r3, #1
 80077ae:	444b      	add	r3, r9
 80077b0:	106d      	asrs	r5, r5, #1
 80077b2:	429d      	cmp	r5, r3
 80077b4:	bf38      	it	cc
 80077b6:	461d      	movcc	r5, r3
 80077b8:	0553      	lsls	r3, r2, #21
 80077ba:	d531      	bpl.n	8007820 <__ssputs_r+0xa0>
 80077bc:	4629      	mov	r1, r5
 80077be:	f7ff ff6b 	bl	8007698 <_malloc_r>
 80077c2:	4606      	mov	r6, r0
 80077c4:	b950      	cbnz	r0, 80077dc <__ssputs_r+0x5c>
 80077c6:	230c      	movs	r3, #12
 80077c8:	f8ca 3000 	str.w	r3, [sl]
 80077cc:	89a3      	ldrh	r3, [r4, #12]
 80077ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077d2:	81a3      	strh	r3, [r4, #12]
 80077d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80077d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077dc:	6921      	ldr	r1, [r4, #16]
 80077de:	464a      	mov	r2, r9
 80077e0:	f7ff fcd4 	bl	800718c <memcpy>
 80077e4:	89a3      	ldrh	r3, [r4, #12]
 80077e6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80077ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80077ee:	81a3      	strh	r3, [r4, #12]
 80077f0:	6126      	str	r6, [r4, #16]
 80077f2:	6165      	str	r5, [r4, #20]
 80077f4:	444e      	add	r6, r9
 80077f6:	eba5 0509 	sub.w	r5, r5, r9
 80077fa:	6026      	str	r6, [r4, #0]
 80077fc:	60a5      	str	r5, [r4, #8]
 80077fe:	463e      	mov	r6, r7
 8007800:	42be      	cmp	r6, r7
 8007802:	d900      	bls.n	8007806 <__ssputs_r+0x86>
 8007804:	463e      	mov	r6, r7
 8007806:	6820      	ldr	r0, [r4, #0]
 8007808:	4632      	mov	r2, r6
 800780a:	4641      	mov	r1, r8
 800780c:	f001 fb16 	bl	8008e3c <memmove>
 8007810:	68a3      	ldr	r3, [r4, #8]
 8007812:	1b9b      	subs	r3, r3, r6
 8007814:	60a3      	str	r3, [r4, #8]
 8007816:	6823      	ldr	r3, [r4, #0]
 8007818:	4433      	add	r3, r6
 800781a:	6023      	str	r3, [r4, #0]
 800781c:	2000      	movs	r0, #0
 800781e:	e7db      	b.n	80077d8 <__ssputs_r+0x58>
 8007820:	462a      	mov	r2, r5
 8007822:	f001 fb31 	bl	8008e88 <_realloc_r>
 8007826:	4606      	mov	r6, r0
 8007828:	2800      	cmp	r0, #0
 800782a:	d1e1      	bne.n	80077f0 <__ssputs_r+0x70>
 800782c:	6921      	ldr	r1, [r4, #16]
 800782e:	4650      	mov	r0, sl
 8007830:	f7ff fec6 	bl	80075c0 <_free_r>
 8007834:	e7c7      	b.n	80077c6 <__ssputs_r+0x46>
	...

08007838 <_svfiprintf_r>:
 8007838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800783c:	4698      	mov	r8, r3
 800783e:	898b      	ldrh	r3, [r1, #12]
 8007840:	061b      	lsls	r3, r3, #24
 8007842:	b09d      	sub	sp, #116	; 0x74
 8007844:	4607      	mov	r7, r0
 8007846:	460d      	mov	r5, r1
 8007848:	4614      	mov	r4, r2
 800784a:	d50e      	bpl.n	800786a <_svfiprintf_r+0x32>
 800784c:	690b      	ldr	r3, [r1, #16]
 800784e:	b963      	cbnz	r3, 800786a <_svfiprintf_r+0x32>
 8007850:	2140      	movs	r1, #64	; 0x40
 8007852:	f7ff ff21 	bl	8007698 <_malloc_r>
 8007856:	6028      	str	r0, [r5, #0]
 8007858:	6128      	str	r0, [r5, #16]
 800785a:	b920      	cbnz	r0, 8007866 <_svfiprintf_r+0x2e>
 800785c:	230c      	movs	r3, #12
 800785e:	603b      	str	r3, [r7, #0]
 8007860:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007864:	e0d1      	b.n	8007a0a <_svfiprintf_r+0x1d2>
 8007866:	2340      	movs	r3, #64	; 0x40
 8007868:	616b      	str	r3, [r5, #20]
 800786a:	2300      	movs	r3, #0
 800786c:	9309      	str	r3, [sp, #36]	; 0x24
 800786e:	2320      	movs	r3, #32
 8007870:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007874:	f8cd 800c 	str.w	r8, [sp, #12]
 8007878:	2330      	movs	r3, #48	; 0x30
 800787a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007a24 <_svfiprintf_r+0x1ec>
 800787e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007882:	f04f 0901 	mov.w	r9, #1
 8007886:	4623      	mov	r3, r4
 8007888:	469a      	mov	sl, r3
 800788a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800788e:	b10a      	cbz	r2, 8007894 <_svfiprintf_r+0x5c>
 8007890:	2a25      	cmp	r2, #37	; 0x25
 8007892:	d1f9      	bne.n	8007888 <_svfiprintf_r+0x50>
 8007894:	ebba 0b04 	subs.w	fp, sl, r4
 8007898:	d00b      	beq.n	80078b2 <_svfiprintf_r+0x7a>
 800789a:	465b      	mov	r3, fp
 800789c:	4622      	mov	r2, r4
 800789e:	4629      	mov	r1, r5
 80078a0:	4638      	mov	r0, r7
 80078a2:	f7ff ff6d 	bl	8007780 <__ssputs_r>
 80078a6:	3001      	adds	r0, #1
 80078a8:	f000 80aa 	beq.w	8007a00 <_svfiprintf_r+0x1c8>
 80078ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80078ae:	445a      	add	r2, fp
 80078b0:	9209      	str	r2, [sp, #36]	; 0x24
 80078b2:	f89a 3000 	ldrb.w	r3, [sl]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	f000 80a2 	beq.w	8007a00 <_svfiprintf_r+0x1c8>
 80078bc:	2300      	movs	r3, #0
 80078be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80078c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80078c6:	f10a 0a01 	add.w	sl, sl, #1
 80078ca:	9304      	str	r3, [sp, #16]
 80078cc:	9307      	str	r3, [sp, #28]
 80078ce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80078d2:	931a      	str	r3, [sp, #104]	; 0x68
 80078d4:	4654      	mov	r4, sl
 80078d6:	2205      	movs	r2, #5
 80078d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078dc:	4851      	ldr	r0, [pc, #324]	; (8007a24 <_svfiprintf_r+0x1ec>)
 80078de:	f7f8 fc87 	bl	80001f0 <memchr>
 80078e2:	9a04      	ldr	r2, [sp, #16]
 80078e4:	b9d8      	cbnz	r0, 800791e <_svfiprintf_r+0xe6>
 80078e6:	06d0      	lsls	r0, r2, #27
 80078e8:	bf44      	itt	mi
 80078ea:	2320      	movmi	r3, #32
 80078ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80078f0:	0711      	lsls	r1, r2, #28
 80078f2:	bf44      	itt	mi
 80078f4:	232b      	movmi	r3, #43	; 0x2b
 80078f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80078fa:	f89a 3000 	ldrb.w	r3, [sl]
 80078fe:	2b2a      	cmp	r3, #42	; 0x2a
 8007900:	d015      	beq.n	800792e <_svfiprintf_r+0xf6>
 8007902:	9a07      	ldr	r2, [sp, #28]
 8007904:	4654      	mov	r4, sl
 8007906:	2000      	movs	r0, #0
 8007908:	f04f 0c0a 	mov.w	ip, #10
 800790c:	4621      	mov	r1, r4
 800790e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007912:	3b30      	subs	r3, #48	; 0x30
 8007914:	2b09      	cmp	r3, #9
 8007916:	d94e      	bls.n	80079b6 <_svfiprintf_r+0x17e>
 8007918:	b1b0      	cbz	r0, 8007948 <_svfiprintf_r+0x110>
 800791a:	9207      	str	r2, [sp, #28]
 800791c:	e014      	b.n	8007948 <_svfiprintf_r+0x110>
 800791e:	eba0 0308 	sub.w	r3, r0, r8
 8007922:	fa09 f303 	lsl.w	r3, r9, r3
 8007926:	4313      	orrs	r3, r2
 8007928:	9304      	str	r3, [sp, #16]
 800792a:	46a2      	mov	sl, r4
 800792c:	e7d2      	b.n	80078d4 <_svfiprintf_r+0x9c>
 800792e:	9b03      	ldr	r3, [sp, #12]
 8007930:	1d19      	adds	r1, r3, #4
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	9103      	str	r1, [sp, #12]
 8007936:	2b00      	cmp	r3, #0
 8007938:	bfbb      	ittet	lt
 800793a:	425b      	neglt	r3, r3
 800793c:	f042 0202 	orrlt.w	r2, r2, #2
 8007940:	9307      	strge	r3, [sp, #28]
 8007942:	9307      	strlt	r3, [sp, #28]
 8007944:	bfb8      	it	lt
 8007946:	9204      	strlt	r2, [sp, #16]
 8007948:	7823      	ldrb	r3, [r4, #0]
 800794a:	2b2e      	cmp	r3, #46	; 0x2e
 800794c:	d10c      	bne.n	8007968 <_svfiprintf_r+0x130>
 800794e:	7863      	ldrb	r3, [r4, #1]
 8007950:	2b2a      	cmp	r3, #42	; 0x2a
 8007952:	d135      	bne.n	80079c0 <_svfiprintf_r+0x188>
 8007954:	9b03      	ldr	r3, [sp, #12]
 8007956:	1d1a      	adds	r2, r3, #4
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	9203      	str	r2, [sp, #12]
 800795c:	2b00      	cmp	r3, #0
 800795e:	bfb8      	it	lt
 8007960:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007964:	3402      	adds	r4, #2
 8007966:	9305      	str	r3, [sp, #20]
 8007968:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007a34 <_svfiprintf_r+0x1fc>
 800796c:	7821      	ldrb	r1, [r4, #0]
 800796e:	2203      	movs	r2, #3
 8007970:	4650      	mov	r0, sl
 8007972:	f7f8 fc3d 	bl	80001f0 <memchr>
 8007976:	b140      	cbz	r0, 800798a <_svfiprintf_r+0x152>
 8007978:	2340      	movs	r3, #64	; 0x40
 800797a:	eba0 000a 	sub.w	r0, r0, sl
 800797e:	fa03 f000 	lsl.w	r0, r3, r0
 8007982:	9b04      	ldr	r3, [sp, #16]
 8007984:	4303      	orrs	r3, r0
 8007986:	3401      	adds	r4, #1
 8007988:	9304      	str	r3, [sp, #16]
 800798a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800798e:	4826      	ldr	r0, [pc, #152]	; (8007a28 <_svfiprintf_r+0x1f0>)
 8007990:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007994:	2206      	movs	r2, #6
 8007996:	f7f8 fc2b 	bl	80001f0 <memchr>
 800799a:	2800      	cmp	r0, #0
 800799c:	d038      	beq.n	8007a10 <_svfiprintf_r+0x1d8>
 800799e:	4b23      	ldr	r3, [pc, #140]	; (8007a2c <_svfiprintf_r+0x1f4>)
 80079a0:	bb1b      	cbnz	r3, 80079ea <_svfiprintf_r+0x1b2>
 80079a2:	9b03      	ldr	r3, [sp, #12]
 80079a4:	3307      	adds	r3, #7
 80079a6:	f023 0307 	bic.w	r3, r3, #7
 80079aa:	3308      	adds	r3, #8
 80079ac:	9303      	str	r3, [sp, #12]
 80079ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079b0:	4433      	add	r3, r6
 80079b2:	9309      	str	r3, [sp, #36]	; 0x24
 80079b4:	e767      	b.n	8007886 <_svfiprintf_r+0x4e>
 80079b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80079ba:	460c      	mov	r4, r1
 80079bc:	2001      	movs	r0, #1
 80079be:	e7a5      	b.n	800790c <_svfiprintf_r+0xd4>
 80079c0:	2300      	movs	r3, #0
 80079c2:	3401      	adds	r4, #1
 80079c4:	9305      	str	r3, [sp, #20]
 80079c6:	4619      	mov	r1, r3
 80079c8:	f04f 0c0a 	mov.w	ip, #10
 80079cc:	4620      	mov	r0, r4
 80079ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80079d2:	3a30      	subs	r2, #48	; 0x30
 80079d4:	2a09      	cmp	r2, #9
 80079d6:	d903      	bls.n	80079e0 <_svfiprintf_r+0x1a8>
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d0c5      	beq.n	8007968 <_svfiprintf_r+0x130>
 80079dc:	9105      	str	r1, [sp, #20]
 80079de:	e7c3      	b.n	8007968 <_svfiprintf_r+0x130>
 80079e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80079e4:	4604      	mov	r4, r0
 80079e6:	2301      	movs	r3, #1
 80079e8:	e7f0      	b.n	80079cc <_svfiprintf_r+0x194>
 80079ea:	ab03      	add	r3, sp, #12
 80079ec:	9300      	str	r3, [sp, #0]
 80079ee:	462a      	mov	r2, r5
 80079f0:	4b0f      	ldr	r3, [pc, #60]	; (8007a30 <_svfiprintf_r+0x1f8>)
 80079f2:	a904      	add	r1, sp, #16
 80079f4:	4638      	mov	r0, r7
 80079f6:	f3af 8000 	nop.w
 80079fa:	1c42      	adds	r2, r0, #1
 80079fc:	4606      	mov	r6, r0
 80079fe:	d1d6      	bne.n	80079ae <_svfiprintf_r+0x176>
 8007a00:	89ab      	ldrh	r3, [r5, #12]
 8007a02:	065b      	lsls	r3, r3, #25
 8007a04:	f53f af2c 	bmi.w	8007860 <_svfiprintf_r+0x28>
 8007a08:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007a0a:	b01d      	add	sp, #116	; 0x74
 8007a0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a10:	ab03      	add	r3, sp, #12
 8007a12:	9300      	str	r3, [sp, #0]
 8007a14:	462a      	mov	r2, r5
 8007a16:	4b06      	ldr	r3, [pc, #24]	; (8007a30 <_svfiprintf_r+0x1f8>)
 8007a18:	a904      	add	r1, sp, #16
 8007a1a:	4638      	mov	r0, r7
 8007a1c:	f000 fba6 	bl	800816c <_printf_i>
 8007a20:	e7eb      	b.n	80079fa <_svfiprintf_r+0x1c2>
 8007a22:	bf00      	nop
 8007a24:	0800964d 	.word	0x0800964d
 8007a28:	08009657 	.word	0x08009657
 8007a2c:	00000000 	.word	0x00000000
 8007a30:	08007781 	.word	0x08007781
 8007a34:	08009653 	.word	0x08009653

08007a38 <_sungetc_r>:
 8007a38:	b538      	push	{r3, r4, r5, lr}
 8007a3a:	1c4b      	adds	r3, r1, #1
 8007a3c:	4614      	mov	r4, r2
 8007a3e:	d103      	bne.n	8007a48 <_sungetc_r+0x10>
 8007a40:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8007a44:	4628      	mov	r0, r5
 8007a46:	bd38      	pop	{r3, r4, r5, pc}
 8007a48:	8993      	ldrh	r3, [r2, #12]
 8007a4a:	f023 0320 	bic.w	r3, r3, #32
 8007a4e:	8193      	strh	r3, [r2, #12]
 8007a50:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007a52:	6852      	ldr	r2, [r2, #4]
 8007a54:	b2cd      	uxtb	r5, r1
 8007a56:	b18b      	cbz	r3, 8007a7c <_sungetc_r+0x44>
 8007a58:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007a5a:	4293      	cmp	r3, r2
 8007a5c:	dd08      	ble.n	8007a70 <_sungetc_r+0x38>
 8007a5e:	6823      	ldr	r3, [r4, #0]
 8007a60:	1e5a      	subs	r2, r3, #1
 8007a62:	6022      	str	r2, [r4, #0]
 8007a64:	f803 5c01 	strb.w	r5, [r3, #-1]
 8007a68:	6863      	ldr	r3, [r4, #4]
 8007a6a:	3301      	adds	r3, #1
 8007a6c:	6063      	str	r3, [r4, #4]
 8007a6e:	e7e9      	b.n	8007a44 <_sungetc_r+0xc>
 8007a70:	4621      	mov	r1, r4
 8007a72:	f000 fec1 	bl	80087f8 <__submore>
 8007a76:	2800      	cmp	r0, #0
 8007a78:	d0f1      	beq.n	8007a5e <_sungetc_r+0x26>
 8007a7a:	e7e1      	b.n	8007a40 <_sungetc_r+0x8>
 8007a7c:	6921      	ldr	r1, [r4, #16]
 8007a7e:	6823      	ldr	r3, [r4, #0]
 8007a80:	b151      	cbz	r1, 8007a98 <_sungetc_r+0x60>
 8007a82:	4299      	cmp	r1, r3
 8007a84:	d208      	bcs.n	8007a98 <_sungetc_r+0x60>
 8007a86:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8007a8a:	42a9      	cmp	r1, r5
 8007a8c:	d104      	bne.n	8007a98 <_sungetc_r+0x60>
 8007a8e:	3b01      	subs	r3, #1
 8007a90:	3201      	adds	r2, #1
 8007a92:	6023      	str	r3, [r4, #0]
 8007a94:	6062      	str	r2, [r4, #4]
 8007a96:	e7d5      	b.n	8007a44 <_sungetc_r+0xc>
 8007a98:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8007a9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007aa0:	6363      	str	r3, [r4, #52]	; 0x34
 8007aa2:	2303      	movs	r3, #3
 8007aa4:	63a3      	str	r3, [r4, #56]	; 0x38
 8007aa6:	4623      	mov	r3, r4
 8007aa8:	f803 5f46 	strb.w	r5, [r3, #70]!
 8007aac:	6023      	str	r3, [r4, #0]
 8007aae:	2301      	movs	r3, #1
 8007ab0:	e7dc      	b.n	8007a6c <_sungetc_r+0x34>

08007ab2 <__ssrefill_r>:
 8007ab2:	b510      	push	{r4, lr}
 8007ab4:	460c      	mov	r4, r1
 8007ab6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8007ab8:	b169      	cbz	r1, 8007ad6 <__ssrefill_r+0x24>
 8007aba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007abe:	4299      	cmp	r1, r3
 8007ac0:	d001      	beq.n	8007ac6 <__ssrefill_r+0x14>
 8007ac2:	f7ff fd7d 	bl	80075c0 <_free_r>
 8007ac6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007ac8:	6063      	str	r3, [r4, #4]
 8007aca:	2000      	movs	r0, #0
 8007acc:	6360      	str	r0, [r4, #52]	; 0x34
 8007ace:	b113      	cbz	r3, 8007ad6 <__ssrefill_r+0x24>
 8007ad0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007ad2:	6023      	str	r3, [r4, #0]
 8007ad4:	bd10      	pop	{r4, pc}
 8007ad6:	6923      	ldr	r3, [r4, #16]
 8007ad8:	6023      	str	r3, [r4, #0]
 8007ada:	2300      	movs	r3, #0
 8007adc:	6063      	str	r3, [r4, #4]
 8007ade:	89a3      	ldrh	r3, [r4, #12]
 8007ae0:	f043 0320 	orr.w	r3, r3, #32
 8007ae4:	81a3      	strh	r3, [r4, #12]
 8007ae6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007aea:	e7f3      	b.n	8007ad4 <__ssrefill_r+0x22>

08007aec <__ssvfiscanf_r>:
 8007aec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007af0:	460c      	mov	r4, r1
 8007af2:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8007af6:	2100      	movs	r1, #0
 8007af8:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8007afc:	49a6      	ldr	r1, [pc, #664]	; (8007d98 <__ssvfiscanf_r+0x2ac>)
 8007afe:	91a0      	str	r1, [sp, #640]	; 0x280
 8007b00:	f10d 0804 	add.w	r8, sp, #4
 8007b04:	49a5      	ldr	r1, [pc, #660]	; (8007d9c <__ssvfiscanf_r+0x2b0>)
 8007b06:	4fa6      	ldr	r7, [pc, #664]	; (8007da0 <__ssvfiscanf_r+0x2b4>)
 8007b08:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8007da4 <__ssvfiscanf_r+0x2b8>
 8007b0c:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8007b10:	4606      	mov	r6, r0
 8007b12:	91a1      	str	r1, [sp, #644]	; 0x284
 8007b14:	9300      	str	r3, [sp, #0]
 8007b16:	7813      	ldrb	r3, [r2, #0]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	f000 815a 	beq.w	8007dd2 <__ssvfiscanf_r+0x2e6>
 8007b1e:	5dd9      	ldrb	r1, [r3, r7]
 8007b20:	f011 0108 	ands.w	r1, r1, #8
 8007b24:	f102 0501 	add.w	r5, r2, #1
 8007b28:	d019      	beq.n	8007b5e <__ssvfiscanf_r+0x72>
 8007b2a:	6863      	ldr	r3, [r4, #4]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	dd0f      	ble.n	8007b50 <__ssvfiscanf_r+0x64>
 8007b30:	6823      	ldr	r3, [r4, #0]
 8007b32:	781a      	ldrb	r2, [r3, #0]
 8007b34:	5cba      	ldrb	r2, [r7, r2]
 8007b36:	0712      	lsls	r2, r2, #28
 8007b38:	d401      	bmi.n	8007b3e <__ssvfiscanf_r+0x52>
 8007b3a:	462a      	mov	r2, r5
 8007b3c:	e7eb      	b.n	8007b16 <__ssvfiscanf_r+0x2a>
 8007b3e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007b40:	3201      	adds	r2, #1
 8007b42:	9245      	str	r2, [sp, #276]	; 0x114
 8007b44:	6862      	ldr	r2, [r4, #4]
 8007b46:	3301      	adds	r3, #1
 8007b48:	3a01      	subs	r2, #1
 8007b4a:	6062      	str	r2, [r4, #4]
 8007b4c:	6023      	str	r3, [r4, #0]
 8007b4e:	e7ec      	b.n	8007b2a <__ssvfiscanf_r+0x3e>
 8007b50:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007b52:	4621      	mov	r1, r4
 8007b54:	4630      	mov	r0, r6
 8007b56:	4798      	blx	r3
 8007b58:	2800      	cmp	r0, #0
 8007b5a:	d0e9      	beq.n	8007b30 <__ssvfiscanf_r+0x44>
 8007b5c:	e7ed      	b.n	8007b3a <__ssvfiscanf_r+0x4e>
 8007b5e:	2b25      	cmp	r3, #37	; 0x25
 8007b60:	d012      	beq.n	8007b88 <__ssvfiscanf_r+0x9c>
 8007b62:	469a      	mov	sl, r3
 8007b64:	6863      	ldr	r3, [r4, #4]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	f340 8091 	ble.w	8007c8e <__ssvfiscanf_r+0x1a2>
 8007b6c:	6822      	ldr	r2, [r4, #0]
 8007b6e:	7813      	ldrb	r3, [r2, #0]
 8007b70:	4553      	cmp	r3, sl
 8007b72:	f040 812e 	bne.w	8007dd2 <__ssvfiscanf_r+0x2e6>
 8007b76:	6863      	ldr	r3, [r4, #4]
 8007b78:	3b01      	subs	r3, #1
 8007b7a:	6063      	str	r3, [r4, #4]
 8007b7c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8007b7e:	3201      	adds	r2, #1
 8007b80:	3301      	adds	r3, #1
 8007b82:	6022      	str	r2, [r4, #0]
 8007b84:	9345      	str	r3, [sp, #276]	; 0x114
 8007b86:	e7d8      	b.n	8007b3a <__ssvfiscanf_r+0x4e>
 8007b88:	9141      	str	r1, [sp, #260]	; 0x104
 8007b8a:	9143      	str	r1, [sp, #268]	; 0x10c
 8007b8c:	7853      	ldrb	r3, [r2, #1]
 8007b8e:	2b2a      	cmp	r3, #42	; 0x2a
 8007b90:	bf02      	ittt	eq
 8007b92:	2310      	moveq	r3, #16
 8007b94:	1c95      	addeq	r5, r2, #2
 8007b96:	9341      	streq	r3, [sp, #260]	; 0x104
 8007b98:	220a      	movs	r2, #10
 8007b9a:	46aa      	mov	sl, r5
 8007b9c:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8007ba0:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8007ba4:	2b09      	cmp	r3, #9
 8007ba6:	d91d      	bls.n	8007be4 <__ssvfiscanf_r+0xf8>
 8007ba8:	487e      	ldr	r0, [pc, #504]	; (8007da4 <__ssvfiscanf_r+0x2b8>)
 8007baa:	2203      	movs	r2, #3
 8007bac:	f7f8 fb20 	bl	80001f0 <memchr>
 8007bb0:	b140      	cbz	r0, 8007bc4 <__ssvfiscanf_r+0xd8>
 8007bb2:	2301      	movs	r3, #1
 8007bb4:	eba0 0009 	sub.w	r0, r0, r9
 8007bb8:	fa03 f000 	lsl.w	r0, r3, r0
 8007bbc:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007bbe:	4318      	orrs	r0, r3
 8007bc0:	9041      	str	r0, [sp, #260]	; 0x104
 8007bc2:	4655      	mov	r5, sl
 8007bc4:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007bc8:	2b78      	cmp	r3, #120	; 0x78
 8007bca:	d806      	bhi.n	8007bda <__ssvfiscanf_r+0xee>
 8007bcc:	2b57      	cmp	r3, #87	; 0x57
 8007bce:	d810      	bhi.n	8007bf2 <__ssvfiscanf_r+0x106>
 8007bd0:	2b25      	cmp	r3, #37	; 0x25
 8007bd2:	d0c6      	beq.n	8007b62 <__ssvfiscanf_r+0x76>
 8007bd4:	d856      	bhi.n	8007c84 <__ssvfiscanf_r+0x198>
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d064      	beq.n	8007ca4 <__ssvfiscanf_r+0x1b8>
 8007bda:	2303      	movs	r3, #3
 8007bdc:	9347      	str	r3, [sp, #284]	; 0x11c
 8007bde:	230a      	movs	r3, #10
 8007be0:	9342      	str	r3, [sp, #264]	; 0x108
 8007be2:	e071      	b.n	8007cc8 <__ssvfiscanf_r+0x1dc>
 8007be4:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8007be6:	fb02 1103 	mla	r1, r2, r3, r1
 8007bea:	3930      	subs	r1, #48	; 0x30
 8007bec:	9143      	str	r1, [sp, #268]	; 0x10c
 8007bee:	4655      	mov	r5, sl
 8007bf0:	e7d3      	b.n	8007b9a <__ssvfiscanf_r+0xae>
 8007bf2:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8007bf6:	2a20      	cmp	r2, #32
 8007bf8:	d8ef      	bhi.n	8007bda <__ssvfiscanf_r+0xee>
 8007bfa:	a101      	add	r1, pc, #4	; (adr r1, 8007c00 <__ssvfiscanf_r+0x114>)
 8007bfc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007c00:	08007cb3 	.word	0x08007cb3
 8007c04:	08007bdb 	.word	0x08007bdb
 8007c08:	08007bdb 	.word	0x08007bdb
 8007c0c:	08007d11 	.word	0x08007d11
 8007c10:	08007bdb 	.word	0x08007bdb
 8007c14:	08007bdb 	.word	0x08007bdb
 8007c18:	08007bdb 	.word	0x08007bdb
 8007c1c:	08007bdb 	.word	0x08007bdb
 8007c20:	08007bdb 	.word	0x08007bdb
 8007c24:	08007bdb 	.word	0x08007bdb
 8007c28:	08007bdb 	.word	0x08007bdb
 8007c2c:	08007d27 	.word	0x08007d27
 8007c30:	08007cfd 	.word	0x08007cfd
 8007c34:	08007c8b 	.word	0x08007c8b
 8007c38:	08007c8b 	.word	0x08007c8b
 8007c3c:	08007c8b 	.word	0x08007c8b
 8007c40:	08007bdb 	.word	0x08007bdb
 8007c44:	08007d01 	.word	0x08007d01
 8007c48:	08007bdb 	.word	0x08007bdb
 8007c4c:	08007bdb 	.word	0x08007bdb
 8007c50:	08007bdb 	.word	0x08007bdb
 8007c54:	08007bdb 	.word	0x08007bdb
 8007c58:	08007d37 	.word	0x08007d37
 8007c5c:	08007d09 	.word	0x08007d09
 8007c60:	08007cab 	.word	0x08007cab
 8007c64:	08007bdb 	.word	0x08007bdb
 8007c68:	08007bdb 	.word	0x08007bdb
 8007c6c:	08007d33 	.word	0x08007d33
 8007c70:	08007bdb 	.word	0x08007bdb
 8007c74:	08007cfd 	.word	0x08007cfd
 8007c78:	08007bdb 	.word	0x08007bdb
 8007c7c:	08007bdb 	.word	0x08007bdb
 8007c80:	08007cb3 	.word	0x08007cb3
 8007c84:	3b45      	subs	r3, #69	; 0x45
 8007c86:	2b02      	cmp	r3, #2
 8007c88:	d8a7      	bhi.n	8007bda <__ssvfiscanf_r+0xee>
 8007c8a:	2305      	movs	r3, #5
 8007c8c:	e01b      	b.n	8007cc6 <__ssvfiscanf_r+0x1da>
 8007c8e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007c90:	4621      	mov	r1, r4
 8007c92:	4630      	mov	r0, r6
 8007c94:	4798      	blx	r3
 8007c96:	2800      	cmp	r0, #0
 8007c98:	f43f af68 	beq.w	8007b6c <__ssvfiscanf_r+0x80>
 8007c9c:	9844      	ldr	r0, [sp, #272]	; 0x110
 8007c9e:	2800      	cmp	r0, #0
 8007ca0:	f040 808d 	bne.w	8007dbe <__ssvfiscanf_r+0x2d2>
 8007ca4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007ca8:	e08f      	b.n	8007dca <__ssvfiscanf_r+0x2de>
 8007caa:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8007cac:	f042 0220 	orr.w	r2, r2, #32
 8007cb0:	9241      	str	r2, [sp, #260]	; 0x104
 8007cb2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8007cb4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007cb8:	9241      	str	r2, [sp, #260]	; 0x104
 8007cba:	2210      	movs	r2, #16
 8007cbc:	2b6f      	cmp	r3, #111	; 0x6f
 8007cbe:	9242      	str	r2, [sp, #264]	; 0x108
 8007cc0:	bf34      	ite	cc
 8007cc2:	2303      	movcc	r3, #3
 8007cc4:	2304      	movcs	r3, #4
 8007cc6:	9347      	str	r3, [sp, #284]	; 0x11c
 8007cc8:	6863      	ldr	r3, [r4, #4]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	dd42      	ble.n	8007d54 <__ssvfiscanf_r+0x268>
 8007cce:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007cd0:	0659      	lsls	r1, r3, #25
 8007cd2:	d404      	bmi.n	8007cde <__ssvfiscanf_r+0x1f2>
 8007cd4:	6823      	ldr	r3, [r4, #0]
 8007cd6:	781a      	ldrb	r2, [r3, #0]
 8007cd8:	5cba      	ldrb	r2, [r7, r2]
 8007cda:	0712      	lsls	r2, r2, #28
 8007cdc:	d441      	bmi.n	8007d62 <__ssvfiscanf_r+0x276>
 8007cde:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8007ce0:	2b02      	cmp	r3, #2
 8007ce2:	dc50      	bgt.n	8007d86 <__ssvfiscanf_r+0x29a>
 8007ce4:	466b      	mov	r3, sp
 8007ce6:	4622      	mov	r2, r4
 8007ce8:	a941      	add	r1, sp, #260	; 0x104
 8007cea:	4630      	mov	r0, r6
 8007cec:	f000 fb64 	bl	80083b8 <_scanf_chars>
 8007cf0:	2801      	cmp	r0, #1
 8007cf2:	d06e      	beq.n	8007dd2 <__ssvfiscanf_r+0x2e6>
 8007cf4:	2802      	cmp	r0, #2
 8007cf6:	f47f af20 	bne.w	8007b3a <__ssvfiscanf_r+0x4e>
 8007cfa:	e7cf      	b.n	8007c9c <__ssvfiscanf_r+0x1b0>
 8007cfc:	220a      	movs	r2, #10
 8007cfe:	e7dd      	b.n	8007cbc <__ssvfiscanf_r+0x1d0>
 8007d00:	2300      	movs	r3, #0
 8007d02:	9342      	str	r3, [sp, #264]	; 0x108
 8007d04:	2303      	movs	r3, #3
 8007d06:	e7de      	b.n	8007cc6 <__ssvfiscanf_r+0x1da>
 8007d08:	2308      	movs	r3, #8
 8007d0a:	9342      	str	r3, [sp, #264]	; 0x108
 8007d0c:	2304      	movs	r3, #4
 8007d0e:	e7da      	b.n	8007cc6 <__ssvfiscanf_r+0x1da>
 8007d10:	4629      	mov	r1, r5
 8007d12:	4640      	mov	r0, r8
 8007d14:	f000 fcc4 	bl	80086a0 <__sccl>
 8007d18:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007d1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d1e:	9341      	str	r3, [sp, #260]	; 0x104
 8007d20:	4605      	mov	r5, r0
 8007d22:	2301      	movs	r3, #1
 8007d24:	e7cf      	b.n	8007cc6 <__ssvfiscanf_r+0x1da>
 8007d26:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007d28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d2c:	9341      	str	r3, [sp, #260]	; 0x104
 8007d2e:	2300      	movs	r3, #0
 8007d30:	e7c9      	b.n	8007cc6 <__ssvfiscanf_r+0x1da>
 8007d32:	2302      	movs	r3, #2
 8007d34:	e7c7      	b.n	8007cc6 <__ssvfiscanf_r+0x1da>
 8007d36:	9841      	ldr	r0, [sp, #260]	; 0x104
 8007d38:	06c3      	lsls	r3, r0, #27
 8007d3a:	f53f aefe 	bmi.w	8007b3a <__ssvfiscanf_r+0x4e>
 8007d3e:	9b00      	ldr	r3, [sp, #0]
 8007d40:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007d42:	1d19      	adds	r1, r3, #4
 8007d44:	9100      	str	r1, [sp, #0]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f010 0f01 	tst.w	r0, #1
 8007d4c:	bf14      	ite	ne
 8007d4e:	801a      	strhne	r2, [r3, #0]
 8007d50:	601a      	streq	r2, [r3, #0]
 8007d52:	e6f2      	b.n	8007b3a <__ssvfiscanf_r+0x4e>
 8007d54:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007d56:	4621      	mov	r1, r4
 8007d58:	4630      	mov	r0, r6
 8007d5a:	4798      	blx	r3
 8007d5c:	2800      	cmp	r0, #0
 8007d5e:	d0b6      	beq.n	8007cce <__ssvfiscanf_r+0x1e2>
 8007d60:	e79c      	b.n	8007c9c <__ssvfiscanf_r+0x1b0>
 8007d62:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007d64:	3201      	adds	r2, #1
 8007d66:	9245      	str	r2, [sp, #276]	; 0x114
 8007d68:	6862      	ldr	r2, [r4, #4]
 8007d6a:	3a01      	subs	r2, #1
 8007d6c:	2a00      	cmp	r2, #0
 8007d6e:	6062      	str	r2, [r4, #4]
 8007d70:	dd02      	ble.n	8007d78 <__ssvfiscanf_r+0x28c>
 8007d72:	3301      	adds	r3, #1
 8007d74:	6023      	str	r3, [r4, #0]
 8007d76:	e7ad      	b.n	8007cd4 <__ssvfiscanf_r+0x1e8>
 8007d78:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007d7a:	4621      	mov	r1, r4
 8007d7c:	4630      	mov	r0, r6
 8007d7e:	4798      	blx	r3
 8007d80:	2800      	cmp	r0, #0
 8007d82:	d0a7      	beq.n	8007cd4 <__ssvfiscanf_r+0x1e8>
 8007d84:	e78a      	b.n	8007c9c <__ssvfiscanf_r+0x1b0>
 8007d86:	2b04      	cmp	r3, #4
 8007d88:	dc0e      	bgt.n	8007da8 <__ssvfiscanf_r+0x2bc>
 8007d8a:	466b      	mov	r3, sp
 8007d8c:	4622      	mov	r2, r4
 8007d8e:	a941      	add	r1, sp, #260	; 0x104
 8007d90:	4630      	mov	r0, r6
 8007d92:	f000 fb6b 	bl	800846c <_scanf_i>
 8007d96:	e7ab      	b.n	8007cf0 <__ssvfiscanf_r+0x204>
 8007d98:	08007a39 	.word	0x08007a39
 8007d9c:	08007ab3 	.word	0x08007ab3
 8007da0:	0800954d 	.word	0x0800954d
 8007da4:	08009653 	.word	0x08009653
 8007da8:	4b0b      	ldr	r3, [pc, #44]	; (8007dd8 <__ssvfiscanf_r+0x2ec>)
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	f43f aec5 	beq.w	8007b3a <__ssvfiscanf_r+0x4e>
 8007db0:	466b      	mov	r3, sp
 8007db2:	4622      	mov	r2, r4
 8007db4:	a941      	add	r1, sp, #260	; 0x104
 8007db6:	4630      	mov	r0, r6
 8007db8:	f3af 8000 	nop.w
 8007dbc:	e798      	b.n	8007cf0 <__ssvfiscanf_r+0x204>
 8007dbe:	89a3      	ldrh	r3, [r4, #12]
 8007dc0:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007dc4:	bf18      	it	ne
 8007dc6:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8007dca:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8007dce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dd2:	9844      	ldr	r0, [sp, #272]	; 0x110
 8007dd4:	e7f9      	b.n	8007dca <__ssvfiscanf_r+0x2de>
 8007dd6:	bf00      	nop
 8007dd8:	00000000 	.word	0x00000000

08007ddc <__sfputc_r>:
 8007ddc:	6893      	ldr	r3, [r2, #8]
 8007dde:	3b01      	subs	r3, #1
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	b410      	push	{r4}
 8007de4:	6093      	str	r3, [r2, #8]
 8007de6:	da08      	bge.n	8007dfa <__sfputc_r+0x1e>
 8007de8:	6994      	ldr	r4, [r2, #24]
 8007dea:	42a3      	cmp	r3, r4
 8007dec:	db01      	blt.n	8007df2 <__sfputc_r+0x16>
 8007dee:	290a      	cmp	r1, #10
 8007df0:	d103      	bne.n	8007dfa <__sfputc_r+0x1e>
 8007df2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007df6:	f000 bd39 	b.w	800886c <__swbuf_r>
 8007dfa:	6813      	ldr	r3, [r2, #0]
 8007dfc:	1c58      	adds	r0, r3, #1
 8007dfe:	6010      	str	r0, [r2, #0]
 8007e00:	7019      	strb	r1, [r3, #0]
 8007e02:	4608      	mov	r0, r1
 8007e04:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e08:	4770      	bx	lr

08007e0a <__sfputs_r>:
 8007e0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e0c:	4606      	mov	r6, r0
 8007e0e:	460f      	mov	r7, r1
 8007e10:	4614      	mov	r4, r2
 8007e12:	18d5      	adds	r5, r2, r3
 8007e14:	42ac      	cmp	r4, r5
 8007e16:	d101      	bne.n	8007e1c <__sfputs_r+0x12>
 8007e18:	2000      	movs	r0, #0
 8007e1a:	e007      	b.n	8007e2c <__sfputs_r+0x22>
 8007e1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e20:	463a      	mov	r2, r7
 8007e22:	4630      	mov	r0, r6
 8007e24:	f7ff ffda 	bl	8007ddc <__sfputc_r>
 8007e28:	1c43      	adds	r3, r0, #1
 8007e2a:	d1f3      	bne.n	8007e14 <__sfputs_r+0xa>
 8007e2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007e30 <_vfiprintf_r>:
 8007e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e34:	460d      	mov	r5, r1
 8007e36:	b09d      	sub	sp, #116	; 0x74
 8007e38:	4614      	mov	r4, r2
 8007e3a:	4698      	mov	r8, r3
 8007e3c:	4606      	mov	r6, r0
 8007e3e:	b118      	cbz	r0, 8007e48 <_vfiprintf_r+0x18>
 8007e40:	6983      	ldr	r3, [r0, #24]
 8007e42:	b90b      	cbnz	r3, 8007e48 <_vfiprintf_r+0x18>
 8007e44:	f000 fef4 	bl	8008c30 <__sinit>
 8007e48:	4b89      	ldr	r3, [pc, #548]	; (8008070 <_vfiprintf_r+0x240>)
 8007e4a:	429d      	cmp	r5, r3
 8007e4c:	d11b      	bne.n	8007e86 <_vfiprintf_r+0x56>
 8007e4e:	6875      	ldr	r5, [r6, #4]
 8007e50:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e52:	07d9      	lsls	r1, r3, #31
 8007e54:	d405      	bmi.n	8007e62 <_vfiprintf_r+0x32>
 8007e56:	89ab      	ldrh	r3, [r5, #12]
 8007e58:	059a      	lsls	r2, r3, #22
 8007e5a:	d402      	bmi.n	8007e62 <_vfiprintf_r+0x32>
 8007e5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e5e:	f000 ff85 	bl	8008d6c <__retarget_lock_acquire_recursive>
 8007e62:	89ab      	ldrh	r3, [r5, #12]
 8007e64:	071b      	lsls	r3, r3, #28
 8007e66:	d501      	bpl.n	8007e6c <_vfiprintf_r+0x3c>
 8007e68:	692b      	ldr	r3, [r5, #16]
 8007e6a:	b9eb      	cbnz	r3, 8007ea8 <_vfiprintf_r+0x78>
 8007e6c:	4629      	mov	r1, r5
 8007e6e:	4630      	mov	r0, r6
 8007e70:	f000 fd4e 	bl	8008910 <__swsetup_r>
 8007e74:	b1c0      	cbz	r0, 8007ea8 <_vfiprintf_r+0x78>
 8007e76:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e78:	07dc      	lsls	r4, r3, #31
 8007e7a:	d50e      	bpl.n	8007e9a <_vfiprintf_r+0x6a>
 8007e7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007e80:	b01d      	add	sp, #116	; 0x74
 8007e82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e86:	4b7b      	ldr	r3, [pc, #492]	; (8008074 <_vfiprintf_r+0x244>)
 8007e88:	429d      	cmp	r5, r3
 8007e8a:	d101      	bne.n	8007e90 <_vfiprintf_r+0x60>
 8007e8c:	68b5      	ldr	r5, [r6, #8]
 8007e8e:	e7df      	b.n	8007e50 <_vfiprintf_r+0x20>
 8007e90:	4b79      	ldr	r3, [pc, #484]	; (8008078 <_vfiprintf_r+0x248>)
 8007e92:	429d      	cmp	r5, r3
 8007e94:	bf08      	it	eq
 8007e96:	68f5      	ldreq	r5, [r6, #12]
 8007e98:	e7da      	b.n	8007e50 <_vfiprintf_r+0x20>
 8007e9a:	89ab      	ldrh	r3, [r5, #12]
 8007e9c:	0598      	lsls	r0, r3, #22
 8007e9e:	d4ed      	bmi.n	8007e7c <_vfiprintf_r+0x4c>
 8007ea0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ea2:	f000 ff64 	bl	8008d6e <__retarget_lock_release_recursive>
 8007ea6:	e7e9      	b.n	8007e7c <_vfiprintf_r+0x4c>
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	9309      	str	r3, [sp, #36]	; 0x24
 8007eac:	2320      	movs	r3, #32
 8007eae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007eb2:	f8cd 800c 	str.w	r8, [sp, #12]
 8007eb6:	2330      	movs	r3, #48	; 0x30
 8007eb8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800807c <_vfiprintf_r+0x24c>
 8007ebc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007ec0:	f04f 0901 	mov.w	r9, #1
 8007ec4:	4623      	mov	r3, r4
 8007ec6:	469a      	mov	sl, r3
 8007ec8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ecc:	b10a      	cbz	r2, 8007ed2 <_vfiprintf_r+0xa2>
 8007ece:	2a25      	cmp	r2, #37	; 0x25
 8007ed0:	d1f9      	bne.n	8007ec6 <_vfiprintf_r+0x96>
 8007ed2:	ebba 0b04 	subs.w	fp, sl, r4
 8007ed6:	d00b      	beq.n	8007ef0 <_vfiprintf_r+0xc0>
 8007ed8:	465b      	mov	r3, fp
 8007eda:	4622      	mov	r2, r4
 8007edc:	4629      	mov	r1, r5
 8007ede:	4630      	mov	r0, r6
 8007ee0:	f7ff ff93 	bl	8007e0a <__sfputs_r>
 8007ee4:	3001      	adds	r0, #1
 8007ee6:	f000 80aa 	beq.w	800803e <_vfiprintf_r+0x20e>
 8007eea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007eec:	445a      	add	r2, fp
 8007eee:	9209      	str	r2, [sp, #36]	; 0x24
 8007ef0:	f89a 3000 	ldrb.w	r3, [sl]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	f000 80a2 	beq.w	800803e <_vfiprintf_r+0x20e>
 8007efa:	2300      	movs	r3, #0
 8007efc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007f00:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f04:	f10a 0a01 	add.w	sl, sl, #1
 8007f08:	9304      	str	r3, [sp, #16]
 8007f0a:	9307      	str	r3, [sp, #28]
 8007f0c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007f10:	931a      	str	r3, [sp, #104]	; 0x68
 8007f12:	4654      	mov	r4, sl
 8007f14:	2205      	movs	r2, #5
 8007f16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f1a:	4858      	ldr	r0, [pc, #352]	; (800807c <_vfiprintf_r+0x24c>)
 8007f1c:	f7f8 f968 	bl	80001f0 <memchr>
 8007f20:	9a04      	ldr	r2, [sp, #16]
 8007f22:	b9d8      	cbnz	r0, 8007f5c <_vfiprintf_r+0x12c>
 8007f24:	06d1      	lsls	r1, r2, #27
 8007f26:	bf44      	itt	mi
 8007f28:	2320      	movmi	r3, #32
 8007f2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f2e:	0713      	lsls	r3, r2, #28
 8007f30:	bf44      	itt	mi
 8007f32:	232b      	movmi	r3, #43	; 0x2b
 8007f34:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f38:	f89a 3000 	ldrb.w	r3, [sl]
 8007f3c:	2b2a      	cmp	r3, #42	; 0x2a
 8007f3e:	d015      	beq.n	8007f6c <_vfiprintf_r+0x13c>
 8007f40:	9a07      	ldr	r2, [sp, #28]
 8007f42:	4654      	mov	r4, sl
 8007f44:	2000      	movs	r0, #0
 8007f46:	f04f 0c0a 	mov.w	ip, #10
 8007f4a:	4621      	mov	r1, r4
 8007f4c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f50:	3b30      	subs	r3, #48	; 0x30
 8007f52:	2b09      	cmp	r3, #9
 8007f54:	d94e      	bls.n	8007ff4 <_vfiprintf_r+0x1c4>
 8007f56:	b1b0      	cbz	r0, 8007f86 <_vfiprintf_r+0x156>
 8007f58:	9207      	str	r2, [sp, #28]
 8007f5a:	e014      	b.n	8007f86 <_vfiprintf_r+0x156>
 8007f5c:	eba0 0308 	sub.w	r3, r0, r8
 8007f60:	fa09 f303 	lsl.w	r3, r9, r3
 8007f64:	4313      	orrs	r3, r2
 8007f66:	9304      	str	r3, [sp, #16]
 8007f68:	46a2      	mov	sl, r4
 8007f6a:	e7d2      	b.n	8007f12 <_vfiprintf_r+0xe2>
 8007f6c:	9b03      	ldr	r3, [sp, #12]
 8007f6e:	1d19      	adds	r1, r3, #4
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	9103      	str	r1, [sp, #12]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	bfbb      	ittet	lt
 8007f78:	425b      	neglt	r3, r3
 8007f7a:	f042 0202 	orrlt.w	r2, r2, #2
 8007f7e:	9307      	strge	r3, [sp, #28]
 8007f80:	9307      	strlt	r3, [sp, #28]
 8007f82:	bfb8      	it	lt
 8007f84:	9204      	strlt	r2, [sp, #16]
 8007f86:	7823      	ldrb	r3, [r4, #0]
 8007f88:	2b2e      	cmp	r3, #46	; 0x2e
 8007f8a:	d10c      	bne.n	8007fa6 <_vfiprintf_r+0x176>
 8007f8c:	7863      	ldrb	r3, [r4, #1]
 8007f8e:	2b2a      	cmp	r3, #42	; 0x2a
 8007f90:	d135      	bne.n	8007ffe <_vfiprintf_r+0x1ce>
 8007f92:	9b03      	ldr	r3, [sp, #12]
 8007f94:	1d1a      	adds	r2, r3, #4
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	9203      	str	r2, [sp, #12]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	bfb8      	it	lt
 8007f9e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007fa2:	3402      	adds	r4, #2
 8007fa4:	9305      	str	r3, [sp, #20]
 8007fa6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800808c <_vfiprintf_r+0x25c>
 8007faa:	7821      	ldrb	r1, [r4, #0]
 8007fac:	2203      	movs	r2, #3
 8007fae:	4650      	mov	r0, sl
 8007fb0:	f7f8 f91e 	bl	80001f0 <memchr>
 8007fb4:	b140      	cbz	r0, 8007fc8 <_vfiprintf_r+0x198>
 8007fb6:	2340      	movs	r3, #64	; 0x40
 8007fb8:	eba0 000a 	sub.w	r0, r0, sl
 8007fbc:	fa03 f000 	lsl.w	r0, r3, r0
 8007fc0:	9b04      	ldr	r3, [sp, #16]
 8007fc2:	4303      	orrs	r3, r0
 8007fc4:	3401      	adds	r4, #1
 8007fc6:	9304      	str	r3, [sp, #16]
 8007fc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fcc:	482c      	ldr	r0, [pc, #176]	; (8008080 <_vfiprintf_r+0x250>)
 8007fce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007fd2:	2206      	movs	r2, #6
 8007fd4:	f7f8 f90c 	bl	80001f0 <memchr>
 8007fd8:	2800      	cmp	r0, #0
 8007fda:	d03f      	beq.n	800805c <_vfiprintf_r+0x22c>
 8007fdc:	4b29      	ldr	r3, [pc, #164]	; (8008084 <_vfiprintf_r+0x254>)
 8007fde:	bb1b      	cbnz	r3, 8008028 <_vfiprintf_r+0x1f8>
 8007fe0:	9b03      	ldr	r3, [sp, #12]
 8007fe2:	3307      	adds	r3, #7
 8007fe4:	f023 0307 	bic.w	r3, r3, #7
 8007fe8:	3308      	adds	r3, #8
 8007fea:	9303      	str	r3, [sp, #12]
 8007fec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fee:	443b      	add	r3, r7
 8007ff0:	9309      	str	r3, [sp, #36]	; 0x24
 8007ff2:	e767      	b.n	8007ec4 <_vfiprintf_r+0x94>
 8007ff4:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ff8:	460c      	mov	r4, r1
 8007ffa:	2001      	movs	r0, #1
 8007ffc:	e7a5      	b.n	8007f4a <_vfiprintf_r+0x11a>
 8007ffe:	2300      	movs	r3, #0
 8008000:	3401      	adds	r4, #1
 8008002:	9305      	str	r3, [sp, #20]
 8008004:	4619      	mov	r1, r3
 8008006:	f04f 0c0a 	mov.w	ip, #10
 800800a:	4620      	mov	r0, r4
 800800c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008010:	3a30      	subs	r2, #48	; 0x30
 8008012:	2a09      	cmp	r2, #9
 8008014:	d903      	bls.n	800801e <_vfiprintf_r+0x1ee>
 8008016:	2b00      	cmp	r3, #0
 8008018:	d0c5      	beq.n	8007fa6 <_vfiprintf_r+0x176>
 800801a:	9105      	str	r1, [sp, #20]
 800801c:	e7c3      	b.n	8007fa6 <_vfiprintf_r+0x176>
 800801e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008022:	4604      	mov	r4, r0
 8008024:	2301      	movs	r3, #1
 8008026:	e7f0      	b.n	800800a <_vfiprintf_r+0x1da>
 8008028:	ab03      	add	r3, sp, #12
 800802a:	9300      	str	r3, [sp, #0]
 800802c:	462a      	mov	r2, r5
 800802e:	4b16      	ldr	r3, [pc, #88]	; (8008088 <_vfiprintf_r+0x258>)
 8008030:	a904      	add	r1, sp, #16
 8008032:	4630      	mov	r0, r6
 8008034:	f3af 8000 	nop.w
 8008038:	4607      	mov	r7, r0
 800803a:	1c78      	adds	r0, r7, #1
 800803c:	d1d6      	bne.n	8007fec <_vfiprintf_r+0x1bc>
 800803e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008040:	07d9      	lsls	r1, r3, #31
 8008042:	d405      	bmi.n	8008050 <_vfiprintf_r+0x220>
 8008044:	89ab      	ldrh	r3, [r5, #12]
 8008046:	059a      	lsls	r2, r3, #22
 8008048:	d402      	bmi.n	8008050 <_vfiprintf_r+0x220>
 800804a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800804c:	f000 fe8f 	bl	8008d6e <__retarget_lock_release_recursive>
 8008050:	89ab      	ldrh	r3, [r5, #12]
 8008052:	065b      	lsls	r3, r3, #25
 8008054:	f53f af12 	bmi.w	8007e7c <_vfiprintf_r+0x4c>
 8008058:	9809      	ldr	r0, [sp, #36]	; 0x24
 800805a:	e711      	b.n	8007e80 <_vfiprintf_r+0x50>
 800805c:	ab03      	add	r3, sp, #12
 800805e:	9300      	str	r3, [sp, #0]
 8008060:	462a      	mov	r2, r5
 8008062:	4b09      	ldr	r3, [pc, #36]	; (8008088 <_vfiprintf_r+0x258>)
 8008064:	a904      	add	r1, sp, #16
 8008066:	4630      	mov	r0, r6
 8008068:	f000 f880 	bl	800816c <_printf_i>
 800806c:	e7e4      	b.n	8008038 <_vfiprintf_r+0x208>
 800806e:	bf00      	nop
 8008070:	080096bc 	.word	0x080096bc
 8008074:	080096dc 	.word	0x080096dc
 8008078:	0800969c 	.word	0x0800969c
 800807c:	0800964d 	.word	0x0800964d
 8008080:	08009657 	.word	0x08009657
 8008084:	00000000 	.word	0x00000000
 8008088:	08007e0b 	.word	0x08007e0b
 800808c:	08009653 	.word	0x08009653

08008090 <_printf_common>:
 8008090:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008094:	4616      	mov	r6, r2
 8008096:	4699      	mov	r9, r3
 8008098:	688a      	ldr	r2, [r1, #8]
 800809a:	690b      	ldr	r3, [r1, #16]
 800809c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80080a0:	4293      	cmp	r3, r2
 80080a2:	bfb8      	it	lt
 80080a4:	4613      	movlt	r3, r2
 80080a6:	6033      	str	r3, [r6, #0]
 80080a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80080ac:	4607      	mov	r7, r0
 80080ae:	460c      	mov	r4, r1
 80080b0:	b10a      	cbz	r2, 80080b6 <_printf_common+0x26>
 80080b2:	3301      	adds	r3, #1
 80080b4:	6033      	str	r3, [r6, #0]
 80080b6:	6823      	ldr	r3, [r4, #0]
 80080b8:	0699      	lsls	r1, r3, #26
 80080ba:	bf42      	ittt	mi
 80080bc:	6833      	ldrmi	r3, [r6, #0]
 80080be:	3302      	addmi	r3, #2
 80080c0:	6033      	strmi	r3, [r6, #0]
 80080c2:	6825      	ldr	r5, [r4, #0]
 80080c4:	f015 0506 	ands.w	r5, r5, #6
 80080c8:	d106      	bne.n	80080d8 <_printf_common+0x48>
 80080ca:	f104 0a19 	add.w	sl, r4, #25
 80080ce:	68e3      	ldr	r3, [r4, #12]
 80080d0:	6832      	ldr	r2, [r6, #0]
 80080d2:	1a9b      	subs	r3, r3, r2
 80080d4:	42ab      	cmp	r3, r5
 80080d6:	dc26      	bgt.n	8008126 <_printf_common+0x96>
 80080d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80080dc:	1e13      	subs	r3, r2, #0
 80080de:	6822      	ldr	r2, [r4, #0]
 80080e0:	bf18      	it	ne
 80080e2:	2301      	movne	r3, #1
 80080e4:	0692      	lsls	r2, r2, #26
 80080e6:	d42b      	bmi.n	8008140 <_printf_common+0xb0>
 80080e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80080ec:	4649      	mov	r1, r9
 80080ee:	4638      	mov	r0, r7
 80080f0:	47c0      	blx	r8
 80080f2:	3001      	adds	r0, #1
 80080f4:	d01e      	beq.n	8008134 <_printf_common+0xa4>
 80080f6:	6823      	ldr	r3, [r4, #0]
 80080f8:	68e5      	ldr	r5, [r4, #12]
 80080fa:	6832      	ldr	r2, [r6, #0]
 80080fc:	f003 0306 	and.w	r3, r3, #6
 8008100:	2b04      	cmp	r3, #4
 8008102:	bf08      	it	eq
 8008104:	1aad      	subeq	r5, r5, r2
 8008106:	68a3      	ldr	r3, [r4, #8]
 8008108:	6922      	ldr	r2, [r4, #16]
 800810a:	bf0c      	ite	eq
 800810c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008110:	2500      	movne	r5, #0
 8008112:	4293      	cmp	r3, r2
 8008114:	bfc4      	itt	gt
 8008116:	1a9b      	subgt	r3, r3, r2
 8008118:	18ed      	addgt	r5, r5, r3
 800811a:	2600      	movs	r6, #0
 800811c:	341a      	adds	r4, #26
 800811e:	42b5      	cmp	r5, r6
 8008120:	d11a      	bne.n	8008158 <_printf_common+0xc8>
 8008122:	2000      	movs	r0, #0
 8008124:	e008      	b.n	8008138 <_printf_common+0xa8>
 8008126:	2301      	movs	r3, #1
 8008128:	4652      	mov	r2, sl
 800812a:	4649      	mov	r1, r9
 800812c:	4638      	mov	r0, r7
 800812e:	47c0      	blx	r8
 8008130:	3001      	adds	r0, #1
 8008132:	d103      	bne.n	800813c <_printf_common+0xac>
 8008134:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800813c:	3501      	adds	r5, #1
 800813e:	e7c6      	b.n	80080ce <_printf_common+0x3e>
 8008140:	18e1      	adds	r1, r4, r3
 8008142:	1c5a      	adds	r2, r3, #1
 8008144:	2030      	movs	r0, #48	; 0x30
 8008146:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800814a:	4422      	add	r2, r4
 800814c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008150:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008154:	3302      	adds	r3, #2
 8008156:	e7c7      	b.n	80080e8 <_printf_common+0x58>
 8008158:	2301      	movs	r3, #1
 800815a:	4622      	mov	r2, r4
 800815c:	4649      	mov	r1, r9
 800815e:	4638      	mov	r0, r7
 8008160:	47c0      	blx	r8
 8008162:	3001      	adds	r0, #1
 8008164:	d0e6      	beq.n	8008134 <_printf_common+0xa4>
 8008166:	3601      	adds	r6, #1
 8008168:	e7d9      	b.n	800811e <_printf_common+0x8e>
	...

0800816c <_printf_i>:
 800816c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008170:	7e0f      	ldrb	r7, [r1, #24]
 8008172:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008174:	2f78      	cmp	r7, #120	; 0x78
 8008176:	4691      	mov	r9, r2
 8008178:	4680      	mov	r8, r0
 800817a:	460c      	mov	r4, r1
 800817c:	469a      	mov	sl, r3
 800817e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008182:	d807      	bhi.n	8008194 <_printf_i+0x28>
 8008184:	2f62      	cmp	r7, #98	; 0x62
 8008186:	d80a      	bhi.n	800819e <_printf_i+0x32>
 8008188:	2f00      	cmp	r7, #0
 800818a:	f000 80d8 	beq.w	800833e <_printf_i+0x1d2>
 800818e:	2f58      	cmp	r7, #88	; 0x58
 8008190:	f000 80a3 	beq.w	80082da <_printf_i+0x16e>
 8008194:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008198:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800819c:	e03a      	b.n	8008214 <_printf_i+0xa8>
 800819e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80081a2:	2b15      	cmp	r3, #21
 80081a4:	d8f6      	bhi.n	8008194 <_printf_i+0x28>
 80081a6:	a101      	add	r1, pc, #4	; (adr r1, 80081ac <_printf_i+0x40>)
 80081a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80081ac:	08008205 	.word	0x08008205
 80081b0:	08008219 	.word	0x08008219
 80081b4:	08008195 	.word	0x08008195
 80081b8:	08008195 	.word	0x08008195
 80081bc:	08008195 	.word	0x08008195
 80081c0:	08008195 	.word	0x08008195
 80081c4:	08008219 	.word	0x08008219
 80081c8:	08008195 	.word	0x08008195
 80081cc:	08008195 	.word	0x08008195
 80081d0:	08008195 	.word	0x08008195
 80081d4:	08008195 	.word	0x08008195
 80081d8:	08008325 	.word	0x08008325
 80081dc:	08008249 	.word	0x08008249
 80081e0:	08008307 	.word	0x08008307
 80081e4:	08008195 	.word	0x08008195
 80081e8:	08008195 	.word	0x08008195
 80081ec:	08008347 	.word	0x08008347
 80081f0:	08008195 	.word	0x08008195
 80081f4:	08008249 	.word	0x08008249
 80081f8:	08008195 	.word	0x08008195
 80081fc:	08008195 	.word	0x08008195
 8008200:	0800830f 	.word	0x0800830f
 8008204:	682b      	ldr	r3, [r5, #0]
 8008206:	1d1a      	adds	r2, r3, #4
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	602a      	str	r2, [r5, #0]
 800820c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008210:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008214:	2301      	movs	r3, #1
 8008216:	e0a3      	b.n	8008360 <_printf_i+0x1f4>
 8008218:	6820      	ldr	r0, [r4, #0]
 800821a:	6829      	ldr	r1, [r5, #0]
 800821c:	0606      	lsls	r6, r0, #24
 800821e:	f101 0304 	add.w	r3, r1, #4
 8008222:	d50a      	bpl.n	800823a <_printf_i+0xce>
 8008224:	680e      	ldr	r6, [r1, #0]
 8008226:	602b      	str	r3, [r5, #0]
 8008228:	2e00      	cmp	r6, #0
 800822a:	da03      	bge.n	8008234 <_printf_i+0xc8>
 800822c:	232d      	movs	r3, #45	; 0x2d
 800822e:	4276      	negs	r6, r6
 8008230:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008234:	485e      	ldr	r0, [pc, #376]	; (80083b0 <_printf_i+0x244>)
 8008236:	230a      	movs	r3, #10
 8008238:	e019      	b.n	800826e <_printf_i+0x102>
 800823a:	680e      	ldr	r6, [r1, #0]
 800823c:	602b      	str	r3, [r5, #0]
 800823e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008242:	bf18      	it	ne
 8008244:	b236      	sxthne	r6, r6
 8008246:	e7ef      	b.n	8008228 <_printf_i+0xbc>
 8008248:	682b      	ldr	r3, [r5, #0]
 800824a:	6820      	ldr	r0, [r4, #0]
 800824c:	1d19      	adds	r1, r3, #4
 800824e:	6029      	str	r1, [r5, #0]
 8008250:	0601      	lsls	r1, r0, #24
 8008252:	d501      	bpl.n	8008258 <_printf_i+0xec>
 8008254:	681e      	ldr	r6, [r3, #0]
 8008256:	e002      	b.n	800825e <_printf_i+0xf2>
 8008258:	0646      	lsls	r6, r0, #25
 800825a:	d5fb      	bpl.n	8008254 <_printf_i+0xe8>
 800825c:	881e      	ldrh	r6, [r3, #0]
 800825e:	4854      	ldr	r0, [pc, #336]	; (80083b0 <_printf_i+0x244>)
 8008260:	2f6f      	cmp	r7, #111	; 0x6f
 8008262:	bf0c      	ite	eq
 8008264:	2308      	moveq	r3, #8
 8008266:	230a      	movne	r3, #10
 8008268:	2100      	movs	r1, #0
 800826a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800826e:	6865      	ldr	r5, [r4, #4]
 8008270:	60a5      	str	r5, [r4, #8]
 8008272:	2d00      	cmp	r5, #0
 8008274:	bfa2      	ittt	ge
 8008276:	6821      	ldrge	r1, [r4, #0]
 8008278:	f021 0104 	bicge.w	r1, r1, #4
 800827c:	6021      	strge	r1, [r4, #0]
 800827e:	b90e      	cbnz	r6, 8008284 <_printf_i+0x118>
 8008280:	2d00      	cmp	r5, #0
 8008282:	d04d      	beq.n	8008320 <_printf_i+0x1b4>
 8008284:	4615      	mov	r5, r2
 8008286:	fbb6 f1f3 	udiv	r1, r6, r3
 800828a:	fb03 6711 	mls	r7, r3, r1, r6
 800828e:	5dc7      	ldrb	r7, [r0, r7]
 8008290:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008294:	4637      	mov	r7, r6
 8008296:	42bb      	cmp	r3, r7
 8008298:	460e      	mov	r6, r1
 800829a:	d9f4      	bls.n	8008286 <_printf_i+0x11a>
 800829c:	2b08      	cmp	r3, #8
 800829e:	d10b      	bne.n	80082b8 <_printf_i+0x14c>
 80082a0:	6823      	ldr	r3, [r4, #0]
 80082a2:	07de      	lsls	r6, r3, #31
 80082a4:	d508      	bpl.n	80082b8 <_printf_i+0x14c>
 80082a6:	6923      	ldr	r3, [r4, #16]
 80082a8:	6861      	ldr	r1, [r4, #4]
 80082aa:	4299      	cmp	r1, r3
 80082ac:	bfde      	ittt	le
 80082ae:	2330      	movle	r3, #48	; 0x30
 80082b0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80082b4:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80082b8:	1b52      	subs	r2, r2, r5
 80082ba:	6122      	str	r2, [r4, #16]
 80082bc:	f8cd a000 	str.w	sl, [sp]
 80082c0:	464b      	mov	r3, r9
 80082c2:	aa03      	add	r2, sp, #12
 80082c4:	4621      	mov	r1, r4
 80082c6:	4640      	mov	r0, r8
 80082c8:	f7ff fee2 	bl	8008090 <_printf_common>
 80082cc:	3001      	adds	r0, #1
 80082ce:	d14c      	bne.n	800836a <_printf_i+0x1fe>
 80082d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80082d4:	b004      	add	sp, #16
 80082d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082da:	4835      	ldr	r0, [pc, #212]	; (80083b0 <_printf_i+0x244>)
 80082dc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80082e0:	6829      	ldr	r1, [r5, #0]
 80082e2:	6823      	ldr	r3, [r4, #0]
 80082e4:	f851 6b04 	ldr.w	r6, [r1], #4
 80082e8:	6029      	str	r1, [r5, #0]
 80082ea:	061d      	lsls	r5, r3, #24
 80082ec:	d514      	bpl.n	8008318 <_printf_i+0x1ac>
 80082ee:	07df      	lsls	r7, r3, #31
 80082f0:	bf44      	itt	mi
 80082f2:	f043 0320 	orrmi.w	r3, r3, #32
 80082f6:	6023      	strmi	r3, [r4, #0]
 80082f8:	b91e      	cbnz	r6, 8008302 <_printf_i+0x196>
 80082fa:	6823      	ldr	r3, [r4, #0]
 80082fc:	f023 0320 	bic.w	r3, r3, #32
 8008300:	6023      	str	r3, [r4, #0]
 8008302:	2310      	movs	r3, #16
 8008304:	e7b0      	b.n	8008268 <_printf_i+0xfc>
 8008306:	6823      	ldr	r3, [r4, #0]
 8008308:	f043 0320 	orr.w	r3, r3, #32
 800830c:	6023      	str	r3, [r4, #0]
 800830e:	2378      	movs	r3, #120	; 0x78
 8008310:	4828      	ldr	r0, [pc, #160]	; (80083b4 <_printf_i+0x248>)
 8008312:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008316:	e7e3      	b.n	80082e0 <_printf_i+0x174>
 8008318:	0659      	lsls	r1, r3, #25
 800831a:	bf48      	it	mi
 800831c:	b2b6      	uxthmi	r6, r6
 800831e:	e7e6      	b.n	80082ee <_printf_i+0x182>
 8008320:	4615      	mov	r5, r2
 8008322:	e7bb      	b.n	800829c <_printf_i+0x130>
 8008324:	682b      	ldr	r3, [r5, #0]
 8008326:	6826      	ldr	r6, [r4, #0]
 8008328:	6961      	ldr	r1, [r4, #20]
 800832a:	1d18      	adds	r0, r3, #4
 800832c:	6028      	str	r0, [r5, #0]
 800832e:	0635      	lsls	r5, r6, #24
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	d501      	bpl.n	8008338 <_printf_i+0x1cc>
 8008334:	6019      	str	r1, [r3, #0]
 8008336:	e002      	b.n	800833e <_printf_i+0x1d2>
 8008338:	0670      	lsls	r0, r6, #25
 800833a:	d5fb      	bpl.n	8008334 <_printf_i+0x1c8>
 800833c:	8019      	strh	r1, [r3, #0]
 800833e:	2300      	movs	r3, #0
 8008340:	6123      	str	r3, [r4, #16]
 8008342:	4615      	mov	r5, r2
 8008344:	e7ba      	b.n	80082bc <_printf_i+0x150>
 8008346:	682b      	ldr	r3, [r5, #0]
 8008348:	1d1a      	adds	r2, r3, #4
 800834a:	602a      	str	r2, [r5, #0]
 800834c:	681d      	ldr	r5, [r3, #0]
 800834e:	6862      	ldr	r2, [r4, #4]
 8008350:	2100      	movs	r1, #0
 8008352:	4628      	mov	r0, r5
 8008354:	f7f7 ff4c 	bl	80001f0 <memchr>
 8008358:	b108      	cbz	r0, 800835e <_printf_i+0x1f2>
 800835a:	1b40      	subs	r0, r0, r5
 800835c:	6060      	str	r0, [r4, #4]
 800835e:	6863      	ldr	r3, [r4, #4]
 8008360:	6123      	str	r3, [r4, #16]
 8008362:	2300      	movs	r3, #0
 8008364:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008368:	e7a8      	b.n	80082bc <_printf_i+0x150>
 800836a:	6923      	ldr	r3, [r4, #16]
 800836c:	462a      	mov	r2, r5
 800836e:	4649      	mov	r1, r9
 8008370:	4640      	mov	r0, r8
 8008372:	47d0      	blx	sl
 8008374:	3001      	adds	r0, #1
 8008376:	d0ab      	beq.n	80082d0 <_printf_i+0x164>
 8008378:	6823      	ldr	r3, [r4, #0]
 800837a:	079b      	lsls	r3, r3, #30
 800837c:	d413      	bmi.n	80083a6 <_printf_i+0x23a>
 800837e:	68e0      	ldr	r0, [r4, #12]
 8008380:	9b03      	ldr	r3, [sp, #12]
 8008382:	4298      	cmp	r0, r3
 8008384:	bfb8      	it	lt
 8008386:	4618      	movlt	r0, r3
 8008388:	e7a4      	b.n	80082d4 <_printf_i+0x168>
 800838a:	2301      	movs	r3, #1
 800838c:	4632      	mov	r2, r6
 800838e:	4649      	mov	r1, r9
 8008390:	4640      	mov	r0, r8
 8008392:	47d0      	blx	sl
 8008394:	3001      	adds	r0, #1
 8008396:	d09b      	beq.n	80082d0 <_printf_i+0x164>
 8008398:	3501      	adds	r5, #1
 800839a:	68e3      	ldr	r3, [r4, #12]
 800839c:	9903      	ldr	r1, [sp, #12]
 800839e:	1a5b      	subs	r3, r3, r1
 80083a0:	42ab      	cmp	r3, r5
 80083a2:	dcf2      	bgt.n	800838a <_printf_i+0x21e>
 80083a4:	e7eb      	b.n	800837e <_printf_i+0x212>
 80083a6:	2500      	movs	r5, #0
 80083a8:	f104 0619 	add.w	r6, r4, #25
 80083ac:	e7f5      	b.n	800839a <_printf_i+0x22e>
 80083ae:	bf00      	nop
 80083b0:	0800965e 	.word	0x0800965e
 80083b4:	0800966f 	.word	0x0800966f

080083b8 <_scanf_chars>:
 80083b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083bc:	4615      	mov	r5, r2
 80083be:	688a      	ldr	r2, [r1, #8]
 80083c0:	4680      	mov	r8, r0
 80083c2:	460c      	mov	r4, r1
 80083c4:	b932      	cbnz	r2, 80083d4 <_scanf_chars+0x1c>
 80083c6:	698a      	ldr	r2, [r1, #24]
 80083c8:	2a00      	cmp	r2, #0
 80083ca:	bf0c      	ite	eq
 80083cc:	2201      	moveq	r2, #1
 80083ce:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
 80083d2:	608a      	str	r2, [r1, #8]
 80083d4:	6822      	ldr	r2, [r4, #0]
 80083d6:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8008468 <_scanf_chars+0xb0>
 80083da:	06d1      	lsls	r1, r2, #27
 80083dc:	bf5f      	itttt	pl
 80083de:	681a      	ldrpl	r2, [r3, #0]
 80083e0:	1d11      	addpl	r1, r2, #4
 80083e2:	6019      	strpl	r1, [r3, #0]
 80083e4:	6816      	ldrpl	r6, [r2, #0]
 80083e6:	2700      	movs	r7, #0
 80083e8:	69a0      	ldr	r0, [r4, #24]
 80083ea:	b188      	cbz	r0, 8008410 <_scanf_chars+0x58>
 80083ec:	2801      	cmp	r0, #1
 80083ee:	d107      	bne.n	8008400 <_scanf_chars+0x48>
 80083f0:	682a      	ldr	r2, [r5, #0]
 80083f2:	7811      	ldrb	r1, [r2, #0]
 80083f4:	6962      	ldr	r2, [r4, #20]
 80083f6:	5c52      	ldrb	r2, [r2, r1]
 80083f8:	b952      	cbnz	r2, 8008410 <_scanf_chars+0x58>
 80083fa:	2f00      	cmp	r7, #0
 80083fc:	d031      	beq.n	8008462 <_scanf_chars+0xaa>
 80083fe:	e022      	b.n	8008446 <_scanf_chars+0x8e>
 8008400:	2802      	cmp	r0, #2
 8008402:	d120      	bne.n	8008446 <_scanf_chars+0x8e>
 8008404:	682b      	ldr	r3, [r5, #0]
 8008406:	781b      	ldrb	r3, [r3, #0]
 8008408:	f813 3009 	ldrb.w	r3, [r3, r9]
 800840c:	071b      	lsls	r3, r3, #28
 800840e:	d41a      	bmi.n	8008446 <_scanf_chars+0x8e>
 8008410:	6823      	ldr	r3, [r4, #0]
 8008412:	06da      	lsls	r2, r3, #27
 8008414:	bf5e      	ittt	pl
 8008416:	682b      	ldrpl	r3, [r5, #0]
 8008418:	781b      	ldrbpl	r3, [r3, #0]
 800841a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800841e:	682a      	ldr	r2, [r5, #0]
 8008420:	686b      	ldr	r3, [r5, #4]
 8008422:	3201      	adds	r2, #1
 8008424:	602a      	str	r2, [r5, #0]
 8008426:	68a2      	ldr	r2, [r4, #8]
 8008428:	3b01      	subs	r3, #1
 800842a:	3a01      	subs	r2, #1
 800842c:	606b      	str	r3, [r5, #4]
 800842e:	3701      	adds	r7, #1
 8008430:	60a2      	str	r2, [r4, #8]
 8008432:	b142      	cbz	r2, 8008446 <_scanf_chars+0x8e>
 8008434:	2b00      	cmp	r3, #0
 8008436:	dcd7      	bgt.n	80083e8 <_scanf_chars+0x30>
 8008438:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800843c:	4629      	mov	r1, r5
 800843e:	4640      	mov	r0, r8
 8008440:	4798      	blx	r3
 8008442:	2800      	cmp	r0, #0
 8008444:	d0d0      	beq.n	80083e8 <_scanf_chars+0x30>
 8008446:	6823      	ldr	r3, [r4, #0]
 8008448:	f013 0310 	ands.w	r3, r3, #16
 800844c:	d105      	bne.n	800845a <_scanf_chars+0xa2>
 800844e:	68e2      	ldr	r2, [r4, #12]
 8008450:	3201      	adds	r2, #1
 8008452:	60e2      	str	r2, [r4, #12]
 8008454:	69a2      	ldr	r2, [r4, #24]
 8008456:	b102      	cbz	r2, 800845a <_scanf_chars+0xa2>
 8008458:	7033      	strb	r3, [r6, #0]
 800845a:	6923      	ldr	r3, [r4, #16]
 800845c:	443b      	add	r3, r7
 800845e:	6123      	str	r3, [r4, #16]
 8008460:	2000      	movs	r0, #0
 8008462:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008466:	bf00      	nop
 8008468:	0800954d 	.word	0x0800954d

0800846c <_scanf_i>:
 800846c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008470:	4698      	mov	r8, r3
 8008472:	4b76      	ldr	r3, [pc, #472]	; (800864c <_scanf_i+0x1e0>)
 8008474:	460c      	mov	r4, r1
 8008476:	4682      	mov	sl, r0
 8008478:	4616      	mov	r6, r2
 800847a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800847e:	b087      	sub	sp, #28
 8008480:	ab03      	add	r3, sp, #12
 8008482:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8008486:	4b72      	ldr	r3, [pc, #456]	; (8008650 <_scanf_i+0x1e4>)
 8008488:	69a1      	ldr	r1, [r4, #24]
 800848a:	4a72      	ldr	r2, [pc, #456]	; (8008654 <_scanf_i+0x1e8>)
 800848c:	2903      	cmp	r1, #3
 800848e:	bf18      	it	ne
 8008490:	461a      	movne	r2, r3
 8008492:	68a3      	ldr	r3, [r4, #8]
 8008494:	9201      	str	r2, [sp, #4]
 8008496:	1e5a      	subs	r2, r3, #1
 8008498:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800849c:	bf88      	it	hi
 800849e:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80084a2:	4627      	mov	r7, r4
 80084a4:	bf82      	ittt	hi
 80084a6:	eb03 0905 	addhi.w	r9, r3, r5
 80084aa:	f240 135d 	movwhi	r3, #349	; 0x15d
 80084ae:	60a3      	strhi	r3, [r4, #8]
 80084b0:	f857 3b1c 	ldr.w	r3, [r7], #28
 80084b4:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80084b8:	bf98      	it	ls
 80084ba:	f04f 0900 	movls.w	r9, #0
 80084be:	6023      	str	r3, [r4, #0]
 80084c0:	463d      	mov	r5, r7
 80084c2:	f04f 0b00 	mov.w	fp, #0
 80084c6:	6831      	ldr	r1, [r6, #0]
 80084c8:	ab03      	add	r3, sp, #12
 80084ca:	7809      	ldrb	r1, [r1, #0]
 80084cc:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80084d0:	2202      	movs	r2, #2
 80084d2:	f7f7 fe8d 	bl	80001f0 <memchr>
 80084d6:	b328      	cbz	r0, 8008524 <_scanf_i+0xb8>
 80084d8:	f1bb 0f01 	cmp.w	fp, #1
 80084dc:	d159      	bne.n	8008592 <_scanf_i+0x126>
 80084de:	6862      	ldr	r2, [r4, #4]
 80084e0:	b92a      	cbnz	r2, 80084ee <_scanf_i+0x82>
 80084e2:	6822      	ldr	r2, [r4, #0]
 80084e4:	2308      	movs	r3, #8
 80084e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80084ea:	6063      	str	r3, [r4, #4]
 80084ec:	6022      	str	r2, [r4, #0]
 80084ee:	6822      	ldr	r2, [r4, #0]
 80084f0:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80084f4:	6022      	str	r2, [r4, #0]
 80084f6:	68a2      	ldr	r2, [r4, #8]
 80084f8:	1e51      	subs	r1, r2, #1
 80084fa:	60a1      	str	r1, [r4, #8]
 80084fc:	b192      	cbz	r2, 8008524 <_scanf_i+0xb8>
 80084fe:	6832      	ldr	r2, [r6, #0]
 8008500:	1c51      	adds	r1, r2, #1
 8008502:	6031      	str	r1, [r6, #0]
 8008504:	7812      	ldrb	r2, [r2, #0]
 8008506:	f805 2b01 	strb.w	r2, [r5], #1
 800850a:	6872      	ldr	r2, [r6, #4]
 800850c:	3a01      	subs	r2, #1
 800850e:	2a00      	cmp	r2, #0
 8008510:	6072      	str	r2, [r6, #4]
 8008512:	dc07      	bgt.n	8008524 <_scanf_i+0xb8>
 8008514:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8008518:	4631      	mov	r1, r6
 800851a:	4650      	mov	r0, sl
 800851c:	4790      	blx	r2
 800851e:	2800      	cmp	r0, #0
 8008520:	f040 8085 	bne.w	800862e <_scanf_i+0x1c2>
 8008524:	f10b 0b01 	add.w	fp, fp, #1
 8008528:	f1bb 0f03 	cmp.w	fp, #3
 800852c:	d1cb      	bne.n	80084c6 <_scanf_i+0x5a>
 800852e:	6863      	ldr	r3, [r4, #4]
 8008530:	b90b      	cbnz	r3, 8008536 <_scanf_i+0xca>
 8008532:	230a      	movs	r3, #10
 8008534:	6063      	str	r3, [r4, #4]
 8008536:	6863      	ldr	r3, [r4, #4]
 8008538:	4947      	ldr	r1, [pc, #284]	; (8008658 <_scanf_i+0x1ec>)
 800853a:	6960      	ldr	r0, [r4, #20]
 800853c:	1ac9      	subs	r1, r1, r3
 800853e:	f000 f8af 	bl	80086a0 <__sccl>
 8008542:	f04f 0b00 	mov.w	fp, #0
 8008546:	68a3      	ldr	r3, [r4, #8]
 8008548:	6822      	ldr	r2, [r4, #0]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d03d      	beq.n	80085ca <_scanf_i+0x15e>
 800854e:	6831      	ldr	r1, [r6, #0]
 8008550:	6960      	ldr	r0, [r4, #20]
 8008552:	f891 c000 	ldrb.w	ip, [r1]
 8008556:	f810 000c 	ldrb.w	r0, [r0, ip]
 800855a:	2800      	cmp	r0, #0
 800855c:	d035      	beq.n	80085ca <_scanf_i+0x15e>
 800855e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8008562:	d124      	bne.n	80085ae <_scanf_i+0x142>
 8008564:	0510      	lsls	r0, r2, #20
 8008566:	d522      	bpl.n	80085ae <_scanf_i+0x142>
 8008568:	f10b 0b01 	add.w	fp, fp, #1
 800856c:	f1b9 0f00 	cmp.w	r9, #0
 8008570:	d003      	beq.n	800857a <_scanf_i+0x10e>
 8008572:	3301      	adds	r3, #1
 8008574:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8008578:	60a3      	str	r3, [r4, #8]
 800857a:	6873      	ldr	r3, [r6, #4]
 800857c:	3b01      	subs	r3, #1
 800857e:	2b00      	cmp	r3, #0
 8008580:	6073      	str	r3, [r6, #4]
 8008582:	dd1b      	ble.n	80085bc <_scanf_i+0x150>
 8008584:	6833      	ldr	r3, [r6, #0]
 8008586:	3301      	adds	r3, #1
 8008588:	6033      	str	r3, [r6, #0]
 800858a:	68a3      	ldr	r3, [r4, #8]
 800858c:	3b01      	subs	r3, #1
 800858e:	60a3      	str	r3, [r4, #8]
 8008590:	e7d9      	b.n	8008546 <_scanf_i+0xda>
 8008592:	f1bb 0f02 	cmp.w	fp, #2
 8008596:	d1ae      	bne.n	80084f6 <_scanf_i+0x8a>
 8008598:	6822      	ldr	r2, [r4, #0]
 800859a:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800859e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80085a2:	d1bf      	bne.n	8008524 <_scanf_i+0xb8>
 80085a4:	2310      	movs	r3, #16
 80085a6:	6063      	str	r3, [r4, #4]
 80085a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80085ac:	e7a2      	b.n	80084f4 <_scanf_i+0x88>
 80085ae:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80085b2:	6022      	str	r2, [r4, #0]
 80085b4:	780b      	ldrb	r3, [r1, #0]
 80085b6:	f805 3b01 	strb.w	r3, [r5], #1
 80085ba:	e7de      	b.n	800857a <_scanf_i+0x10e>
 80085bc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80085c0:	4631      	mov	r1, r6
 80085c2:	4650      	mov	r0, sl
 80085c4:	4798      	blx	r3
 80085c6:	2800      	cmp	r0, #0
 80085c8:	d0df      	beq.n	800858a <_scanf_i+0x11e>
 80085ca:	6823      	ldr	r3, [r4, #0]
 80085cc:	05db      	lsls	r3, r3, #23
 80085ce:	d50d      	bpl.n	80085ec <_scanf_i+0x180>
 80085d0:	42bd      	cmp	r5, r7
 80085d2:	d909      	bls.n	80085e8 <_scanf_i+0x17c>
 80085d4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80085d8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80085dc:	4632      	mov	r2, r6
 80085de:	4650      	mov	r0, sl
 80085e0:	4798      	blx	r3
 80085e2:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 80085e6:	464d      	mov	r5, r9
 80085e8:	42bd      	cmp	r5, r7
 80085ea:	d02d      	beq.n	8008648 <_scanf_i+0x1dc>
 80085ec:	6822      	ldr	r2, [r4, #0]
 80085ee:	f012 0210 	ands.w	r2, r2, #16
 80085f2:	d113      	bne.n	800861c <_scanf_i+0x1b0>
 80085f4:	702a      	strb	r2, [r5, #0]
 80085f6:	6863      	ldr	r3, [r4, #4]
 80085f8:	9e01      	ldr	r6, [sp, #4]
 80085fa:	4639      	mov	r1, r7
 80085fc:	4650      	mov	r0, sl
 80085fe:	47b0      	blx	r6
 8008600:	6821      	ldr	r1, [r4, #0]
 8008602:	f8d8 3000 	ldr.w	r3, [r8]
 8008606:	f011 0f20 	tst.w	r1, #32
 800860a:	d013      	beq.n	8008634 <_scanf_i+0x1c8>
 800860c:	1d1a      	adds	r2, r3, #4
 800860e:	f8c8 2000 	str.w	r2, [r8]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	6018      	str	r0, [r3, #0]
 8008616:	68e3      	ldr	r3, [r4, #12]
 8008618:	3301      	adds	r3, #1
 800861a:	60e3      	str	r3, [r4, #12]
 800861c:	1bed      	subs	r5, r5, r7
 800861e:	44ab      	add	fp, r5
 8008620:	6925      	ldr	r5, [r4, #16]
 8008622:	445d      	add	r5, fp
 8008624:	6125      	str	r5, [r4, #16]
 8008626:	2000      	movs	r0, #0
 8008628:	b007      	add	sp, #28
 800862a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800862e:	f04f 0b00 	mov.w	fp, #0
 8008632:	e7ca      	b.n	80085ca <_scanf_i+0x15e>
 8008634:	1d1a      	adds	r2, r3, #4
 8008636:	f8c8 2000 	str.w	r2, [r8]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	f011 0f01 	tst.w	r1, #1
 8008640:	bf14      	ite	ne
 8008642:	8018      	strhne	r0, [r3, #0]
 8008644:	6018      	streq	r0, [r3, #0]
 8008646:	e7e6      	b.n	8008616 <_scanf_i+0x1aa>
 8008648:	2001      	movs	r0, #1
 800864a:	e7ed      	b.n	8008628 <_scanf_i+0x1bc>
 800864c:	08009260 	.word	0x08009260
 8008650:	080087f5 	.word	0x080087f5
 8008654:	080074d1 	.word	0x080074d1
 8008658:	08009699 	.word	0x08009699

0800865c <_read_r>:
 800865c:	b538      	push	{r3, r4, r5, lr}
 800865e:	4d07      	ldr	r5, [pc, #28]	; (800867c <_read_r+0x20>)
 8008660:	4604      	mov	r4, r0
 8008662:	4608      	mov	r0, r1
 8008664:	4611      	mov	r1, r2
 8008666:	2200      	movs	r2, #0
 8008668:	602a      	str	r2, [r5, #0]
 800866a:	461a      	mov	r2, r3
 800866c:	f7fa fd22 	bl	80030b4 <_read>
 8008670:	1c43      	adds	r3, r0, #1
 8008672:	d102      	bne.n	800867a <_read_r+0x1e>
 8008674:	682b      	ldr	r3, [r5, #0]
 8008676:	b103      	cbz	r3, 800867a <_read_r+0x1e>
 8008678:	6023      	str	r3, [r4, #0]
 800867a:	bd38      	pop	{r3, r4, r5, pc}
 800867c:	20000420 	.word	0x20000420

08008680 <_sbrk_r>:
 8008680:	b538      	push	{r3, r4, r5, lr}
 8008682:	4d06      	ldr	r5, [pc, #24]	; (800869c <_sbrk_r+0x1c>)
 8008684:	2300      	movs	r3, #0
 8008686:	4604      	mov	r4, r0
 8008688:	4608      	mov	r0, r1
 800868a:	602b      	str	r3, [r5, #0]
 800868c:	f7fa fd80 	bl	8003190 <_sbrk>
 8008690:	1c43      	adds	r3, r0, #1
 8008692:	d102      	bne.n	800869a <_sbrk_r+0x1a>
 8008694:	682b      	ldr	r3, [r5, #0]
 8008696:	b103      	cbz	r3, 800869a <_sbrk_r+0x1a>
 8008698:	6023      	str	r3, [r4, #0]
 800869a:	bd38      	pop	{r3, r4, r5, pc}
 800869c:	20000420 	.word	0x20000420

080086a0 <__sccl>:
 80086a0:	b570      	push	{r4, r5, r6, lr}
 80086a2:	780b      	ldrb	r3, [r1, #0]
 80086a4:	4604      	mov	r4, r0
 80086a6:	2b5e      	cmp	r3, #94	; 0x5e
 80086a8:	bf0b      	itete	eq
 80086aa:	784b      	ldrbeq	r3, [r1, #1]
 80086ac:	1c48      	addne	r0, r1, #1
 80086ae:	1c88      	addeq	r0, r1, #2
 80086b0:	2200      	movne	r2, #0
 80086b2:	bf08      	it	eq
 80086b4:	2201      	moveq	r2, #1
 80086b6:	1e61      	subs	r1, r4, #1
 80086b8:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 80086bc:	f801 2f01 	strb.w	r2, [r1, #1]!
 80086c0:	42a9      	cmp	r1, r5
 80086c2:	d1fb      	bne.n	80086bc <__sccl+0x1c>
 80086c4:	b90b      	cbnz	r3, 80086ca <__sccl+0x2a>
 80086c6:	3801      	subs	r0, #1
 80086c8:	bd70      	pop	{r4, r5, r6, pc}
 80086ca:	f082 0201 	eor.w	r2, r2, #1
 80086ce:	54e2      	strb	r2, [r4, r3]
 80086d0:	4605      	mov	r5, r0
 80086d2:	4628      	mov	r0, r5
 80086d4:	f810 1b01 	ldrb.w	r1, [r0], #1
 80086d8:	292d      	cmp	r1, #45	; 0x2d
 80086da:	d006      	beq.n	80086ea <__sccl+0x4a>
 80086dc:	295d      	cmp	r1, #93	; 0x5d
 80086de:	d0f3      	beq.n	80086c8 <__sccl+0x28>
 80086e0:	b909      	cbnz	r1, 80086e6 <__sccl+0x46>
 80086e2:	4628      	mov	r0, r5
 80086e4:	e7f0      	b.n	80086c8 <__sccl+0x28>
 80086e6:	460b      	mov	r3, r1
 80086e8:	e7f1      	b.n	80086ce <__sccl+0x2e>
 80086ea:	786e      	ldrb	r6, [r5, #1]
 80086ec:	2e5d      	cmp	r6, #93	; 0x5d
 80086ee:	d0fa      	beq.n	80086e6 <__sccl+0x46>
 80086f0:	42b3      	cmp	r3, r6
 80086f2:	dcf8      	bgt.n	80086e6 <__sccl+0x46>
 80086f4:	3502      	adds	r5, #2
 80086f6:	4619      	mov	r1, r3
 80086f8:	3101      	adds	r1, #1
 80086fa:	428e      	cmp	r6, r1
 80086fc:	5462      	strb	r2, [r4, r1]
 80086fe:	dcfb      	bgt.n	80086f8 <__sccl+0x58>
 8008700:	1af1      	subs	r1, r6, r3
 8008702:	3901      	subs	r1, #1
 8008704:	1c58      	adds	r0, r3, #1
 8008706:	42b3      	cmp	r3, r6
 8008708:	bfa8      	it	ge
 800870a:	2100      	movge	r1, #0
 800870c:	1843      	adds	r3, r0, r1
 800870e:	e7e0      	b.n	80086d2 <__sccl+0x32>

08008710 <_strtoul_l.constprop.0>:
 8008710:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008714:	4f36      	ldr	r7, [pc, #216]	; (80087f0 <_strtoul_l.constprop.0+0xe0>)
 8008716:	4686      	mov	lr, r0
 8008718:	460d      	mov	r5, r1
 800871a:	4628      	mov	r0, r5
 800871c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008720:	5de6      	ldrb	r6, [r4, r7]
 8008722:	f016 0608 	ands.w	r6, r6, #8
 8008726:	d1f8      	bne.n	800871a <_strtoul_l.constprop.0+0xa>
 8008728:	2c2d      	cmp	r4, #45	; 0x2d
 800872a:	d12f      	bne.n	800878c <_strtoul_l.constprop.0+0x7c>
 800872c:	782c      	ldrb	r4, [r5, #0]
 800872e:	2601      	movs	r6, #1
 8008730:	1c85      	adds	r5, r0, #2
 8008732:	2b00      	cmp	r3, #0
 8008734:	d057      	beq.n	80087e6 <_strtoul_l.constprop.0+0xd6>
 8008736:	2b10      	cmp	r3, #16
 8008738:	d109      	bne.n	800874e <_strtoul_l.constprop.0+0x3e>
 800873a:	2c30      	cmp	r4, #48	; 0x30
 800873c:	d107      	bne.n	800874e <_strtoul_l.constprop.0+0x3e>
 800873e:	7828      	ldrb	r0, [r5, #0]
 8008740:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8008744:	2858      	cmp	r0, #88	; 0x58
 8008746:	d149      	bne.n	80087dc <_strtoul_l.constprop.0+0xcc>
 8008748:	786c      	ldrb	r4, [r5, #1]
 800874a:	2310      	movs	r3, #16
 800874c:	3502      	adds	r5, #2
 800874e:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8008752:	2700      	movs	r7, #0
 8008754:	fbb8 f8f3 	udiv	r8, r8, r3
 8008758:	fb03 f908 	mul.w	r9, r3, r8
 800875c:	ea6f 0909 	mvn.w	r9, r9
 8008760:	4638      	mov	r0, r7
 8008762:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008766:	f1bc 0f09 	cmp.w	ip, #9
 800876a:	d814      	bhi.n	8008796 <_strtoul_l.constprop.0+0x86>
 800876c:	4664      	mov	r4, ip
 800876e:	42a3      	cmp	r3, r4
 8008770:	dd22      	ble.n	80087b8 <_strtoul_l.constprop.0+0xa8>
 8008772:	2f00      	cmp	r7, #0
 8008774:	db1d      	blt.n	80087b2 <_strtoul_l.constprop.0+0xa2>
 8008776:	4580      	cmp	r8, r0
 8008778:	d31b      	bcc.n	80087b2 <_strtoul_l.constprop.0+0xa2>
 800877a:	d101      	bne.n	8008780 <_strtoul_l.constprop.0+0x70>
 800877c:	45a1      	cmp	r9, r4
 800877e:	db18      	blt.n	80087b2 <_strtoul_l.constprop.0+0xa2>
 8008780:	fb00 4003 	mla	r0, r0, r3, r4
 8008784:	2701      	movs	r7, #1
 8008786:	f815 4b01 	ldrb.w	r4, [r5], #1
 800878a:	e7ea      	b.n	8008762 <_strtoul_l.constprop.0+0x52>
 800878c:	2c2b      	cmp	r4, #43	; 0x2b
 800878e:	bf04      	itt	eq
 8008790:	782c      	ldrbeq	r4, [r5, #0]
 8008792:	1c85      	addeq	r5, r0, #2
 8008794:	e7cd      	b.n	8008732 <_strtoul_l.constprop.0+0x22>
 8008796:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800879a:	f1bc 0f19 	cmp.w	ip, #25
 800879e:	d801      	bhi.n	80087a4 <_strtoul_l.constprop.0+0x94>
 80087a0:	3c37      	subs	r4, #55	; 0x37
 80087a2:	e7e4      	b.n	800876e <_strtoul_l.constprop.0+0x5e>
 80087a4:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80087a8:	f1bc 0f19 	cmp.w	ip, #25
 80087ac:	d804      	bhi.n	80087b8 <_strtoul_l.constprop.0+0xa8>
 80087ae:	3c57      	subs	r4, #87	; 0x57
 80087b0:	e7dd      	b.n	800876e <_strtoul_l.constprop.0+0x5e>
 80087b2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80087b6:	e7e6      	b.n	8008786 <_strtoul_l.constprop.0+0x76>
 80087b8:	2f00      	cmp	r7, #0
 80087ba:	da07      	bge.n	80087cc <_strtoul_l.constprop.0+0xbc>
 80087bc:	2322      	movs	r3, #34	; 0x22
 80087be:	f8ce 3000 	str.w	r3, [lr]
 80087c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80087c6:	b932      	cbnz	r2, 80087d6 <_strtoul_l.constprop.0+0xc6>
 80087c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80087cc:	b106      	cbz	r6, 80087d0 <_strtoul_l.constprop.0+0xc0>
 80087ce:	4240      	negs	r0, r0
 80087d0:	2a00      	cmp	r2, #0
 80087d2:	d0f9      	beq.n	80087c8 <_strtoul_l.constprop.0+0xb8>
 80087d4:	b107      	cbz	r7, 80087d8 <_strtoul_l.constprop.0+0xc8>
 80087d6:	1e69      	subs	r1, r5, #1
 80087d8:	6011      	str	r1, [r2, #0]
 80087da:	e7f5      	b.n	80087c8 <_strtoul_l.constprop.0+0xb8>
 80087dc:	2430      	movs	r4, #48	; 0x30
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d1b5      	bne.n	800874e <_strtoul_l.constprop.0+0x3e>
 80087e2:	2308      	movs	r3, #8
 80087e4:	e7b3      	b.n	800874e <_strtoul_l.constprop.0+0x3e>
 80087e6:	2c30      	cmp	r4, #48	; 0x30
 80087e8:	d0a9      	beq.n	800873e <_strtoul_l.constprop.0+0x2e>
 80087ea:	230a      	movs	r3, #10
 80087ec:	e7af      	b.n	800874e <_strtoul_l.constprop.0+0x3e>
 80087ee:	bf00      	nop
 80087f0:	0800954d 	.word	0x0800954d

080087f4 <_strtoul_r>:
 80087f4:	f7ff bf8c 	b.w	8008710 <_strtoul_l.constprop.0>

080087f8 <__submore>:
 80087f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087fc:	460c      	mov	r4, r1
 80087fe:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8008800:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008804:	4299      	cmp	r1, r3
 8008806:	d11d      	bne.n	8008844 <__submore+0x4c>
 8008808:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800880c:	f7fe ff44 	bl	8007698 <_malloc_r>
 8008810:	b918      	cbnz	r0, 800881a <__submore+0x22>
 8008812:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008816:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800881a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800881e:	63a3      	str	r3, [r4, #56]	; 0x38
 8008820:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8008824:	6360      	str	r0, [r4, #52]	; 0x34
 8008826:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800882a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800882e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8008832:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008836:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800883a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800883e:	6020      	str	r0, [r4, #0]
 8008840:	2000      	movs	r0, #0
 8008842:	e7e8      	b.n	8008816 <__submore+0x1e>
 8008844:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8008846:	0077      	lsls	r7, r6, #1
 8008848:	463a      	mov	r2, r7
 800884a:	f000 fb1d 	bl	8008e88 <_realloc_r>
 800884e:	4605      	mov	r5, r0
 8008850:	2800      	cmp	r0, #0
 8008852:	d0de      	beq.n	8008812 <__submore+0x1a>
 8008854:	eb00 0806 	add.w	r8, r0, r6
 8008858:	4601      	mov	r1, r0
 800885a:	4632      	mov	r2, r6
 800885c:	4640      	mov	r0, r8
 800885e:	f7fe fc95 	bl	800718c <memcpy>
 8008862:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8008866:	f8c4 8000 	str.w	r8, [r4]
 800886a:	e7e9      	b.n	8008840 <__submore+0x48>

0800886c <__swbuf_r>:
 800886c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800886e:	460e      	mov	r6, r1
 8008870:	4614      	mov	r4, r2
 8008872:	4605      	mov	r5, r0
 8008874:	b118      	cbz	r0, 800887e <__swbuf_r+0x12>
 8008876:	6983      	ldr	r3, [r0, #24]
 8008878:	b90b      	cbnz	r3, 800887e <__swbuf_r+0x12>
 800887a:	f000 f9d9 	bl	8008c30 <__sinit>
 800887e:	4b21      	ldr	r3, [pc, #132]	; (8008904 <__swbuf_r+0x98>)
 8008880:	429c      	cmp	r4, r3
 8008882:	d12b      	bne.n	80088dc <__swbuf_r+0x70>
 8008884:	686c      	ldr	r4, [r5, #4]
 8008886:	69a3      	ldr	r3, [r4, #24]
 8008888:	60a3      	str	r3, [r4, #8]
 800888a:	89a3      	ldrh	r3, [r4, #12]
 800888c:	071a      	lsls	r2, r3, #28
 800888e:	d52f      	bpl.n	80088f0 <__swbuf_r+0x84>
 8008890:	6923      	ldr	r3, [r4, #16]
 8008892:	b36b      	cbz	r3, 80088f0 <__swbuf_r+0x84>
 8008894:	6923      	ldr	r3, [r4, #16]
 8008896:	6820      	ldr	r0, [r4, #0]
 8008898:	1ac0      	subs	r0, r0, r3
 800889a:	6963      	ldr	r3, [r4, #20]
 800889c:	b2f6      	uxtb	r6, r6
 800889e:	4283      	cmp	r3, r0
 80088a0:	4637      	mov	r7, r6
 80088a2:	dc04      	bgt.n	80088ae <__swbuf_r+0x42>
 80088a4:	4621      	mov	r1, r4
 80088a6:	4628      	mov	r0, r5
 80088a8:	f000 f92e 	bl	8008b08 <_fflush_r>
 80088ac:	bb30      	cbnz	r0, 80088fc <__swbuf_r+0x90>
 80088ae:	68a3      	ldr	r3, [r4, #8]
 80088b0:	3b01      	subs	r3, #1
 80088b2:	60a3      	str	r3, [r4, #8]
 80088b4:	6823      	ldr	r3, [r4, #0]
 80088b6:	1c5a      	adds	r2, r3, #1
 80088b8:	6022      	str	r2, [r4, #0]
 80088ba:	701e      	strb	r6, [r3, #0]
 80088bc:	6963      	ldr	r3, [r4, #20]
 80088be:	3001      	adds	r0, #1
 80088c0:	4283      	cmp	r3, r0
 80088c2:	d004      	beq.n	80088ce <__swbuf_r+0x62>
 80088c4:	89a3      	ldrh	r3, [r4, #12]
 80088c6:	07db      	lsls	r3, r3, #31
 80088c8:	d506      	bpl.n	80088d8 <__swbuf_r+0x6c>
 80088ca:	2e0a      	cmp	r6, #10
 80088cc:	d104      	bne.n	80088d8 <__swbuf_r+0x6c>
 80088ce:	4621      	mov	r1, r4
 80088d0:	4628      	mov	r0, r5
 80088d2:	f000 f919 	bl	8008b08 <_fflush_r>
 80088d6:	b988      	cbnz	r0, 80088fc <__swbuf_r+0x90>
 80088d8:	4638      	mov	r0, r7
 80088da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088dc:	4b0a      	ldr	r3, [pc, #40]	; (8008908 <__swbuf_r+0x9c>)
 80088de:	429c      	cmp	r4, r3
 80088e0:	d101      	bne.n	80088e6 <__swbuf_r+0x7a>
 80088e2:	68ac      	ldr	r4, [r5, #8]
 80088e4:	e7cf      	b.n	8008886 <__swbuf_r+0x1a>
 80088e6:	4b09      	ldr	r3, [pc, #36]	; (800890c <__swbuf_r+0xa0>)
 80088e8:	429c      	cmp	r4, r3
 80088ea:	bf08      	it	eq
 80088ec:	68ec      	ldreq	r4, [r5, #12]
 80088ee:	e7ca      	b.n	8008886 <__swbuf_r+0x1a>
 80088f0:	4621      	mov	r1, r4
 80088f2:	4628      	mov	r0, r5
 80088f4:	f000 f80c 	bl	8008910 <__swsetup_r>
 80088f8:	2800      	cmp	r0, #0
 80088fa:	d0cb      	beq.n	8008894 <__swbuf_r+0x28>
 80088fc:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008900:	e7ea      	b.n	80088d8 <__swbuf_r+0x6c>
 8008902:	bf00      	nop
 8008904:	080096bc 	.word	0x080096bc
 8008908:	080096dc 	.word	0x080096dc
 800890c:	0800969c 	.word	0x0800969c

08008910 <__swsetup_r>:
 8008910:	4b32      	ldr	r3, [pc, #200]	; (80089dc <__swsetup_r+0xcc>)
 8008912:	b570      	push	{r4, r5, r6, lr}
 8008914:	681d      	ldr	r5, [r3, #0]
 8008916:	4606      	mov	r6, r0
 8008918:	460c      	mov	r4, r1
 800891a:	b125      	cbz	r5, 8008926 <__swsetup_r+0x16>
 800891c:	69ab      	ldr	r3, [r5, #24]
 800891e:	b913      	cbnz	r3, 8008926 <__swsetup_r+0x16>
 8008920:	4628      	mov	r0, r5
 8008922:	f000 f985 	bl	8008c30 <__sinit>
 8008926:	4b2e      	ldr	r3, [pc, #184]	; (80089e0 <__swsetup_r+0xd0>)
 8008928:	429c      	cmp	r4, r3
 800892a:	d10f      	bne.n	800894c <__swsetup_r+0x3c>
 800892c:	686c      	ldr	r4, [r5, #4]
 800892e:	89a3      	ldrh	r3, [r4, #12]
 8008930:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008934:	0719      	lsls	r1, r3, #28
 8008936:	d42c      	bmi.n	8008992 <__swsetup_r+0x82>
 8008938:	06dd      	lsls	r5, r3, #27
 800893a:	d411      	bmi.n	8008960 <__swsetup_r+0x50>
 800893c:	2309      	movs	r3, #9
 800893e:	6033      	str	r3, [r6, #0]
 8008940:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008944:	81a3      	strh	r3, [r4, #12]
 8008946:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800894a:	e03e      	b.n	80089ca <__swsetup_r+0xba>
 800894c:	4b25      	ldr	r3, [pc, #148]	; (80089e4 <__swsetup_r+0xd4>)
 800894e:	429c      	cmp	r4, r3
 8008950:	d101      	bne.n	8008956 <__swsetup_r+0x46>
 8008952:	68ac      	ldr	r4, [r5, #8]
 8008954:	e7eb      	b.n	800892e <__swsetup_r+0x1e>
 8008956:	4b24      	ldr	r3, [pc, #144]	; (80089e8 <__swsetup_r+0xd8>)
 8008958:	429c      	cmp	r4, r3
 800895a:	bf08      	it	eq
 800895c:	68ec      	ldreq	r4, [r5, #12]
 800895e:	e7e6      	b.n	800892e <__swsetup_r+0x1e>
 8008960:	0758      	lsls	r0, r3, #29
 8008962:	d512      	bpl.n	800898a <__swsetup_r+0x7a>
 8008964:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008966:	b141      	cbz	r1, 800897a <__swsetup_r+0x6a>
 8008968:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800896c:	4299      	cmp	r1, r3
 800896e:	d002      	beq.n	8008976 <__swsetup_r+0x66>
 8008970:	4630      	mov	r0, r6
 8008972:	f7fe fe25 	bl	80075c0 <_free_r>
 8008976:	2300      	movs	r3, #0
 8008978:	6363      	str	r3, [r4, #52]	; 0x34
 800897a:	89a3      	ldrh	r3, [r4, #12]
 800897c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008980:	81a3      	strh	r3, [r4, #12]
 8008982:	2300      	movs	r3, #0
 8008984:	6063      	str	r3, [r4, #4]
 8008986:	6923      	ldr	r3, [r4, #16]
 8008988:	6023      	str	r3, [r4, #0]
 800898a:	89a3      	ldrh	r3, [r4, #12]
 800898c:	f043 0308 	orr.w	r3, r3, #8
 8008990:	81a3      	strh	r3, [r4, #12]
 8008992:	6923      	ldr	r3, [r4, #16]
 8008994:	b94b      	cbnz	r3, 80089aa <__swsetup_r+0x9a>
 8008996:	89a3      	ldrh	r3, [r4, #12]
 8008998:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800899c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80089a0:	d003      	beq.n	80089aa <__swsetup_r+0x9a>
 80089a2:	4621      	mov	r1, r4
 80089a4:	4630      	mov	r0, r6
 80089a6:	f000 fa09 	bl	8008dbc <__smakebuf_r>
 80089aa:	89a0      	ldrh	r0, [r4, #12]
 80089ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80089b0:	f010 0301 	ands.w	r3, r0, #1
 80089b4:	d00a      	beq.n	80089cc <__swsetup_r+0xbc>
 80089b6:	2300      	movs	r3, #0
 80089b8:	60a3      	str	r3, [r4, #8]
 80089ba:	6963      	ldr	r3, [r4, #20]
 80089bc:	425b      	negs	r3, r3
 80089be:	61a3      	str	r3, [r4, #24]
 80089c0:	6923      	ldr	r3, [r4, #16]
 80089c2:	b943      	cbnz	r3, 80089d6 <__swsetup_r+0xc6>
 80089c4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80089c8:	d1ba      	bne.n	8008940 <__swsetup_r+0x30>
 80089ca:	bd70      	pop	{r4, r5, r6, pc}
 80089cc:	0781      	lsls	r1, r0, #30
 80089ce:	bf58      	it	pl
 80089d0:	6963      	ldrpl	r3, [r4, #20]
 80089d2:	60a3      	str	r3, [r4, #8]
 80089d4:	e7f4      	b.n	80089c0 <__swsetup_r+0xb0>
 80089d6:	2000      	movs	r0, #0
 80089d8:	e7f7      	b.n	80089ca <__swsetup_r+0xba>
 80089da:	bf00      	nop
 80089dc:	20000104 	.word	0x20000104
 80089e0:	080096bc 	.word	0x080096bc
 80089e4:	080096dc 	.word	0x080096dc
 80089e8:	0800969c 	.word	0x0800969c

080089ec <abort>:
 80089ec:	b508      	push	{r3, lr}
 80089ee:	2006      	movs	r0, #6
 80089f0:	f000 faa2 	bl	8008f38 <raise>
 80089f4:	2001      	movs	r0, #1
 80089f6:	f7fa fb53 	bl	80030a0 <_exit>
	...

080089fc <__sflush_r>:
 80089fc:	898a      	ldrh	r2, [r1, #12]
 80089fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a02:	4605      	mov	r5, r0
 8008a04:	0710      	lsls	r0, r2, #28
 8008a06:	460c      	mov	r4, r1
 8008a08:	d458      	bmi.n	8008abc <__sflush_r+0xc0>
 8008a0a:	684b      	ldr	r3, [r1, #4]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	dc05      	bgt.n	8008a1c <__sflush_r+0x20>
 8008a10:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	dc02      	bgt.n	8008a1c <__sflush_r+0x20>
 8008a16:	2000      	movs	r0, #0
 8008a18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a1c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008a1e:	2e00      	cmp	r6, #0
 8008a20:	d0f9      	beq.n	8008a16 <__sflush_r+0x1a>
 8008a22:	2300      	movs	r3, #0
 8008a24:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008a28:	682f      	ldr	r7, [r5, #0]
 8008a2a:	602b      	str	r3, [r5, #0]
 8008a2c:	d032      	beq.n	8008a94 <__sflush_r+0x98>
 8008a2e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008a30:	89a3      	ldrh	r3, [r4, #12]
 8008a32:	075a      	lsls	r2, r3, #29
 8008a34:	d505      	bpl.n	8008a42 <__sflush_r+0x46>
 8008a36:	6863      	ldr	r3, [r4, #4]
 8008a38:	1ac0      	subs	r0, r0, r3
 8008a3a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008a3c:	b10b      	cbz	r3, 8008a42 <__sflush_r+0x46>
 8008a3e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008a40:	1ac0      	subs	r0, r0, r3
 8008a42:	2300      	movs	r3, #0
 8008a44:	4602      	mov	r2, r0
 8008a46:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008a48:	6a21      	ldr	r1, [r4, #32]
 8008a4a:	4628      	mov	r0, r5
 8008a4c:	47b0      	blx	r6
 8008a4e:	1c43      	adds	r3, r0, #1
 8008a50:	89a3      	ldrh	r3, [r4, #12]
 8008a52:	d106      	bne.n	8008a62 <__sflush_r+0x66>
 8008a54:	6829      	ldr	r1, [r5, #0]
 8008a56:	291d      	cmp	r1, #29
 8008a58:	d82c      	bhi.n	8008ab4 <__sflush_r+0xb8>
 8008a5a:	4a2a      	ldr	r2, [pc, #168]	; (8008b04 <__sflush_r+0x108>)
 8008a5c:	40ca      	lsrs	r2, r1
 8008a5e:	07d6      	lsls	r6, r2, #31
 8008a60:	d528      	bpl.n	8008ab4 <__sflush_r+0xb8>
 8008a62:	2200      	movs	r2, #0
 8008a64:	6062      	str	r2, [r4, #4]
 8008a66:	04d9      	lsls	r1, r3, #19
 8008a68:	6922      	ldr	r2, [r4, #16]
 8008a6a:	6022      	str	r2, [r4, #0]
 8008a6c:	d504      	bpl.n	8008a78 <__sflush_r+0x7c>
 8008a6e:	1c42      	adds	r2, r0, #1
 8008a70:	d101      	bne.n	8008a76 <__sflush_r+0x7a>
 8008a72:	682b      	ldr	r3, [r5, #0]
 8008a74:	b903      	cbnz	r3, 8008a78 <__sflush_r+0x7c>
 8008a76:	6560      	str	r0, [r4, #84]	; 0x54
 8008a78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008a7a:	602f      	str	r7, [r5, #0]
 8008a7c:	2900      	cmp	r1, #0
 8008a7e:	d0ca      	beq.n	8008a16 <__sflush_r+0x1a>
 8008a80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008a84:	4299      	cmp	r1, r3
 8008a86:	d002      	beq.n	8008a8e <__sflush_r+0x92>
 8008a88:	4628      	mov	r0, r5
 8008a8a:	f7fe fd99 	bl	80075c0 <_free_r>
 8008a8e:	2000      	movs	r0, #0
 8008a90:	6360      	str	r0, [r4, #52]	; 0x34
 8008a92:	e7c1      	b.n	8008a18 <__sflush_r+0x1c>
 8008a94:	6a21      	ldr	r1, [r4, #32]
 8008a96:	2301      	movs	r3, #1
 8008a98:	4628      	mov	r0, r5
 8008a9a:	47b0      	blx	r6
 8008a9c:	1c41      	adds	r1, r0, #1
 8008a9e:	d1c7      	bne.n	8008a30 <__sflush_r+0x34>
 8008aa0:	682b      	ldr	r3, [r5, #0]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d0c4      	beq.n	8008a30 <__sflush_r+0x34>
 8008aa6:	2b1d      	cmp	r3, #29
 8008aa8:	d001      	beq.n	8008aae <__sflush_r+0xb2>
 8008aaa:	2b16      	cmp	r3, #22
 8008aac:	d101      	bne.n	8008ab2 <__sflush_r+0xb6>
 8008aae:	602f      	str	r7, [r5, #0]
 8008ab0:	e7b1      	b.n	8008a16 <__sflush_r+0x1a>
 8008ab2:	89a3      	ldrh	r3, [r4, #12]
 8008ab4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ab8:	81a3      	strh	r3, [r4, #12]
 8008aba:	e7ad      	b.n	8008a18 <__sflush_r+0x1c>
 8008abc:	690f      	ldr	r7, [r1, #16]
 8008abe:	2f00      	cmp	r7, #0
 8008ac0:	d0a9      	beq.n	8008a16 <__sflush_r+0x1a>
 8008ac2:	0793      	lsls	r3, r2, #30
 8008ac4:	680e      	ldr	r6, [r1, #0]
 8008ac6:	bf08      	it	eq
 8008ac8:	694b      	ldreq	r3, [r1, #20]
 8008aca:	600f      	str	r7, [r1, #0]
 8008acc:	bf18      	it	ne
 8008ace:	2300      	movne	r3, #0
 8008ad0:	eba6 0807 	sub.w	r8, r6, r7
 8008ad4:	608b      	str	r3, [r1, #8]
 8008ad6:	f1b8 0f00 	cmp.w	r8, #0
 8008ada:	dd9c      	ble.n	8008a16 <__sflush_r+0x1a>
 8008adc:	6a21      	ldr	r1, [r4, #32]
 8008ade:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008ae0:	4643      	mov	r3, r8
 8008ae2:	463a      	mov	r2, r7
 8008ae4:	4628      	mov	r0, r5
 8008ae6:	47b0      	blx	r6
 8008ae8:	2800      	cmp	r0, #0
 8008aea:	dc06      	bgt.n	8008afa <__sflush_r+0xfe>
 8008aec:	89a3      	ldrh	r3, [r4, #12]
 8008aee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008af2:	81a3      	strh	r3, [r4, #12]
 8008af4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008af8:	e78e      	b.n	8008a18 <__sflush_r+0x1c>
 8008afa:	4407      	add	r7, r0
 8008afc:	eba8 0800 	sub.w	r8, r8, r0
 8008b00:	e7e9      	b.n	8008ad6 <__sflush_r+0xda>
 8008b02:	bf00      	nop
 8008b04:	20400001 	.word	0x20400001

08008b08 <_fflush_r>:
 8008b08:	b538      	push	{r3, r4, r5, lr}
 8008b0a:	690b      	ldr	r3, [r1, #16]
 8008b0c:	4605      	mov	r5, r0
 8008b0e:	460c      	mov	r4, r1
 8008b10:	b913      	cbnz	r3, 8008b18 <_fflush_r+0x10>
 8008b12:	2500      	movs	r5, #0
 8008b14:	4628      	mov	r0, r5
 8008b16:	bd38      	pop	{r3, r4, r5, pc}
 8008b18:	b118      	cbz	r0, 8008b22 <_fflush_r+0x1a>
 8008b1a:	6983      	ldr	r3, [r0, #24]
 8008b1c:	b90b      	cbnz	r3, 8008b22 <_fflush_r+0x1a>
 8008b1e:	f000 f887 	bl	8008c30 <__sinit>
 8008b22:	4b14      	ldr	r3, [pc, #80]	; (8008b74 <_fflush_r+0x6c>)
 8008b24:	429c      	cmp	r4, r3
 8008b26:	d11b      	bne.n	8008b60 <_fflush_r+0x58>
 8008b28:	686c      	ldr	r4, [r5, #4]
 8008b2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d0ef      	beq.n	8008b12 <_fflush_r+0xa>
 8008b32:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008b34:	07d0      	lsls	r0, r2, #31
 8008b36:	d404      	bmi.n	8008b42 <_fflush_r+0x3a>
 8008b38:	0599      	lsls	r1, r3, #22
 8008b3a:	d402      	bmi.n	8008b42 <_fflush_r+0x3a>
 8008b3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008b3e:	f000 f915 	bl	8008d6c <__retarget_lock_acquire_recursive>
 8008b42:	4628      	mov	r0, r5
 8008b44:	4621      	mov	r1, r4
 8008b46:	f7ff ff59 	bl	80089fc <__sflush_r>
 8008b4a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008b4c:	07da      	lsls	r2, r3, #31
 8008b4e:	4605      	mov	r5, r0
 8008b50:	d4e0      	bmi.n	8008b14 <_fflush_r+0xc>
 8008b52:	89a3      	ldrh	r3, [r4, #12]
 8008b54:	059b      	lsls	r3, r3, #22
 8008b56:	d4dd      	bmi.n	8008b14 <_fflush_r+0xc>
 8008b58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008b5a:	f000 f908 	bl	8008d6e <__retarget_lock_release_recursive>
 8008b5e:	e7d9      	b.n	8008b14 <_fflush_r+0xc>
 8008b60:	4b05      	ldr	r3, [pc, #20]	; (8008b78 <_fflush_r+0x70>)
 8008b62:	429c      	cmp	r4, r3
 8008b64:	d101      	bne.n	8008b6a <_fflush_r+0x62>
 8008b66:	68ac      	ldr	r4, [r5, #8]
 8008b68:	e7df      	b.n	8008b2a <_fflush_r+0x22>
 8008b6a:	4b04      	ldr	r3, [pc, #16]	; (8008b7c <_fflush_r+0x74>)
 8008b6c:	429c      	cmp	r4, r3
 8008b6e:	bf08      	it	eq
 8008b70:	68ec      	ldreq	r4, [r5, #12]
 8008b72:	e7da      	b.n	8008b2a <_fflush_r+0x22>
 8008b74:	080096bc 	.word	0x080096bc
 8008b78:	080096dc 	.word	0x080096dc
 8008b7c:	0800969c 	.word	0x0800969c

08008b80 <std>:
 8008b80:	2300      	movs	r3, #0
 8008b82:	b510      	push	{r4, lr}
 8008b84:	4604      	mov	r4, r0
 8008b86:	e9c0 3300 	strd	r3, r3, [r0]
 8008b8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008b8e:	6083      	str	r3, [r0, #8]
 8008b90:	8181      	strh	r1, [r0, #12]
 8008b92:	6643      	str	r3, [r0, #100]	; 0x64
 8008b94:	81c2      	strh	r2, [r0, #14]
 8008b96:	6183      	str	r3, [r0, #24]
 8008b98:	4619      	mov	r1, r3
 8008b9a:	2208      	movs	r2, #8
 8008b9c:	305c      	adds	r0, #92	; 0x5c
 8008b9e:	f7fe fb03 	bl	80071a8 <memset>
 8008ba2:	4b05      	ldr	r3, [pc, #20]	; (8008bb8 <std+0x38>)
 8008ba4:	6263      	str	r3, [r4, #36]	; 0x24
 8008ba6:	4b05      	ldr	r3, [pc, #20]	; (8008bbc <std+0x3c>)
 8008ba8:	62a3      	str	r3, [r4, #40]	; 0x28
 8008baa:	4b05      	ldr	r3, [pc, #20]	; (8008bc0 <std+0x40>)
 8008bac:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008bae:	4b05      	ldr	r3, [pc, #20]	; (8008bc4 <std+0x44>)
 8008bb0:	6224      	str	r4, [r4, #32]
 8008bb2:	6323      	str	r3, [r4, #48]	; 0x30
 8008bb4:	bd10      	pop	{r4, pc}
 8008bb6:	bf00      	nop
 8008bb8:	08007251 	.word	0x08007251
 8008bbc:	08007277 	.word	0x08007277
 8008bc0:	080072af 	.word	0x080072af
 8008bc4:	080072d3 	.word	0x080072d3

08008bc8 <_cleanup_r>:
 8008bc8:	4901      	ldr	r1, [pc, #4]	; (8008bd0 <_cleanup_r+0x8>)
 8008bca:	f000 b8af 	b.w	8008d2c <_fwalk_reent>
 8008bce:	bf00      	nop
 8008bd0:	08008b09 	.word	0x08008b09

08008bd4 <__sfmoreglue>:
 8008bd4:	b570      	push	{r4, r5, r6, lr}
 8008bd6:	2268      	movs	r2, #104	; 0x68
 8008bd8:	1e4d      	subs	r5, r1, #1
 8008bda:	4355      	muls	r5, r2
 8008bdc:	460e      	mov	r6, r1
 8008bde:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008be2:	f7fe fd59 	bl	8007698 <_malloc_r>
 8008be6:	4604      	mov	r4, r0
 8008be8:	b140      	cbz	r0, 8008bfc <__sfmoreglue+0x28>
 8008bea:	2100      	movs	r1, #0
 8008bec:	e9c0 1600 	strd	r1, r6, [r0]
 8008bf0:	300c      	adds	r0, #12
 8008bf2:	60a0      	str	r0, [r4, #8]
 8008bf4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008bf8:	f7fe fad6 	bl	80071a8 <memset>
 8008bfc:	4620      	mov	r0, r4
 8008bfe:	bd70      	pop	{r4, r5, r6, pc}

08008c00 <__sfp_lock_acquire>:
 8008c00:	4801      	ldr	r0, [pc, #4]	; (8008c08 <__sfp_lock_acquire+0x8>)
 8008c02:	f000 b8b3 	b.w	8008d6c <__retarget_lock_acquire_recursive>
 8008c06:	bf00      	nop
 8008c08:	20000425 	.word	0x20000425

08008c0c <__sfp_lock_release>:
 8008c0c:	4801      	ldr	r0, [pc, #4]	; (8008c14 <__sfp_lock_release+0x8>)
 8008c0e:	f000 b8ae 	b.w	8008d6e <__retarget_lock_release_recursive>
 8008c12:	bf00      	nop
 8008c14:	20000425 	.word	0x20000425

08008c18 <__sinit_lock_acquire>:
 8008c18:	4801      	ldr	r0, [pc, #4]	; (8008c20 <__sinit_lock_acquire+0x8>)
 8008c1a:	f000 b8a7 	b.w	8008d6c <__retarget_lock_acquire_recursive>
 8008c1e:	bf00      	nop
 8008c20:	20000426 	.word	0x20000426

08008c24 <__sinit_lock_release>:
 8008c24:	4801      	ldr	r0, [pc, #4]	; (8008c2c <__sinit_lock_release+0x8>)
 8008c26:	f000 b8a2 	b.w	8008d6e <__retarget_lock_release_recursive>
 8008c2a:	bf00      	nop
 8008c2c:	20000426 	.word	0x20000426

08008c30 <__sinit>:
 8008c30:	b510      	push	{r4, lr}
 8008c32:	4604      	mov	r4, r0
 8008c34:	f7ff fff0 	bl	8008c18 <__sinit_lock_acquire>
 8008c38:	69a3      	ldr	r3, [r4, #24]
 8008c3a:	b11b      	cbz	r3, 8008c44 <__sinit+0x14>
 8008c3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c40:	f7ff bff0 	b.w	8008c24 <__sinit_lock_release>
 8008c44:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008c48:	6523      	str	r3, [r4, #80]	; 0x50
 8008c4a:	4b13      	ldr	r3, [pc, #76]	; (8008c98 <__sinit+0x68>)
 8008c4c:	4a13      	ldr	r2, [pc, #76]	; (8008c9c <__sinit+0x6c>)
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	62a2      	str	r2, [r4, #40]	; 0x28
 8008c52:	42a3      	cmp	r3, r4
 8008c54:	bf04      	itt	eq
 8008c56:	2301      	moveq	r3, #1
 8008c58:	61a3      	streq	r3, [r4, #24]
 8008c5a:	4620      	mov	r0, r4
 8008c5c:	f000 f820 	bl	8008ca0 <__sfp>
 8008c60:	6060      	str	r0, [r4, #4]
 8008c62:	4620      	mov	r0, r4
 8008c64:	f000 f81c 	bl	8008ca0 <__sfp>
 8008c68:	60a0      	str	r0, [r4, #8]
 8008c6a:	4620      	mov	r0, r4
 8008c6c:	f000 f818 	bl	8008ca0 <__sfp>
 8008c70:	2200      	movs	r2, #0
 8008c72:	60e0      	str	r0, [r4, #12]
 8008c74:	2104      	movs	r1, #4
 8008c76:	6860      	ldr	r0, [r4, #4]
 8008c78:	f7ff ff82 	bl	8008b80 <std>
 8008c7c:	68a0      	ldr	r0, [r4, #8]
 8008c7e:	2201      	movs	r2, #1
 8008c80:	2109      	movs	r1, #9
 8008c82:	f7ff ff7d 	bl	8008b80 <std>
 8008c86:	68e0      	ldr	r0, [r4, #12]
 8008c88:	2202      	movs	r2, #2
 8008c8a:	2112      	movs	r1, #18
 8008c8c:	f7ff ff78 	bl	8008b80 <std>
 8008c90:	2301      	movs	r3, #1
 8008c92:	61a3      	str	r3, [r4, #24]
 8008c94:	e7d2      	b.n	8008c3c <__sinit+0xc>
 8008c96:	bf00      	nop
 8008c98:	08009498 	.word	0x08009498
 8008c9c:	08008bc9 	.word	0x08008bc9

08008ca0 <__sfp>:
 8008ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ca2:	4607      	mov	r7, r0
 8008ca4:	f7ff ffac 	bl	8008c00 <__sfp_lock_acquire>
 8008ca8:	4b1e      	ldr	r3, [pc, #120]	; (8008d24 <__sfp+0x84>)
 8008caa:	681e      	ldr	r6, [r3, #0]
 8008cac:	69b3      	ldr	r3, [r6, #24]
 8008cae:	b913      	cbnz	r3, 8008cb6 <__sfp+0x16>
 8008cb0:	4630      	mov	r0, r6
 8008cb2:	f7ff ffbd 	bl	8008c30 <__sinit>
 8008cb6:	3648      	adds	r6, #72	; 0x48
 8008cb8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008cbc:	3b01      	subs	r3, #1
 8008cbe:	d503      	bpl.n	8008cc8 <__sfp+0x28>
 8008cc0:	6833      	ldr	r3, [r6, #0]
 8008cc2:	b30b      	cbz	r3, 8008d08 <__sfp+0x68>
 8008cc4:	6836      	ldr	r6, [r6, #0]
 8008cc6:	e7f7      	b.n	8008cb8 <__sfp+0x18>
 8008cc8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008ccc:	b9d5      	cbnz	r5, 8008d04 <__sfp+0x64>
 8008cce:	4b16      	ldr	r3, [pc, #88]	; (8008d28 <__sfp+0x88>)
 8008cd0:	60e3      	str	r3, [r4, #12]
 8008cd2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008cd6:	6665      	str	r5, [r4, #100]	; 0x64
 8008cd8:	f000 f847 	bl	8008d6a <__retarget_lock_init_recursive>
 8008cdc:	f7ff ff96 	bl	8008c0c <__sfp_lock_release>
 8008ce0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008ce4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008ce8:	6025      	str	r5, [r4, #0]
 8008cea:	61a5      	str	r5, [r4, #24]
 8008cec:	2208      	movs	r2, #8
 8008cee:	4629      	mov	r1, r5
 8008cf0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008cf4:	f7fe fa58 	bl	80071a8 <memset>
 8008cf8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008cfc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008d00:	4620      	mov	r0, r4
 8008d02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d04:	3468      	adds	r4, #104	; 0x68
 8008d06:	e7d9      	b.n	8008cbc <__sfp+0x1c>
 8008d08:	2104      	movs	r1, #4
 8008d0a:	4638      	mov	r0, r7
 8008d0c:	f7ff ff62 	bl	8008bd4 <__sfmoreglue>
 8008d10:	4604      	mov	r4, r0
 8008d12:	6030      	str	r0, [r6, #0]
 8008d14:	2800      	cmp	r0, #0
 8008d16:	d1d5      	bne.n	8008cc4 <__sfp+0x24>
 8008d18:	f7ff ff78 	bl	8008c0c <__sfp_lock_release>
 8008d1c:	230c      	movs	r3, #12
 8008d1e:	603b      	str	r3, [r7, #0]
 8008d20:	e7ee      	b.n	8008d00 <__sfp+0x60>
 8008d22:	bf00      	nop
 8008d24:	08009498 	.word	0x08009498
 8008d28:	ffff0001 	.word	0xffff0001

08008d2c <_fwalk_reent>:
 8008d2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d30:	4606      	mov	r6, r0
 8008d32:	4688      	mov	r8, r1
 8008d34:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008d38:	2700      	movs	r7, #0
 8008d3a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008d3e:	f1b9 0901 	subs.w	r9, r9, #1
 8008d42:	d505      	bpl.n	8008d50 <_fwalk_reent+0x24>
 8008d44:	6824      	ldr	r4, [r4, #0]
 8008d46:	2c00      	cmp	r4, #0
 8008d48:	d1f7      	bne.n	8008d3a <_fwalk_reent+0xe>
 8008d4a:	4638      	mov	r0, r7
 8008d4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d50:	89ab      	ldrh	r3, [r5, #12]
 8008d52:	2b01      	cmp	r3, #1
 8008d54:	d907      	bls.n	8008d66 <_fwalk_reent+0x3a>
 8008d56:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008d5a:	3301      	adds	r3, #1
 8008d5c:	d003      	beq.n	8008d66 <_fwalk_reent+0x3a>
 8008d5e:	4629      	mov	r1, r5
 8008d60:	4630      	mov	r0, r6
 8008d62:	47c0      	blx	r8
 8008d64:	4307      	orrs	r7, r0
 8008d66:	3568      	adds	r5, #104	; 0x68
 8008d68:	e7e9      	b.n	8008d3e <_fwalk_reent+0x12>

08008d6a <__retarget_lock_init_recursive>:
 8008d6a:	4770      	bx	lr

08008d6c <__retarget_lock_acquire_recursive>:
 8008d6c:	4770      	bx	lr

08008d6e <__retarget_lock_release_recursive>:
 8008d6e:	4770      	bx	lr

08008d70 <__swhatbuf_r>:
 8008d70:	b570      	push	{r4, r5, r6, lr}
 8008d72:	460e      	mov	r6, r1
 8008d74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d78:	2900      	cmp	r1, #0
 8008d7a:	b096      	sub	sp, #88	; 0x58
 8008d7c:	4614      	mov	r4, r2
 8008d7e:	461d      	mov	r5, r3
 8008d80:	da08      	bge.n	8008d94 <__swhatbuf_r+0x24>
 8008d82:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008d86:	2200      	movs	r2, #0
 8008d88:	602a      	str	r2, [r5, #0]
 8008d8a:	061a      	lsls	r2, r3, #24
 8008d8c:	d410      	bmi.n	8008db0 <__swhatbuf_r+0x40>
 8008d8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008d92:	e00e      	b.n	8008db2 <__swhatbuf_r+0x42>
 8008d94:	466a      	mov	r2, sp
 8008d96:	f000 f8eb 	bl	8008f70 <_fstat_r>
 8008d9a:	2800      	cmp	r0, #0
 8008d9c:	dbf1      	blt.n	8008d82 <__swhatbuf_r+0x12>
 8008d9e:	9a01      	ldr	r2, [sp, #4]
 8008da0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008da4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008da8:	425a      	negs	r2, r3
 8008daa:	415a      	adcs	r2, r3
 8008dac:	602a      	str	r2, [r5, #0]
 8008dae:	e7ee      	b.n	8008d8e <__swhatbuf_r+0x1e>
 8008db0:	2340      	movs	r3, #64	; 0x40
 8008db2:	2000      	movs	r0, #0
 8008db4:	6023      	str	r3, [r4, #0]
 8008db6:	b016      	add	sp, #88	; 0x58
 8008db8:	bd70      	pop	{r4, r5, r6, pc}
	...

08008dbc <__smakebuf_r>:
 8008dbc:	898b      	ldrh	r3, [r1, #12]
 8008dbe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008dc0:	079d      	lsls	r5, r3, #30
 8008dc2:	4606      	mov	r6, r0
 8008dc4:	460c      	mov	r4, r1
 8008dc6:	d507      	bpl.n	8008dd8 <__smakebuf_r+0x1c>
 8008dc8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008dcc:	6023      	str	r3, [r4, #0]
 8008dce:	6123      	str	r3, [r4, #16]
 8008dd0:	2301      	movs	r3, #1
 8008dd2:	6163      	str	r3, [r4, #20]
 8008dd4:	b002      	add	sp, #8
 8008dd6:	bd70      	pop	{r4, r5, r6, pc}
 8008dd8:	ab01      	add	r3, sp, #4
 8008dda:	466a      	mov	r2, sp
 8008ddc:	f7ff ffc8 	bl	8008d70 <__swhatbuf_r>
 8008de0:	9900      	ldr	r1, [sp, #0]
 8008de2:	4605      	mov	r5, r0
 8008de4:	4630      	mov	r0, r6
 8008de6:	f7fe fc57 	bl	8007698 <_malloc_r>
 8008dea:	b948      	cbnz	r0, 8008e00 <__smakebuf_r+0x44>
 8008dec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008df0:	059a      	lsls	r2, r3, #22
 8008df2:	d4ef      	bmi.n	8008dd4 <__smakebuf_r+0x18>
 8008df4:	f023 0303 	bic.w	r3, r3, #3
 8008df8:	f043 0302 	orr.w	r3, r3, #2
 8008dfc:	81a3      	strh	r3, [r4, #12]
 8008dfe:	e7e3      	b.n	8008dc8 <__smakebuf_r+0xc>
 8008e00:	4b0d      	ldr	r3, [pc, #52]	; (8008e38 <__smakebuf_r+0x7c>)
 8008e02:	62b3      	str	r3, [r6, #40]	; 0x28
 8008e04:	89a3      	ldrh	r3, [r4, #12]
 8008e06:	6020      	str	r0, [r4, #0]
 8008e08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008e0c:	81a3      	strh	r3, [r4, #12]
 8008e0e:	9b00      	ldr	r3, [sp, #0]
 8008e10:	6163      	str	r3, [r4, #20]
 8008e12:	9b01      	ldr	r3, [sp, #4]
 8008e14:	6120      	str	r0, [r4, #16]
 8008e16:	b15b      	cbz	r3, 8008e30 <__smakebuf_r+0x74>
 8008e18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e1c:	4630      	mov	r0, r6
 8008e1e:	f000 f8b9 	bl	8008f94 <_isatty_r>
 8008e22:	b128      	cbz	r0, 8008e30 <__smakebuf_r+0x74>
 8008e24:	89a3      	ldrh	r3, [r4, #12]
 8008e26:	f023 0303 	bic.w	r3, r3, #3
 8008e2a:	f043 0301 	orr.w	r3, r3, #1
 8008e2e:	81a3      	strh	r3, [r4, #12]
 8008e30:	89a0      	ldrh	r0, [r4, #12]
 8008e32:	4305      	orrs	r5, r0
 8008e34:	81a5      	strh	r5, [r4, #12]
 8008e36:	e7cd      	b.n	8008dd4 <__smakebuf_r+0x18>
 8008e38:	08008bc9 	.word	0x08008bc9

08008e3c <memmove>:
 8008e3c:	4288      	cmp	r0, r1
 8008e3e:	b510      	push	{r4, lr}
 8008e40:	eb01 0402 	add.w	r4, r1, r2
 8008e44:	d902      	bls.n	8008e4c <memmove+0x10>
 8008e46:	4284      	cmp	r4, r0
 8008e48:	4623      	mov	r3, r4
 8008e4a:	d807      	bhi.n	8008e5c <memmove+0x20>
 8008e4c:	1e43      	subs	r3, r0, #1
 8008e4e:	42a1      	cmp	r1, r4
 8008e50:	d008      	beq.n	8008e64 <memmove+0x28>
 8008e52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008e56:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008e5a:	e7f8      	b.n	8008e4e <memmove+0x12>
 8008e5c:	4402      	add	r2, r0
 8008e5e:	4601      	mov	r1, r0
 8008e60:	428a      	cmp	r2, r1
 8008e62:	d100      	bne.n	8008e66 <memmove+0x2a>
 8008e64:	bd10      	pop	{r4, pc}
 8008e66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008e6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008e6e:	e7f7      	b.n	8008e60 <memmove+0x24>

08008e70 <__malloc_lock>:
 8008e70:	4801      	ldr	r0, [pc, #4]	; (8008e78 <__malloc_lock+0x8>)
 8008e72:	f7ff bf7b 	b.w	8008d6c <__retarget_lock_acquire_recursive>
 8008e76:	bf00      	nop
 8008e78:	20000424 	.word	0x20000424

08008e7c <__malloc_unlock>:
 8008e7c:	4801      	ldr	r0, [pc, #4]	; (8008e84 <__malloc_unlock+0x8>)
 8008e7e:	f7ff bf76 	b.w	8008d6e <__retarget_lock_release_recursive>
 8008e82:	bf00      	nop
 8008e84:	20000424 	.word	0x20000424

08008e88 <_realloc_r>:
 8008e88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e8c:	4680      	mov	r8, r0
 8008e8e:	4614      	mov	r4, r2
 8008e90:	460e      	mov	r6, r1
 8008e92:	b921      	cbnz	r1, 8008e9e <_realloc_r+0x16>
 8008e94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e98:	4611      	mov	r1, r2
 8008e9a:	f7fe bbfd 	b.w	8007698 <_malloc_r>
 8008e9e:	b92a      	cbnz	r2, 8008eac <_realloc_r+0x24>
 8008ea0:	f7fe fb8e 	bl	80075c0 <_free_r>
 8008ea4:	4625      	mov	r5, r4
 8008ea6:	4628      	mov	r0, r5
 8008ea8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008eac:	f000 f882 	bl	8008fb4 <_malloc_usable_size_r>
 8008eb0:	4284      	cmp	r4, r0
 8008eb2:	4607      	mov	r7, r0
 8008eb4:	d802      	bhi.n	8008ebc <_realloc_r+0x34>
 8008eb6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008eba:	d812      	bhi.n	8008ee2 <_realloc_r+0x5a>
 8008ebc:	4621      	mov	r1, r4
 8008ebe:	4640      	mov	r0, r8
 8008ec0:	f7fe fbea 	bl	8007698 <_malloc_r>
 8008ec4:	4605      	mov	r5, r0
 8008ec6:	2800      	cmp	r0, #0
 8008ec8:	d0ed      	beq.n	8008ea6 <_realloc_r+0x1e>
 8008eca:	42bc      	cmp	r4, r7
 8008ecc:	4622      	mov	r2, r4
 8008ece:	4631      	mov	r1, r6
 8008ed0:	bf28      	it	cs
 8008ed2:	463a      	movcs	r2, r7
 8008ed4:	f7fe f95a 	bl	800718c <memcpy>
 8008ed8:	4631      	mov	r1, r6
 8008eda:	4640      	mov	r0, r8
 8008edc:	f7fe fb70 	bl	80075c0 <_free_r>
 8008ee0:	e7e1      	b.n	8008ea6 <_realloc_r+0x1e>
 8008ee2:	4635      	mov	r5, r6
 8008ee4:	e7df      	b.n	8008ea6 <_realloc_r+0x1e>

08008ee6 <_raise_r>:
 8008ee6:	291f      	cmp	r1, #31
 8008ee8:	b538      	push	{r3, r4, r5, lr}
 8008eea:	4604      	mov	r4, r0
 8008eec:	460d      	mov	r5, r1
 8008eee:	d904      	bls.n	8008efa <_raise_r+0x14>
 8008ef0:	2316      	movs	r3, #22
 8008ef2:	6003      	str	r3, [r0, #0]
 8008ef4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008ef8:	bd38      	pop	{r3, r4, r5, pc}
 8008efa:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008efc:	b112      	cbz	r2, 8008f04 <_raise_r+0x1e>
 8008efe:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008f02:	b94b      	cbnz	r3, 8008f18 <_raise_r+0x32>
 8008f04:	4620      	mov	r0, r4
 8008f06:	f000 f831 	bl	8008f6c <_getpid_r>
 8008f0a:	462a      	mov	r2, r5
 8008f0c:	4601      	mov	r1, r0
 8008f0e:	4620      	mov	r0, r4
 8008f10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f14:	f000 b818 	b.w	8008f48 <_kill_r>
 8008f18:	2b01      	cmp	r3, #1
 8008f1a:	d00a      	beq.n	8008f32 <_raise_r+0x4c>
 8008f1c:	1c59      	adds	r1, r3, #1
 8008f1e:	d103      	bne.n	8008f28 <_raise_r+0x42>
 8008f20:	2316      	movs	r3, #22
 8008f22:	6003      	str	r3, [r0, #0]
 8008f24:	2001      	movs	r0, #1
 8008f26:	e7e7      	b.n	8008ef8 <_raise_r+0x12>
 8008f28:	2400      	movs	r4, #0
 8008f2a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008f2e:	4628      	mov	r0, r5
 8008f30:	4798      	blx	r3
 8008f32:	2000      	movs	r0, #0
 8008f34:	e7e0      	b.n	8008ef8 <_raise_r+0x12>
	...

08008f38 <raise>:
 8008f38:	4b02      	ldr	r3, [pc, #8]	; (8008f44 <raise+0xc>)
 8008f3a:	4601      	mov	r1, r0
 8008f3c:	6818      	ldr	r0, [r3, #0]
 8008f3e:	f7ff bfd2 	b.w	8008ee6 <_raise_r>
 8008f42:	bf00      	nop
 8008f44:	20000104 	.word	0x20000104

08008f48 <_kill_r>:
 8008f48:	b538      	push	{r3, r4, r5, lr}
 8008f4a:	4d07      	ldr	r5, [pc, #28]	; (8008f68 <_kill_r+0x20>)
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	4604      	mov	r4, r0
 8008f50:	4608      	mov	r0, r1
 8008f52:	4611      	mov	r1, r2
 8008f54:	602b      	str	r3, [r5, #0]
 8008f56:	f7fa f893 	bl	8003080 <_kill>
 8008f5a:	1c43      	adds	r3, r0, #1
 8008f5c:	d102      	bne.n	8008f64 <_kill_r+0x1c>
 8008f5e:	682b      	ldr	r3, [r5, #0]
 8008f60:	b103      	cbz	r3, 8008f64 <_kill_r+0x1c>
 8008f62:	6023      	str	r3, [r4, #0]
 8008f64:	bd38      	pop	{r3, r4, r5, pc}
 8008f66:	bf00      	nop
 8008f68:	20000420 	.word	0x20000420

08008f6c <_getpid_r>:
 8008f6c:	f7fa b880 	b.w	8003070 <_getpid>

08008f70 <_fstat_r>:
 8008f70:	b538      	push	{r3, r4, r5, lr}
 8008f72:	4d07      	ldr	r5, [pc, #28]	; (8008f90 <_fstat_r+0x20>)
 8008f74:	2300      	movs	r3, #0
 8008f76:	4604      	mov	r4, r0
 8008f78:	4608      	mov	r0, r1
 8008f7a:	4611      	mov	r1, r2
 8008f7c:	602b      	str	r3, [r5, #0]
 8008f7e:	f7fa f8de 	bl	800313e <_fstat>
 8008f82:	1c43      	adds	r3, r0, #1
 8008f84:	d102      	bne.n	8008f8c <_fstat_r+0x1c>
 8008f86:	682b      	ldr	r3, [r5, #0]
 8008f88:	b103      	cbz	r3, 8008f8c <_fstat_r+0x1c>
 8008f8a:	6023      	str	r3, [r4, #0]
 8008f8c:	bd38      	pop	{r3, r4, r5, pc}
 8008f8e:	bf00      	nop
 8008f90:	20000420 	.word	0x20000420

08008f94 <_isatty_r>:
 8008f94:	b538      	push	{r3, r4, r5, lr}
 8008f96:	4d06      	ldr	r5, [pc, #24]	; (8008fb0 <_isatty_r+0x1c>)
 8008f98:	2300      	movs	r3, #0
 8008f9a:	4604      	mov	r4, r0
 8008f9c:	4608      	mov	r0, r1
 8008f9e:	602b      	str	r3, [r5, #0]
 8008fa0:	f7fa f8dd 	bl	800315e <_isatty>
 8008fa4:	1c43      	adds	r3, r0, #1
 8008fa6:	d102      	bne.n	8008fae <_isatty_r+0x1a>
 8008fa8:	682b      	ldr	r3, [r5, #0]
 8008faa:	b103      	cbz	r3, 8008fae <_isatty_r+0x1a>
 8008fac:	6023      	str	r3, [r4, #0]
 8008fae:	bd38      	pop	{r3, r4, r5, pc}
 8008fb0:	20000420 	.word	0x20000420

08008fb4 <_malloc_usable_size_r>:
 8008fb4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008fb8:	1f18      	subs	r0, r3, #4
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	bfbc      	itt	lt
 8008fbe:	580b      	ldrlt	r3, [r1, r0]
 8008fc0:	18c0      	addlt	r0, r0, r3
 8008fc2:	4770      	bx	lr

08008fc4 <_init>:
 8008fc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fc6:	bf00      	nop
 8008fc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fca:	bc08      	pop	{r3}
 8008fcc:	469e      	mov	lr, r3
 8008fce:	4770      	bx	lr

08008fd0 <_fini>:
 8008fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fd2:	bf00      	nop
 8008fd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fd6:	bc08      	pop	{r3}
 8008fd8:	469e      	mov	lr, r3
 8008fda:	4770      	bx	lr
