Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Apr 28 23:51:30 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1312 |          362 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             314 |           94 |
| Yes          | No                    | No                     |             534 |          160 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                            Enable Signal                                                            |                                                                  Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/grp_fu_114_p1[31]                                                                          |                1 |              4 |         4.00 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/sdiv_18s_16s_18_22_seq_1_U6/fn1_sdiv_18s_16s_18_22_seq_1_div_U/fn1_sdiv_18s_16s_18_22_seq_1_div_u_0/r_stage_reg_n_0_[0]      |                2 |              4 |         2.00 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                       |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_18s_16s_18_22_seq_1_U6/fn1_sdiv_18s_16s_18_22_seq_1_div_U/fn1_sdiv_18s_16s_18_22_seq_1_div_u_0/E[0]       |                                                                                                                                                   |                5 |             18 |         3.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_64ns_10ns_58_68_seq_1_U8/fn1_sdiv_64ns_10ns_58_68_seq_1_div_U/fn1_sdiv_64ns_10ns_58_68_seq_1_div_u_0/E[0] |                                                                                                                                                   |                7 |             19 |         2.71 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state60                                                                                              | bd_0_i/hls_inst/inst/val_2_reg_676[63]                                                                                                            |               10 |             20 |         2.00 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                       |                7 |             22 |         3.14 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state39                                                                                              |                                                                                                                                                   |                6 |             24 |         4.00 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0] |                8 |             25 |         3.12 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/din0_buf1[42]_i_1_n_0                                                                           |                8 |             25 |         3.12 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/din1_buf1[29]_i_1_n_0                                                                      |                8 |             26 |         3.25 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_18s_16s_18_22_seq_1_U6/fn1_sdiv_18s_16s_18_22_seq_1_div_U/start0                                          |                                                                                                                                                   |                8 |             28 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_1280                                                                                                       |                                                                                                                                                   |               12 |             31 |         2.58 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_1340                                                                                                       |                                                                                                                                                   |                6 |             32 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state5                                                                                               |                                                                                                                                                   |                9 |             41 |         4.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state60                                                                                              |                                                                                                                                                   |               13 |             43 |         3.31 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state38                                                                                              |                                                                                                                                                   |               17 |             48 |         2.82 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state61                                                                                              |                                                                                                                                                   |               15 |             48 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state37                                                                                              |                                                                                                                                                   |               28 |             64 |         2.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state66                                                                                              |                                                                                                                                                   |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_64ns_10ns_58_68_seq_1_U8/fn1_sdiv_64ns_10ns_58_68_seq_1_div_U/start0                                      |                                                                                                                                                   |               18 |             74 |         4.11 |
|  ap_clk      |                                                                                                                                     | ap_rst                                                                                                                                            |               58 |            201 |         3.47 |
|  ap_clk      |                                                                                                                                     |                                                                                                                                                   |              362 |           1350 |         3.73 |
+--------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


