MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  142.30ps 142.30ps 142.30ps 142.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  136.00ps 136.00ps 136.00ps 136.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  141.00ps 141.00ps 141.00ps 141.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  141.40ps 141.40ps 141.40ps 141.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  145.90ps 145.90ps 145.90ps 145.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  145.80ps 145.80ps 145.80ps 145.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  143.40ps 143.40ps 143.40ps 143.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  143.00ps 143.00ps 143.00ps 143.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  149.30ps 149.30ps 149.30ps 149.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  139.20ps 139.20ps 139.20ps 139.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  141.10ps 141.10ps 141.10ps 141.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  143.40ps 143.40ps 143.40ps 143.40ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  133.50ps 133.50ps 133.50ps 133.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  142.80ps 142.80ps 142.80ps 142.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  132.20ps 132.20ps 132.20ps 132.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  148.00ps 148.00ps 148.00ps 148.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  148.40ps 148.40ps 148.40ps 148.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  149.40ps 149.40ps 149.40ps 149.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  135.00ps 135.00ps 135.00ps 135.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  138.20ps 138.20ps 138.20ps 138.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  136.00ps 136.00ps 136.00ps 136.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  134.30ps 134.30ps 134.30ps 134.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  141.10ps 141.10ps 141.10ps 141.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  147.50ps 147.50ps 147.50ps 147.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  133.10ps 133.10ps 133.10ps 133.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  142.00ps 142.00ps 142.00ps 142.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  147.90ps 147.90ps 147.90ps 147.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  143.80ps 143.80ps 143.80ps 143.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  147.20ps 147.20ps 147.20ps 147.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  135.20ps 135.20ps 135.20ps 135.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  146.00ps 146.00ps 146.00ps 146.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  147.00ps 147.00ps 147.00ps 147.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  146.10ps 146.10ps 146.10ps 146.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  136.00ps 136.00ps 136.00ps 136.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  145.50ps 145.50ps 145.50ps 145.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  139.70ps 139.70ps 139.70ps 139.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  132.70ps 132.70ps 132.70ps 132.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  137.10ps 137.10ps 137.10ps 137.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  148.30ps 148.30ps 148.30ps 148.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  136.50ps 136.50ps 136.50ps 136.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  131.90ps 131.90ps 131.90ps 131.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  133.60ps 133.60ps 133.60ps 133.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  132.90ps 132.90ps 132.90ps 132.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  132.70ps 132.70ps 132.70ps 132.70ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  129.60ps 129.60ps 129.60ps 129.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  132.20ps 132.20ps 132.20ps 132.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  130.60ps 130.60ps 130.60ps 130.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  132.00ps 132.00ps 132.00ps 132.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  133.70ps 133.70ps 133.70ps 133.70ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  139.10ps 139.10ps 139.10ps 139.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  131.40ps 131.40ps 131.40ps 131.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  129.70ps 129.70ps 129.70ps 129.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  132.10ps 132.10ps 132.10ps 132.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  130.90ps 130.90ps 130.90ps 130.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  132.20ps 132.20ps 132.20ps 132.20ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  138.60ps 138.60ps 138.60ps 138.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][16]/CLK  131.30ps 131.30ps 131.30ps 131.30ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  136.20ps 136.20ps 136.20ps 136.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  131.00ps 131.00ps 131.00ps 131.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  142.20ps 142.20ps 142.20ps 142.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  126.90ps 126.90ps 126.90ps 126.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  125.60ps 125.60ps 125.60ps 125.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  124.70ps 124.70ps 124.70ps 124.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  124.20ps 124.20ps 124.20ps 124.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  126.30ps 126.30ps 126.30ps 126.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  125.60ps 125.60ps 125.60ps 125.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  126.40ps 126.40ps 126.40ps 126.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  126.30ps 126.30ps 126.30ps 126.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  125.40ps 125.40ps 125.40ps 125.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  123.40ps 123.40ps 123.40ps 123.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  133.80ps 133.80ps 133.80ps 133.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  124.00ps 124.00ps 124.00ps 124.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  123.30ps 123.30ps 123.30ps 123.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  123.00ps 123.00ps 123.00ps 123.00ps 0pf view_tc
MacroModel pin core_e_reg_reg[9]/CLK  18.50ps 18.50ps 18.50ps 18.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  122.10ps 122.10ps 122.10ps 122.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  121.80ps 121.80ps 121.80ps 121.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  121.00ps 121.00ps 121.00ps 121.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  119.00ps 119.00ps 119.00ps 119.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][17]/CLK  120.50ps 120.50ps 120.50ps 120.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  122.90ps 122.90ps 122.90ps 122.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  121.50ps 121.50ps 121.50ps 121.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  121.90ps 121.90ps 121.90ps 121.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  120.50ps 120.50ps 120.50ps 120.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  119.50ps 119.50ps 119.50ps 119.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][19]/CLK  118.70ps 118.70ps 118.70ps 118.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  122.10ps 122.10ps 122.10ps 122.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  117.60ps 117.60ps 117.60ps 117.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  119.40ps 119.40ps 119.40ps 119.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][10]/CLK  129.20ps 129.20ps 129.20ps 129.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  119.00ps 119.00ps 119.00ps 119.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  121.60ps 121.60ps 121.60ps 121.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][22]/CLK  120.40ps 120.40ps 120.40ps 120.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  114.50ps 114.50ps 114.50ps 114.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  121.20ps 121.20ps 121.20ps 121.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][0]/CLK  114.30ps 114.30ps 114.30ps 114.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  110.80ps 110.80ps 110.80ps 110.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][21]/CLK  116.30ps 116.30ps 116.30ps 116.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][24]/CLK  108.90ps 108.90ps 108.90ps 108.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][26]/CLK  113.10ps 113.10ps 113.10ps 113.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][21]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_e_reg_reg[2]/CLK  67.30ps 67.30ps 67.30ps 67.30ps 0pf view_tc
MacroModel pin core_e_reg_reg[10]/CLK  14.40ps 14.40ps 14.40ps 14.40ps 0pf view_tc
MacroModel pin core_e_reg_reg[8]/CLK  27.30ps 27.30ps 27.30ps 27.30ps 0pf view_tc
MacroModel pin core_e_reg_reg[3]/CLK  46.00ps 46.00ps 46.00ps 46.00ps 0pf view_tc
MacroModel pin core_e_reg_reg[4]/CLK  40.00ps 40.00ps 40.00ps 40.00ps 0pf view_tc
MacroModel pin core_e_reg_reg[7]/CLK  31.90ps 31.90ps 31.90ps 31.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][18]/CLK  102.80ps 102.80ps 102.80ps 102.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][23]/CLK  104.90ps 104.90ps 104.90ps 104.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][25]/CLK  101.40ps 101.40ps 101.40ps 101.40ps 0pf view_tc
MacroModel pin core_e_reg_reg[1]/CLK  80.40ps 80.40ps 80.40ps 80.40ps 0pf view_tc
MacroModel pin core_e_reg_reg[16]/CLK  10.20ps 10.20ps 10.20ps 10.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][18]/CLK  103.00ps 103.00ps 103.00ps 103.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][26]/CLK  103.10ps 103.10ps 103.10ps 103.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][24]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
