// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright 2018 - 2020 TQ Systems GmbH
 */

#include "fsl-imx8qxp.dtsi"

/ {
	model = "TQ Systems i.MX8QXP TQMa8XQPS";
	compatible = "tq,tqma8xqps", "fsl,imx8qxp";

	reg_vmmc: regulator-vmmc {
		compatible = "regulator-fixed";
		regulator-name = "MMC0_3V3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-always-on;
	};

	reg_vqmmc: regulator-vqmmc {
		compatible = "regulator-fixed";
		regulator-name = "MMC0_1V8";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		regulator-always-on;
	};

};

&iomuxc {
	pinctrl_lpuart0: lpuart0grp {
		fsl,pins = <
			SC_P_UART0_RX_ADMA_UART0_RX	0x06000020
			SC_P_UART0_TX_ADMA_UART0_TX	0x06000020
		>;
	};

	pinctrl_lpi2c1: lpi2c1grp {
		fsl,pins = <
			SC_P_MIPI_DSI0_GPIO0_00_ADMA_I2C1_SCL	0x06000020
			SC_P_MIPI_DSI0_GPIO0_01_ADMA_I2C1_SDA	0x06000020
		>;
	};

	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			SC_P_EMMC0_CLK_CONN_EMMC0_CLK		0x06000041
			SC_P_EMMC0_CMD_CONN_EMMC0_CMD		0x00000021
			SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0	0x00000021
			SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1	0x00000021
			SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2	0x00000021
			SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3	0x00000021
			SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4	0x00000021
			SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5	0x00000021
			SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6	0x00000021
			SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7	0x00000021
			SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE	0x00000041
		>;
	};

	pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
		fsl,pins = <
			SC_P_EMMC0_CLK_CONN_EMMC0_CLK		0x06000040
			SC_P_EMMC0_CMD_CONN_EMMC0_CMD		0x00000020
			SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0	0x00000020
			SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1	0x00000020
			SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2	0x00000020
			SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3	0x00000020
			SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4	0x00000020
			SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5	0x00000020
			SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6	0x00000020
			SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7	0x00000020
			SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE	0x00000040
		>;
	};

	pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
		fsl,pins = <
			SC_P_EMMC0_CLK_CONN_EMMC0_CLK		0x06000040
			SC_P_EMMC0_CMD_CONN_EMMC0_CMD		0x00000020
			SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0	0x00000020
			SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1	0x00000020
			SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2	0x00000020
			SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3	0x00000020
			SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4	0x00000020
			SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5	0x00000020
			SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6	0x00000020
			SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7	0x00000020
			SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE	0x00000040
		>;
	};

	pinctrl_usdhc2_gpio: usdhc2gpiogrp {
		fsl,pins = <
			SC_P_USDHC1_WP_LSIO_GPIO4_IO21		0x00000021
			SC_P_USDHC1_CD_B_LSIO_GPIO4_IO22	0x00000021
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			SC_P_USDHC1_CLK_CONN_USDHC1_CLK		0x06000041
			SC_P_USDHC1_CMD_CONN_USDHC1_CMD		0x00000021
			SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0	0x00000021
			SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1	0x00000021
			SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2	0x00000021
			SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3	0x00000021
			SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT	0x00000021
		>;
	};

	pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
		fsl,pins = <
			SC_P_USDHC1_CLK_CONN_USDHC1_CLK		0x06000040
			SC_P_USDHC1_CMD_CONN_USDHC1_CMD		0x00000020
			SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0	0x00000020
			SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1	0x00000020
			SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2	0x00000020
			SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3	0x00000020
			SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT	0x00000020
		>;
	};

	pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
		fsl,pins = <
			SC_P_USDHC1_CLK_CONN_USDHC1_CLK		0x06000040
			SC_P_USDHC1_CMD_CONN_USDHC1_CMD		0x00000020
			SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0	0x00000020
			SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1	0x00000020
			SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2	0x00000020
			SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3	0x00000020
			SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT	0x00000020
		>;
	};
};

&A35_0 {
	u-boot,dm-pre-reloc;
};

&i2c1 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpi2c1>;
	status = "okay";

	/* NXP SE97BTP with temperature sensor + eeprom */
	sensor0: tempsensor@19 {
		compatible = "nxp,se97", "jedec,jc-42.4-temp";
		reg = <0x19>;
		status = "okay";
	};

	eeprom0: eeprom@50 {
		compatible = "st,24c64", "atmel,24c64";
		reg = <0x50>;
		pagesize = <32>;
		status = "okay";
	};

	rtc0: rtc@51 {
		compatible = "nxp,pcf85063a";
		reg = <0x51>;
	};
};

&lpuart0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpuart0>;
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	vmmc-supply = <&reg_vmmc>;
	vqmmc-supply = <&reg_vqmmc>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
	bus-width = <4>;
	cd-gpios = <&gpio4 22 GPIO_ACTIVE_LOW>;
	wp-gpios = <&gpio4 21 GPIO_ACTIVE_HIGH>;
};