// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_rxCheckTCPchecksum (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxEng_dataBuffer1_V_dout,
        rxEng_dataBuffer1_V_empty_n,
        rxEng_dataBuffer1_V_read,
        rxEng_dataBuffer2_V_din,
        rxEng_dataBuffer2_V_full_n,
        rxEng_dataBuffer2_V_write,
        rxEng_tcpValidFifo_V_din,
        rxEng_tcpValidFifo_V_full_n,
        rxEng_tcpValidFifo_V_write,
        rxEng_metaDataFifo_V_din,
        rxEng_metaDataFifo_V_full_n,
        rxEng_metaDataFifo_V_write,
        rxEng2portTable_check_req_V_V_din,
        rxEng2portTable_check_req_V_V_full_n,
        rxEng2portTable_check_req_V_V_write,
        rxEng_tupleBuffer_V_din,
        rxEng_tupleBuffer_V_full_n,
        rxEng_tupleBuffer_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv16_3 = 16'b11;
parameter    ap_const_lv16_2 = 16'b10;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv17_0 = 17'b00000000000000000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv8_5 = 8'b101;
parameter    ap_const_lv32_44 = 32'b1000100;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_37 = 32'b110111;
parameter    ap_const_lv32_48 = 32'b1001000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv8_6 = 8'b110;
parameter    ap_const_lv8_FE = 8'b11111110;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_38 = 32'b111000;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_43 = 32'b1000011;
parameter    ap_const_lv32_41 = 32'b1000001;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_42 = 32'b1000010;
parameter    ap_const_lv32_45 = 32'b1000101;
parameter    ap_const_lv32_46 = 32'b1000110;
parameter    ap_const_lv17_1FFFF = 17'b11111111111111111;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [72:0] rxEng_dataBuffer1_V_dout;
input   rxEng_dataBuffer1_V_empty_n;
output   rxEng_dataBuffer1_V_read;
output  [72:0] rxEng_dataBuffer2_V_din;
input   rxEng_dataBuffer2_V_full_n;
output   rxEng_dataBuffer2_V_write;
output  [0:0] rxEng_tcpValidFifo_V_din;
input   rxEng_tcpValidFifo_V_full_n;
output   rxEng_tcpValidFifo_V_write;
output  [99:0] rxEng_metaDataFifo_V_din;
input   rxEng_metaDataFifo_V_full_n;
output   rxEng_metaDataFifo_V_write;
output  [15:0] rxEng2portTable_check_req_V_V_din;
input   rxEng2portTable_check_req_V_V_full_n;
output   rxEng2portTable_check_req_V_V_write;
output  [95:0] rxEng_tupleBuffer_V_din;
input   rxEng_tupleBuffer_V_full_n;
output   rxEng_tupleBuffer_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng_dataBuffer1_V_read;
reg[72:0] rxEng_dataBuffer2_V_din;
reg rxEng_dataBuffer2_V_write;
reg[0:0] rxEng_tcpValidFifo_V_din;
reg rxEng_tcpValidFifo_V_write;
reg rxEng_metaDataFifo_V_write;
reg rxEng2portTable_check_req_V_V_write;
reg rxEng_tupleBuffer_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
wire   [0:0] brmerge_fu_495_p2;
reg    ap_sig_bdd_51;
reg   [0:0] brmerge_reg_1861;
reg   [15:0] t_V_reg_1911;
reg   [0:0] tmp_114_reg_1919;
reg   [0:0] tmp_118_reg_1923;
reg   [0:0] csa_shift_load_reg_1915;
reg   [0:0] csa_wasLast_load_reg_1857;
reg   [0:0] tmp_s_reg_1936;
reg    ap_sig_bdd_101;
reg   [0:0] ap_reg_ppstg_brmerge_reg_1861_pp0_it1;
reg   [0:0] ap_reg_ppstg_csa_wasLast_load_reg_1857_pp0_it1;
reg   [0:0] csa_checkChecksum_load_reg_1847;
reg   [0:0] ap_reg_ppstg_csa_checkChecksum_load_reg_1847_pp0_it1;
reg   [2:0] csa_cc_state_V_load_reg_1932;
reg   [2:0] ap_reg_ppstg_csa_cc_state_V_load_reg_1932_pp0_it1;
reg   [0:0] tmp_122_reg_1972;
reg   [0:0] tmp_124_reg_1976;
reg   [0:0] tmp_123_reg_1980;
reg    ap_sig_bdd_161;
reg   [0:0] csa_checkChecksum = 1'b0;
reg   [15:0] csa_meta_length_V = 16'b0000000000000000;
reg   [35:0] halfWord_V = 36'b000000000000000000000000000000000000;
reg   [16:0] csa_tcp_sums_V_0 = 17'b00000000000000000;
reg   [15:0] csa_tcp_sums_V_1 = 16'b0000000000000000;
reg   [15:0] csa_tcp_sums_V_2 = 16'b0000000000000000;
reg   [15:0] csa_tcp_sums_V_3 = 16'b0000000000000000;
reg   [0:0] csa_wasLast = 1'b0;
reg   [15:0] csa_wordCount_V = 16'b0000000000000000;
reg   [7:0] csa_dataOffset_V = 8'b11111111;
reg   [0:0] csa_shift = 1'b0;
reg   [31:0] csa_sessionTuple_srcIp_V = 32'b00000000000000000000000000000000;
reg   [31:0] csa_sessionTuple_dstIp_V = 32'b00000000000000000000000000000000;
reg   [15:0] csa_sessionTuple_srcPort_V = 16'b0000000000000000;
reg   [15:0] csa_sessionTuple_dstPort_V = 16'b0000000000000000;
reg   [15:0] csa_port_V = 16'b0000000000000000;
reg   [31:0] csa_meta_seqNumb_V = 32'b00000000000000000000000000000000;
reg   [31:0] csa_meta_ackNumb_V = 32'b00000000000000000000000000000000;
reg   [0:0] csa_meta_ack_V = 1'b0;
reg   [0:0] csa_meta_rst_V = 1'b0;
reg   [0:0] csa_meta_syn_V = 1'b0;
reg   [0:0] csa_meta_fin_V = 1'b0;
reg   [15:0] csa_meta_winSize_V = 16'b0000000000000000;
reg   [2:0] csa_cc_state_V = 3'b000;
wire   [0:0] csa_checkChecksum_load_load_fu_477_p1;
reg   [15:0] tmp_length_V_reg_1851;
reg   [15:0] ap_reg_ppstg_tmp_length_V_reg_1851_pp0_it1;
wire   [0:0] csa_wasLast_load_load_fu_485_p1;
reg   [72:0] tmp85_reg_1865;
wire   [0:0] currWord_last_V_fu_501_p3;
reg   [0:0] currWord_last_V_reg_1906;
wire   [15:0] t_V_load_fu_514_p1;
wire   [0:0] csa_shift_load_load_fu_522_p1;
wire   [0:0] tmp_114_fu_616_p2;
wire   [0:0] tmp_118_fu_622_p2;
wire   [0:0] grp_fu_392_p2;
reg   [0:0] tmp_last_V_reg_1927;
wire   [2:0] csa_cc_state_V_load_load_fu_683_p1;
wire   [0:0] tmp_s_fu_723_p2;
wire   [0:0] tmp_126_fu_1045_p2;
wire   [0:0] tmp_424_fu_1051_p3;
wire   [0:0] tmp_363_1_fu_1182_p2;
wire   [0:0] tmp_434_fu_1188_p3;
wire   [0:0] tmp_363_2_fu_1305_p2;
wire   [0:0] tmp_443_fu_1311_p3;
wire   [0:0] tmp_363_3_fu_1428_p2;
wire   [0:0] tmp_452_fu_1434_p3;
wire   [0:0] tmp_122_fu_1546_p2;
wire   [0:0] grp_fu_472_p2;
wire   [0:0] ap_reg_phiprechg_tmp_125_reg_351pp0_it0;
reg   [0:0] tmp_125_phi_fu_354_p16;
wire   [15:0] ap_reg_phiprechg_csa_wordCount_V_new_reg_373pp0_it0;
reg   [15:0] csa_wordCount_V_new_phi_fu_376_p4;
wire   [15:0] tmp_131_fu_652_p2;
wire   [72:0] tmp_2_fu_985_p6;
wire   [72:0] tmp_3_fu_1752_p5;
wire   [15:0] tmp_116_fu_558_p2;
wire   [15:0] p_Result_s_133_fu_590_p3;
reg   [35:0] p_Result_47_fu_1007_p4;
wire   [35:0] p_Result_32_fu_1022_p3;
wire   [16:0] p_31_cast_fu_1101_p1;
wire   [16:0] p_30_cast_fu_1163_p1;
wire   [16:0] p_s_fu_1576_p2;
wire   [16:0] p_21_cast_fu_1616_p1;
wire   [16:0] p_19_cast_fu_1660_p1;
wire   [16:0] p_15_cast_fu_1720_p1;
wire   [15:0] tmp_438_fu_1229_p2;
wire   [15:0] tmp_433_fu_1284_p2;
wire   [15:0] tmp_408_fu_1686_p2;
wire   [15:0] tmp_447_fu_1352_p2;
wire   [15:0] tmp_442_fu_1407_p2;
wire   [15:0] tmp_456_fu_1475_p2;
wire   [15:0] tmp_451_fu_1530_p2;
wire   [0:0] tmp_132_fu_659_p2;
wire   [7:0] p_2_fu_536_p1;
wire   [7:0] tmp_117_fu_640_p2;
wire   [31:0] tmp_390_fu_954_p1;
wire   [31:0] grp_fu_418_p4;
wire   [31:0] p_Result_28_fu_846_p5;
wire   [31:0] p_Result_30_fu_900_p5;
wire   [15:0] p_Result_31_fu_820_p3;
wire   [0:0] grp_fu_384_p3;
wire   [0:0] tmp_not_fu_489_p0;
wire   [0:0] tmp_not_fu_489_p2;
wire   [3:0] p_Result_36_fu_526_p4;
wire   [5:0] tmp_115_fu_546_p3;
wire   [15:0] tmp_198_cast_fu_554_p1;
wire   [7:0] p_Result_22_fu_580_p4;
wire   [7:0] p_Result_21_fu_570_p4;
wire   [7:0] grp_fu_409_p4;
wire   [7:0] grp_fu_400_p4;
wire   [7:0] tmp_391_fu_843_p1;
wire   [7:0] p_Result_27_fu_834_p4;
wire   [7:0] p_Result_35_fu_891_p4;
wire   [7:0] p_Result_34_fu_882_p4;
wire   [7:0] p_Result_33_fu_873_p4;
wire   [7:0] p_Result_29_fu_864_p4;
wire   [3:0] p_Result_44_fu_976_p4;
wire   [3:0] grp_fu_427_p4;
wire   [31:0] tmp_416_fu_973_p1;
wire   [31:0] tmp_415_fu_969_p1;
wire   [3:0] grp_fu_436_p4;
wire   [35:0] p_Result_52_fu_999_p3;
wire   [1:0] p_Result_48_fu_1036_p4;
wire   [7:0] tmp_425_fu_1058_p1;
wire   [15:0] p_Result_51_fu_1061_p3;
wire   [16:0] tmp_129_fu_1069_p1;
wire   [16:0] tmp_130_fu_1073_p2;
wire   [0:0] tmp_426_fu_1079_p3;
wire   [15:0] tmp_428_fu_1091_p1;
wire   [15:0] tmp_427_fu_1087_p1;
wire   [15:0] tmp_429_fu_1095_p2;
wire   [7:0] tmp_419_fu_1120_p1;
wire   [7:0] p_Result_49_fu_1111_p4;
wire   [15:0] p_Result_50_fu_1123_p3;
wire   [16:0] tmp_127_fu_1131_p1;
wire   [16:0] tmp_128_fu_1135_p2;
wire   [0:0] tmp_420_fu_1141_p3;
wire   [15:0] tmp_422_fu_1153_p1;
wire   [15:0] tmp_421_fu_1149_p1;
wire   [15:0] tmp_423_fu_1157_p2;
wire   [1:0] p_Result_460_1_fu_1173_p4;
wire   [7:0] grp_fu_445_p4;
wire   [15:0] p_Result_467_1_fu_1195_p3;
wire   [16:0] extLd_fu_748_p1;
wire   [16:0] tmp_372_1_fu_1203_p1;
wire   [16:0] tmp_373_1_fu_1207_p2;
wire   [0:0] tmp_435_fu_1213_p3;
wire   [15:0] tmp_437_fu_1225_p1;
wire   [15:0] tmp_436_fu_1221_p1;
wire   [7:0] p_Result_461_1_fu_1241_p4;
wire   [15:0] p_Result_464_1_fu_1250_p3;
wire   [16:0] tmp_366_1_fu_1258_p1;
wire   [16:0] tmp_367_1_fu_1262_p2;
wire   [0:0] tmp_430_fu_1268_p3;
wire   [15:0] tmp_432_fu_1280_p1;
wire   [15:0] tmp_431_fu_1276_p1;
wire   [1:0] p_Result_460_2_fu_1296_p4;
wire   [7:0] grp_fu_454_p4;
wire   [15:0] p_Result_467_2_fu_1318_p3;
wire   [16:0] extLd1_fu_756_p1;
wire   [16:0] tmp_372_2_fu_1326_p1;
wire   [16:0] tmp_373_2_fu_1330_p2;
wire   [0:0] tmp_444_fu_1336_p3;
wire   [15:0] tmp_446_fu_1348_p1;
wire   [15:0] tmp_445_fu_1344_p1;
wire   [7:0] p_Result_461_2_fu_1364_p4;
wire   [15:0] p_Result_464_2_fu_1373_p3;
wire   [16:0] tmp_366_2_fu_1381_p1;
wire   [16:0] tmp_367_2_fu_1385_p2;
wire   [0:0] tmp_439_fu_1391_p3;
wire   [15:0] tmp_441_fu_1403_p1;
wire   [15:0] tmp_440_fu_1399_p1;
wire   [1:0] p_Result_460_3_fu_1419_p4;
wire   [7:0] grp_fu_463_p4;
wire   [15:0] p_Result_467_3_fu_1441_p3;
wire   [16:0] extLd2_fu_764_p1;
wire   [16:0] tmp_372_3_fu_1449_p1;
wire   [16:0] tmp_373_3_fu_1453_p2;
wire   [0:0] tmp_453_fu_1459_p3;
wire   [15:0] tmp_455_fu_1471_p1;
wire   [15:0] tmp_454_fu_1467_p1;
wire   [7:0] p_Result_461_3_fu_1487_p4;
wire   [15:0] p_Result_464_3_fu_1496_p3;
wire   [16:0] tmp_366_3_fu_1504_p1;
wire   [16:0] tmp_367_3_fu_1508_p2;
wire   [0:0] tmp_448_fu_1514_p3;
wire   [15:0] tmp_450_fu_1526_p1;
wire   [15:0] tmp_449_fu_1522_p1;
wire   [15:0] tmp_413_fu_1542_p1;
wire   [16:0] tmp_121_fu_1588_p2;
wire   [0:0] tmp_409_fu_1594_p3;
wire   [15:0] tmp_411_fu_1606_p1;
wire   [15:0] tmp_410_fu_1602_p1;
wire   [15:0] tmp_412_fu_1610_p2;
wire   [16:0] tmp_119_fu_1626_p2;
wire   [0:0] tmp_401_fu_1638_p3;
wire   [15:0] tmp_403_fu_1650_p1;
wire   [15:0] tmp_402_fu_1646_p1;
wire   [15:0] tmp_404_fu_1654_p2;
wire   [16:0] tmp_120_fu_1632_p2;
wire   [0:0] tmp_405_fu_1670_p3;
wire   [15:0] tmp_407_fu_1682_p1;
wire   [15:0] tmp_406_fu_1678_p1;
wire   [0:0] tmp_397_fu_1698_p3;
wire   [15:0] tmp_399_fu_1710_p1;
wire   [15:0] tmp_398_fu_1706_p1;
wire   [15:0] tmp_400_fu_1714_p2;
wire   [31:0] tmp_396_fu_1748_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_1205;
reg    ap_sig_bdd_339;
reg    ap_sig_bdd_373;
reg    ap_sig_bdd_168;
reg    ap_sig_bdd_1214;
reg    ap_sig_bdd_1216;
reg    ap_sig_bdd_349;
reg    ap_sig_bdd_389;
reg    ap_sig_bdd_393;
reg    ap_sig_bdd_294;
reg    ap_sig_bdd_399;
reg    ap_sig_bdd_404;
reg    ap_sig_bdd_409;
reg    ap_sig_bdd_413;
reg    ap_sig_bdd_352;
reg    ap_sig_bdd_420;
reg    ap_sig_bdd_424;
reg    ap_sig_bdd_432;
reg    ap_sig_bdd_436;
reg    ap_sig_bdd_443;
reg    ap_sig_bdd_447;
reg    ap_sig_bdd_255;
reg    ap_sig_bdd_455;
reg    ap_sig_bdd_1243;
reg    ap_sig_bdd_1242;
reg    ap_sig_bdd_86;
reg    ap_sig_bdd_89;
reg    ap_sig_bdd_98;
reg    ap_sig_bdd_1251;
reg    ap_sig_bdd_1253;
reg    ap_sig_bdd_1250;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_1205) begin
        if ((ap_const_lv3_0 == csa_cc_state_V_load_load_fu_683_p1)) begin
            csa_cc_state_V <= ap_const_lv3_1;
        end else if ((csa_cc_state_V_load_load_fu_683_p1 == ap_const_lv3_1)) begin
            csa_cc_state_V <= ap_const_lv3_2;
        end else if ((csa_cc_state_V_load_load_fu_683_p1 == ap_const_lv3_2)) begin
            csa_cc_state_V <= ap_const_lv3_3;
        end else if ((csa_cc_state_V_load_load_fu_683_p1 == ap_const_lv3_3)) begin
            csa_cc_state_V <= ap_const_lv3_4;
        end else if ((ap_const_lv3_4 == csa_cc_state_V_load_load_fu_683_p1)) begin
            csa_cc_state_V <= ap_const_lv3_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_168) begin
        if (ap_sig_bdd_373) begin
            csa_checkChecksum <= ap_const_lv1_0;
        end else if (ap_sig_bdd_339) begin
            csa_checkChecksum <= ap_const_lv1_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_349) begin
        if (ap_sig_bdd_1216) begin
            csa_dataOffset_V <= tmp_117_fu_640_p2;
        end else if (ap_sig_bdd_1214) begin
            csa_dataOffset_V <= ap_const_lv8_5;
        end else if ((ap_const_lv16_0 == t_V_load_fu_514_p1)) begin
            csa_dataOffset_V <= ap_const_lv8_FF;
        end else if ((ap_const_lv16_3 == t_V_load_fu_514_p1)) begin
            csa_dataOffset_V <= p_2_fu_536_p1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_349) begin
        if ((ap_const_lv16_1 == t_V_load_fu_514_p1)) begin
            csa_meta_length_V <= p_Result_s_133_fu_590_p3;
        end else if ((ap_const_lv16_3 == t_V_load_fu_514_p1)) begin
            csa_meta_length_V <= tmp_116_fu_558_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_349) begin
        if (ap_sig_bdd_1214) begin
            csa_shift <= ap_const_lv1_1;
        end else if ((ap_const_lv16_0 == t_V_load_fu_514_p1)) begin
            csa_shift <= ap_const_lv1_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_352) begin
        if (ap_sig_bdd_413) begin
            csa_tcp_sums_V_0 <= p_15_cast_fu_1720_p1;
        end else if (ap_sig_bdd_409) begin
            csa_tcp_sums_V_0 <= p_19_cast_fu_1660_p1;
        end else if (ap_sig_bdd_404) begin
            csa_tcp_sums_V_0 <= p_21_cast_fu_1616_p1;
        end else if (ap_sig_bdd_399) begin
            csa_tcp_sums_V_0 <= p_s_fu_1576_p2;
        end else if (ap_sig_bdd_294) begin
            csa_tcp_sums_V_0 <= ap_const_lv17_0;
        end else if (ap_sig_bdd_393) begin
            csa_tcp_sums_V_0 <= p_30_cast_fu_1163_p1;
        end else if (ap_sig_bdd_389) begin
            csa_tcp_sums_V_0 <= p_31_cast_fu_1101_p1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_352) begin
        if (ap_sig_bdd_413) begin
            csa_tcp_sums_V_1 <= csa_tcp_sums_V_1;
        end else if (ap_sig_bdd_409) begin
            csa_tcp_sums_V_1 <= tmp_408_fu_1686_p2;
        end else if (ap_sig_bdd_294) begin
            csa_tcp_sums_V_1 <= ap_const_lv16_0;
        end else if (ap_sig_bdd_424) begin
            csa_tcp_sums_V_1 <= tmp_433_fu_1284_p2;
        end else if (ap_sig_bdd_420) begin
            csa_tcp_sums_V_1 <= tmp_438_fu_1229_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_352) begin
        if (ap_sig_bdd_413) begin
            csa_tcp_sums_V_2 <= csa_tcp_sums_V_2;
        end else if (ap_sig_bdd_294) begin
            csa_tcp_sums_V_2 <= ap_const_lv16_0;
        end else if (ap_sig_bdd_436) begin
            csa_tcp_sums_V_2 <= tmp_442_fu_1407_p2;
        end else if (ap_sig_bdd_432) begin
            csa_tcp_sums_V_2 <= tmp_447_fu_1352_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_352) begin
        if (ap_sig_bdd_413) begin
            csa_tcp_sums_V_3 <= csa_tcp_sums_V_3;
        end else if (ap_sig_bdd_294) begin
            csa_tcp_sums_V_3 <= ap_const_lv16_0;
        end else if (ap_sig_bdd_447) begin
            csa_tcp_sums_V_3 <= tmp_451_fu_1530_p2;
        end else if (ap_sig_bdd_443) begin
            csa_tcp_sums_V_3 <= tmp_456_fu_1475_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_168) begin
        if (ap_sig_bdd_255) begin
            csa_wasLast <= ap_const_lv1_0;
        end else if (ap_sig_bdd_339) begin
            csa_wasLast <= tmp_132_fu_659_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_1242) begin
        if (~(ap_const_lv1_0 == tmp_118_reg_1923)) begin
            halfWord_V <= p_Result_32_fu_1022_p3;
        end else if (ap_sig_bdd_1243) begin
            halfWord_V <= p_Result_47_fu_1007_p4;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_ppstg_brmerge_reg_1861_pp0_it1 <= brmerge_reg_1861;
        ap_reg_ppstg_csa_cc_state_V_load_reg_1932_pp0_it1 <= csa_cc_state_V_load_reg_1932;
        ap_reg_ppstg_csa_checkChecksum_load_reg_1847_pp0_it1 <= csa_checkChecksum_load_reg_1847;
        ap_reg_ppstg_csa_wasLast_load_reg_1857_pp0_it1 <= csa_wasLast_load_reg_1857;
        ap_reg_ppstg_tmp_length_V_reg_1851_pp0_it1 <= tmp_length_V_reg_1851;
        brmerge_reg_1861 <= brmerge_fu_495_p2;
        csa_checkChecksum_load_reg_1847 <= csa_checkChecksum;
        csa_wasLast_load_reg_1857 <= csa_wasLast;
        tmp_length_V_reg_1851 <= csa_meta_length_V;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(brmerge_fu_495_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == csa_wasLast_load_load_fu_485_p1) & ~(ap_const_lv1_0 == csa_checkChecksum_load_load_fu_477_p1))) begin
        csa_cc_state_V_load_reg_1932 <= csa_cc_state_V;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == brmerge_reg_1861) & (t_V_reg_1911 == ap_const_lv16_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        csa_meta_ackNumb_V <= p_Result_30_fu_900_p5;
        csa_meta_seqNumb_V <= p_Result_28_fu_846_p5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == brmerge_reg_1861) & (t_V_reg_1911 == ap_const_lv16_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        csa_meta_ack_V <= tmp85_reg_1865[ap_const_lv32_C];
        csa_meta_fin_V <= tmp85_reg_1865[ap_const_lv32_8];
        csa_meta_rst_V <= tmp85_reg_1865[ap_const_lv32_A];
        csa_meta_syn_V <= tmp85_reg_1865[ap_const_lv32_9];
        csa_meta_winSize_V <= p_Result_31_fu_820_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == brmerge_reg_1861) & (t_V_reg_1911 == ap_const_lv16_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        csa_port_V <= {{tmp85_reg_1865[ap_const_lv32_3F : ap_const_lv32_30]}};
        csa_sessionTuple_dstPort_V <= {{tmp85_reg_1865[ap_const_lv32_3F : ap_const_lv32_30]}};
        csa_sessionTuple_srcPort_V <= {{tmp85_reg_1865[ap_const_lv32_2F : ap_const_lv32_20]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == brmerge_reg_1861) & (t_V_reg_1911 == ap_const_lv16_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        csa_sessionTuple_dstIp_V <= {{tmp85_reg_1865[ap_const_lv32_3F : ap_const_lv32_20]}};
        csa_sessionTuple_srcIp_V <= tmp_390_fu_954_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (brmerge_fu_495_p2 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        csa_shift_load_reg_1915 <= csa_shift;
        currWord_last_V_reg_1906 <= rxEng_dataBuffer1_V_dout[ap_const_lv32_48];
        t_V_reg_1911 <= csa_wordCount_V;
        tmp85_reg_1865 <= rxEng_dataBuffer1_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_495_p2 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        csa_wordCount_V <= csa_wordCount_V_new_phi_fu_376_p4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (brmerge_fu_495_p2 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv16_3 == t_V_load_fu_514_p1) & ~(ap_const_lv16_2 == t_V_load_fu_514_p1) & ~(ap_const_lv16_1 == t_V_load_fu_514_p1) & ~(ap_const_lv16_0 == t_V_load_fu_514_p1))) begin
        tmp_114_reg_1919 <= tmp_114_fu_616_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (brmerge_fu_495_p2 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv16_3 == t_V_load_fu_514_p1) & ~(ap_const_lv16_2 == t_V_load_fu_514_p1) & ~(ap_const_lv16_1 == t_V_load_fu_514_p1) & ~(ap_const_lv16_0 == t_V_load_fu_514_p1) & (ap_const_lv1_0 == tmp_114_fu_616_p2))) begin
        tmp_118_reg_1923 <= tmp_118_fu_622_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == brmerge_reg_1861) & (ap_const_lv1_0 == csa_wasLast_load_reg_1857) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == csa_checkChecksum_load_reg_1847) & (csa_cc_state_V_load_reg_1932 == ap_const_lv3_4))) begin
        tmp_122_reg_1972 <= tmp_122_fu_1546_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == brmerge_reg_1861) & (ap_const_lv1_0 == csa_wasLast_load_reg_1857) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == csa_checkChecksum_load_reg_1847) & (csa_cc_state_V_load_reg_1932 == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_122_fu_1546_p2))) begin
        tmp_123_reg_1980 <= grp_fu_472_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == brmerge_reg_1861) & (ap_const_lv1_0 == csa_wasLast_load_reg_1857) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == csa_checkChecksum_load_reg_1847) & (csa_cc_state_V_load_reg_1932 == ap_const_lv3_4) & (ap_const_lv1_0 == tmp_122_fu_1546_p2))) begin
        tmp_124_reg_1976 <= grp_fu_472_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (brmerge_fu_495_p2 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv16_3 == t_V_load_fu_514_p1) & ~(ap_const_lv16_2 == t_V_load_fu_514_p1) & ~(ap_const_lv16_1 == t_V_load_fu_514_p1) & ~(ap_const_lv16_0 == t_V_load_fu_514_p1) & (ap_const_lv1_0 == tmp_114_fu_616_p2) & (ap_const_lv1_0 == tmp_118_fu_622_p2) & ~(ap_const_lv1_0 == csa_shift_load_load_fu_522_p1))) begin
        tmp_last_V_reg_1927 <= grp_fu_392_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(brmerge_fu_495_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == csa_wasLast_load_load_fu_485_p1))) begin
        tmp_s_reg_1936 <= tmp_s_fu_723_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_sig_bdd_161)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_sig_bdd_161)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// csa_wordCount_V_new_phi_fu_376_p4 assign process. ///
always @ (currWord_last_V_fu_501_p3 or ap_reg_phiprechg_csa_wordCount_V_new_reg_373pp0_it0 or tmp_131_fu_652_p2 or ap_sig_bdd_455)
begin
    if (ap_sig_bdd_455) begin
        if ((ap_const_lv1_0 == currWord_last_V_fu_501_p3)) begin
            csa_wordCount_V_new_phi_fu_376_p4 = tmp_131_fu_652_p2;
        end else if (~(ap_const_lv1_0 == currWord_last_V_fu_501_p3)) begin
            csa_wordCount_V_new_phi_fu_376_p4 = ap_const_lv16_0;
        end else begin
            csa_wordCount_V_new_phi_fu_376_p4 = ap_reg_phiprechg_csa_wordCount_V_new_reg_373pp0_it0;
        end
    end else begin
        csa_wordCount_V_new_phi_fu_376_p4 = ap_reg_phiprechg_csa_wordCount_V_new_reg_373pp0_it0;
    end
end

/// rxEng2portTable_check_req_V_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_reg_ppstg_brmerge_reg_1861_pp0_it1 or ap_reg_ppstg_csa_wasLast_load_reg_1857_pp0_it1 or ap_reg_ppstg_csa_checkChecksum_load_reg_1847_pp0_it1 or ap_reg_ppstg_csa_cc_state_V_load_reg_1932_pp0_it1 or tmp_122_reg_1972 or ap_sig_bdd_161)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1861_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1857_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1847_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1932_pp0_it1 == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_122_reg_1972) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        rxEng2portTable_check_req_V_V_write = ap_const_logic_1;
    end else begin
        rxEng2portTable_check_req_V_V_write = ap_const_logic_0;
    end
end

/// rxEng_dataBuffer1_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or brmerge_fu_495_p2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_sig_bdd_161)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_495_p2 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        rxEng_dataBuffer1_V_read = ap_const_logic_1;
    end else begin
        rxEng_dataBuffer1_V_read = ap_const_logic_0;
    end
end

/// rxEng_dataBuffer2_V_din assign process. ///
always @ (tmp85_reg_1865 or tmp_2_fu_985_p6 or tmp_3_fu_1752_p5 or ap_sig_bdd_352 or ap_sig_bdd_86 or ap_sig_bdd_89 or ap_sig_bdd_98)
begin
    if (ap_sig_bdd_352) begin
        if (ap_sig_bdd_98) begin
            rxEng_dataBuffer2_V_din = tmp_3_fu_1752_p5;
        end else if (ap_sig_bdd_89) begin
            rxEng_dataBuffer2_V_din = tmp_2_fu_985_p6;
        end else if (ap_sig_bdd_86) begin
            rxEng_dataBuffer2_V_din = tmp85_reg_1865;
        end else begin
            rxEng_dataBuffer2_V_din = 'bx;
        end
    end else begin
        rxEng_dataBuffer2_V_din = 'bx;
    end
end

/// rxEng_dataBuffer2_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or brmerge_reg_1861 or t_V_reg_1911 or tmp_114_reg_1919 or tmp_118_reg_1923 or csa_shift_load_reg_1915 or csa_wasLast_load_reg_1857 or tmp_s_reg_1936 or ap_sig_bdd_101 or ap_sig_bdd_161)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == brmerge_reg_1861) & ~(t_V_reg_1911 == ap_const_lv16_3) & ~(t_V_reg_1911 == ap_const_lv16_2) & ~(t_V_reg_1911 == ap_const_lv16_1) & ~(t_V_reg_1911 == ap_const_lv16_0) & (ap_const_lv1_0 == tmp_114_reg_1919) & (ap_const_lv1_0 == tmp_118_reg_1923) & (ap_const_lv1_0 == csa_shift_load_reg_1915) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == brmerge_reg_1861) & ~(t_V_reg_1911 == ap_const_lv16_3) & ~(t_V_reg_1911 == ap_const_lv16_2) & ~(t_V_reg_1911 == ap_const_lv16_1) & ~(t_V_reg_1911 == ap_const_lv16_0) & (ap_const_lv1_0 == tmp_114_reg_1919) & (ap_const_lv1_0 == tmp_118_reg_1923) & ~(ap_const_lv1_0 == csa_shift_load_reg_1915) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == brmerge_reg_1861) & ~(ap_const_lv1_0 == csa_wasLast_load_reg_1857) & (ap_const_lv1_0 == tmp_s_reg_1936) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        rxEng_dataBuffer2_V_write = ap_const_logic_1;
    end else begin
        rxEng_dataBuffer2_V_write = ap_const_logic_0;
    end
end

/// rxEng_metaDataFifo_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_reg_ppstg_brmerge_reg_1861_pp0_it1 or ap_reg_ppstg_csa_wasLast_load_reg_1857_pp0_it1 or ap_reg_ppstg_csa_checkChecksum_load_reg_1847_pp0_it1 or ap_reg_ppstg_csa_cc_state_V_load_reg_1932_pp0_it1 or tmp_122_reg_1972 or ap_sig_bdd_161)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1861_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1857_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1847_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1932_pp0_it1 == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_122_reg_1972) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        rxEng_metaDataFifo_V_write = ap_const_logic_1;
    end else begin
        rxEng_metaDataFifo_V_write = ap_const_logic_0;
    end
end

/// rxEng_tcpValidFifo_V_din assign process. ///
always @ (ap_sig_bdd_1251 or ap_sig_bdd_1253 or ap_sig_bdd_1250)
begin
    if (ap_sig_bdd_1250) begin
        if (ap_sig_bdd_1253) begin
            rxEng_tcpValidFifo_V_din = ap_const_lv1_1;
        end else if (ap_sig_bdd_1251) begin
            rxEng_tcpValidFifo_V_din = ap_const_lv1_0;
        end else begin
            rxEng_tcpValidFifo_V_din = 'bx;
        end
    end else begin
        rxEng_tcpValidFifo_V_din = 'bx;
    end
end

/// rxEng_tcpValidFifo_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_reg_ppstg_brmerge_reg_1861_pp0_it1 or ap_reg_ppstg_csa_wasLast_load_reg_1857_pp0_it1 or ap_reg_ppstg_csa_checkChecksum_load_reg_1847_pp0_it1 or ap_reg_ppstg_csa_cc_state_V_load_reg_1932_pp0_it1 or tmp_122_reg_1972 or tmp_124_reg_1976 or tmp_123_reg_1980 or ap_sig_bdd_161)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1861_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1857_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1847_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1932_pp0_it1 == ap_const_lv3_4) & (ap_const_lv1_0 == tmp_122_reg_1972) & (ap_const_lv1_0 == tmp_124_reg_1976) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1861_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1857_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1847_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1932_pp0_it1 == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_122_reg_1972) & (ap_const_lv1_0 == tmp_123_reg_1980) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        rxEng_tcpValidFifo_V_write = ap_const_logic_1;
    end else begin
        rxEng_tcpValidFifo_V_write = ap_const_logic_0;
    end
end

/// rxEng_tupleBuffer_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_reg_ppstg_brmerge_reg_1861_pp0_it1 or ap_reg_ppstg_csa_wasLast_load_reg_1857_pp0_it1 or ap_reg_ppstg_csa_checkChecksum_load_reg_1847_pp0_it1 or ap_reg_ppstg_csa_cc_state_V_load_reg_1932_pp0_it1 or tmp_122_reg_1972 or ap_sig_bdd_161)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1861_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1857_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1847_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1932_pp0_it1 == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_122_reg_1972) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        rxEng_tupleBuffer_V_write = ap_const_logic_1;
    end else begin
        rxEng_tupleBuffer_V_write = ap_const_logic_0;
    end
end

/// tmp_125_phi_fu_354_p16 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or rxEng_dataBuffer1_V_dout or brmerge_fu_495_p2 or t_V_load_fu_514_p1 or csa_shift_load_load_fu_522_p1 or tmp_114_fu_616_p2 or tmp_118_fu_622_p2 or grp_fu_392_p2 or ap_reg_phiprechg_tmp_125_reg_351pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_495_p2 == ap_const_lv1_0) & ~(ap_const_lv16_3 == t_V_load_fu_514_p1) & ~(ap_const_lv16_2 == t_V_load_fu_514_p1) & ~(ap_const_lv16_1 == t_V_load_fu_514_p1) & ~(ap_const_lv16_0 == t_V_load_fu_514_p1) & (ap_const_lv1_0 == tmp_114_fu_616_p2) & ~(ap_const_lv1_0 == tmp_118_fu_622_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_495_p2 == ap_const_lv1_0) & ~(ap_const_lv16_3 == t_V_load_fu_514_p1) & ~(ap_const_lv16_2 == t_V_load_fu_514_p1) & ~(ap_const_lv16_1 == t_V_load_fu_514_p1) & ~(ap_const_lv16_0 == t_V_load_fu_514_p1) & (ap_const_lv1_0 == tmp_114_fu_616_p2) & (ap_const_lv1_0 == tmp_118_fu_622_p2) & ~(ap_const_lv1_0 == csa_shift_load_load_fu_522_p1)))) begin
        tmp_125_phi_fu_354_p16 = grp_fu_392_p2;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_495_p2 == ap_const_lv1_0) & (ap_const_lv16_3 == t_V_load_fu_514_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_495_p2 == ap_const_lv1_0) & (ap_const_lv16_2 == t_V_load_fu_514_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_495_p2 == ap_const_lv1_0) & (ap_const_lv16_1 == t_V_load_fu_514_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_495_p2 == ap_const_lv1_0) & (ap_const_lv16_0 == t_V_load_fu_514_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_495_p2 == ap_const_lv1_0) & ~(ap_const_lv16_3 == t_V_load_fu_514_p1) & ~(ap_const_lv16_2 == t_V_load_fu_514_p1) & ~(ap_const_lv16_1 == t_V_load_fu_514_p1) & ~(ap_const_lv16_0 == t_V_load_fu_514_p1) & (ap_const_lv1_0 == tmp_114_fu_616_p2) & (ap_const_lv1_0 == tmp_118_fu_622_p2) & (ap_const_lv1_0 == csa_shift_load_load_fu_522_p1)))) begin
        tmp_125_phi_fu_354_p16 = rxEng_dataBuffer1_V_dout[ap_const_lv32_48];
    end else begin
        tmp_125_phi_fu_354_p16 = ap_reg_phiprechg_tmp_125_reg_351pp0_it0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_sig_bdd_161 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_csa_wordCount_V_new_reg_373pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_125_reg_351pp0_it0 = 'bx;
assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_101 assign process. ///
always @ (rxEng_dataBuffer2_V_full_n or brmerge_reg_1861 or t_V_reg_1911 or tmp_114_reg_1919 or tmp_118_reg_1923 or csa_shift_load_reg_1915 or csa_wasLast_load_reg_1857 or tmp_s_reg_1936)
begin
    ap_sig_bdd_101 = (((rxEng_dataBuffer2_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == brmerge_reg_1861) & ~(t_V_reg_1911 == ap_const_lv16_3) & ~(t_V_reg_1911 == ap_const_lv16_2) & ~(t_V_reg_1911 == ap_const_lv16_1) & ~(t_V_reg_1911 == ap_const_lv16_0) & (ap_const_lv1_0 == tmp_114_reg_1919) & (ap_const_lv1_0 == tmp_118_reg_1923) & (ap_const_lv1_0 == csa_shift_load_reg_1915)) | ((rxEng_dataBuffer2_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == brmerge_reg_1861) & ~(t_V_reg_1911 == ap_const_lv16_3) & ~(t_V_reg_1911 == ap_const_lv16_2) & ~(t_V_reg_1911 == ap_const_lv16_1) & ~(t_V_reg_1911 == ap_const_lv16_0) & (ap_const_lv1_0 == tmp_114_reg_1919) & (ap_const_lv1_0 == tmp_118_reg_1923) & ~(ap_const_lv1_0 == csa_shift_load_reg_1915)) | ((rxEng_dataBuffer2_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == brmerge_reg_1861) & ~(ap_const_lv1_0 == csa_wasLast_load_reg_1857) & (ap_const_lv1_0 == tmp_s_reg_1936)));
end

/// ap_sig_bdd_1205 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or brmerge_fu_495_p2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_sig_bdd_161 or csa_checkChecksum_load_load_fu_477_p1 or csa_wasLast_load_load_fu_485_p1)
begin
    ap_sig_bdd_1205 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(brmerge_fu_495_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == csa_wasLast_load_load_fu_485_p1) & ~(ap_const_lv1_0 == csa_checkChecksum_load_load_fu_477_p1));
end

/// ap_sig_bdd_1214 assign process. ///
always @ (t_V_load_fu_514_p1 or tmp_114_fu_616_p2 or tmp_118_fu_622_p2)
begin
    ap_sig_bdd_1214 = (~(ap_const_lv16_3 == t_V_load_fu_514_p1) & ~(ap_const_lv16_2 == t_V_load_fu_514_p1) & ~(ap_const_lv16_1 == t_V_load_fu_514_p1) & ~(ap_const_lv16_0 == t_V_load_fu_514_p1) & (ap_const_lv1_0 == tmp_114_fu_616_p2) & ~(ap_const_lv1_0 == tmp_118_fu_622_p2));
end

/// ap_sig_bdd_1216 assign process. ///
always @ (t_V_load_fu_514_p1 or tmp_114_fu_616_p2)
begin
    ap_sig_bdd_1216 = (~(ap_const_lv16_3 == t_V_load_fu_514_p1) & ~(ap_const_lv16_2 == t_V_load_fu_514_p1) & ~(ap_const_lv16_1 == t_V_load_fu_514_p1) & ~(ap_const_lv16_0 == t_V_load_fu_514_p1) & ~(ap_const_lv1_0 == tmp_114_fu_616_p2));
end

/// ap_sig_bdd_1242 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or brmerge_reg_1861 or t_V_reg_1911 or tmp_114_reg_1919 or ap_sig_bdd_101 or ap_sig_bdd_161)
begin
    ap_sig_bdd_1242 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == brmerge_reg_1861) & ~(t_V_reg_1911 == ap_const_lv16_3) & ~(t_V_reg_1911 == ap_const_lv16_2) & ~(t_V_reg_1911 == ap_const_lv16_1) & ~(t_V_reg_1911 == ap_const_lv16_0) & (ap_const_lv1_0 == tmp_114_reg_1919) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))));
end

/// ap_sig_bdd_1243 assign process. ///
always @ (tmp_118_reg_1923 or csa_shift_load_reg_1915)
begin
    ap_sig_bdd_1243 = ((ap_const_lv1_0 == tmp_118_reg_1923) & ~(ap_const_lv1_0 == csa_shift_load_reg_1915));
end

/// ap_sig_bdd_1250 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_reg_ppstg_brmerge_reg_1861_pp0_it1 or ap_reg_ppstg_csa_wasLast_load_reg_1857_pp0_it1 or ap_reg_ppstg_csa_checkChecksum_load_reg_1847_pp0_it1 or ap_reg_ppstg_csa_cc_state_V_load_reg_1932_pp0_it1 or ap_sig_bdd_161)
begin
    ap_sig_bdd_1250 = (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1861_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1857_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1847_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1932_pp0_it1 == ap_const_lv3_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))));
end

/// ap_sig_bdd_1251 assign process. ///
always @ (tmp_122_reg_1972 or tmp_124_reg_1976)
begin
    ap_sig_bdd_1251 = ((ap_const_lv1_0 == tmp_122_reg_1972) & (ap_const_lv1_0 == tmp_124_reg_1976));
end

/// ap_sig_bdd_1253 assign process. ///
always @ (tmp_122_reg_1972 or tmp_123_reg_1980)
begin
    ap_sig_bdd_1253 = (~(ap_const_lv1_0 == tmp_122_reg_1972) & (ap_const_lv1_0 == tmp_123_reg_1980));
end

/// ap_sig_bdd_161 assign process. ///
always @ (rxEng_tcpValidFifo_V_full_n or ap_reg_ppstg_brmerge_reg_1861_pp0_it1 or ap_reg_ppstg_csa_wasLast_load_reg_1857_pp0_it1 or ap_reg_ppstg_csa_checkChecksum_load_reg_1847_pp0_it1 or ap_reg_ppstg_csa_cc_state_V_load_reg_1932_pp0_it1 or tmp_122_reg_1972 or tmp_124_reg_1976 or rxEng_metaDataFifo_V_full_n or rxEng2portTable_check_req_V_V_full_n or rxEng_tupleBuffer_V_full_n or tmp_123_reg_1980)
begin
    ap_sig_bdd_161 = (((rxEng_tcpValidFifo_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1861_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1857_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1847_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1932_pp0_it1 == ap_const_lv3_4) & (ap_const_lv1_0 == tmp_122_reg_1972) & (ap_const_lv1_0 == tmp_124_reg_1976)) | (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1861_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1857_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1847_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1932_pp0_it1 == ap_const_lv3_4) & (rxEng_metaDataFifo_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_122_reg_1972)) | (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1861_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1857_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1847_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1932_pp0_it1 == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_122_reg_1972) & (rxEng2portTable_check_req_V_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1861_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1857_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1847_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1932_pp0_it1 == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_122_reg_1972) & (rxEng_tupleBuffer_V_full_n == ap_const_logic_0)) | ((rxEng_tcpValidFifo_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1861_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1857_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1847_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1932_pp0_it1 == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_122_reg_1972) & (ap_const_lv1_0 == tmp_123_reg_1980)));
end

/// ap_sig_bdd_168 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_sig_bdd_161)
begin
    ap_sig_bdd_168 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_255 assign process. ///
always @ (brmerge_fu_495_p2 or csa_wasLast_load_load_fu_485_p1)
begin
    ap_sig_bdd_255 = (~(brmerge_fu_495_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == csa_wasLast_load_load_fu_485_p1));
end

/// ap_sig_bdd_294 assign process. ///
always @ (brmerge_reg_1861 or csa_wasLast_load_reg_1857 or csa_checkChecksum_load_reg_1847 or csa_cc_state_V_load_reg_1932)
begin
    ap_sig_bdd_294 = (~(ap_const_lv1_0 == brmerge_reg_1861) & (ap_const_lv1_0 == csa_wasLast_load_reg_1857) & ~(ap_const_lv1_0 == csa_checkChecksum_load_reg_1847) & (csa_cc_state_V_load_reg_1932 == ap_const_lv3_4));
end

/// ap_sig_bdd_339 assign process. ///
always @ (brmerge_fu_495_p2 or currWord_last_V_fu_501_p3)
begin
    ap_sig_bdd_339 = ((brmerge_fu_495_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == currWord_last_V_fu_501_p3));
end

/// ap_sig_bdd_349 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or brmerge_fu_495_p2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_sig_bdd_161)
begin
    ap_sig_bdd_349 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_495_p2 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))));
end

/// ap_sig_bdd_352 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_sig_bdd_161)
begin
    ap_sig_bdd_352 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))));
end

/// ap_sig_bdd_373 assign process. ///
always @ (brmerge_fu_495_p2 or csa_checkChecksum_load_load_fu_477_p1 or csa_wasLast_load_load_fu_485_p1 or csa_cc_state_V_load_load_fu_683_p1)
begin
    ap_sig_bdd_373 = (~(brmerge_fu_495_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == csa_wasLast_load_load_fu_485_p1) & ~(ap_const_lv1_0 == csa_checkChecksum_load_load_fu_477_p1) & (ap_const_lv3_4 == csa_cc_state_V_load_load_fu_683_p1));
end

/// ap_sig_bdd_389 assign process. ///
always @ (brmerge_reg_1861 or tmp_126_fu_1045_p2 or tmp_424_fu_1051_p3)
begin
    ap_sig_bdd_389 = ((ap_const_lv1_0 == brmerge_reg_1861) & (ap_const_lv1_0 == tmp_126_fu_1045_p2) & ~(ap_const_lv1_0 == tmp_424_fu_1051_p3));
end

/// ap_sig_bdd_393 assign process. ///
always @ (brmerge_reg_1861 or tmp_126_fu_1045_p2)
begin
    ap_sig_bdd_393 = ((ap_const_lv1_0 == brmerge_reg_1861) & ~(ap_const_lv1_0 == tmp_126_fu_1045_p2));
end

/// ap_sig_bdd_399 assign process. ///
always @ (brmerge_reg_1861 or csa_wasLast_load_reg_1857 or csa_checkChecksum_load_reg_1847 or csa_cc_state_V_load_reg_1932)
begin
    ap_sig_bdd_399 = (~(ap_const_lv1_0 == brmerge_reg_1861) & (ap_const_lv1_0 == csa_wasLast_load_reg_1857) & ~(ap_const_lv1_0 == csa_checkChecksum_load_reg_1847) & (csa_cc_state_V_load_reg_1932 == ap_const_lv3_3));
end

/// ap_sig_bdd_404 assign process. ///
always @ (brmerge_reg_1861 or csa_wasLast_load_reg_1857 or csa_checkChecksum_load_reg_1847 or csa_cc_state_V_load_reg_1932)
begin
    ap_sig_bdd_404 = (~(ap_const_lv1_0 == brmerge_reg_1861) & (ap_const_lv1_0 == csa_wasLast_load_reg_1857) & ~(ap_const_lv1_0 == csa_checkChecksum_load_reg_1847) & (csa_cc_state_V_load_reg_1932 == ap_const_lv3_2));
end

/// ap_sig_bdd_409 assign process. ///
always @ (brmerge_reg_1861 or csa_wasLast_load_reg_1857 or csa_checkChecksum_load_reg_1847 or csa_cc_state_V_load_reg_1932)
begin
    ap_sig_bdd_409 = (~(ap_const_lv1_0 == brmerge_reg_1861) & (ap_const_lv1_0 == csa_wasLast_load_reg_1857) & ~(ap_const_lv1_0 == csa_checkChecksum_load_reg_1847) & (csa_cc_state_V_load_reg_1932 == ap_const_lv3_1));
end

/// ap_sig_bdd_413 assign process. ///
always @ (brmerge_reg_1861 or csa_wasLast_load_reg_1857 or csa_checkChecksum_load_reg_1847 or csa_cc_state_V_load_reg_1932)
begin
    ap_sig_bdd_413 = (~(ap_const_lv1_0 == brmerge_reg_1861) & (ap_const_lv1_0 == csa_wasLast_load_reg_1857) & ~(ap_const_lv1_0 == csa_checkChecksum_load_reg_1847) & (csa_cc_state_V_load_reg_1932 == ap_const_lv3_0));
end

/// ap_sig_bdd_420 assign process. ///
always @ (brmerge_reg_1861 or tmp_363_1_fu_1182_p2 or tmp_434_fu_1188_p3)
begin
    ap_sig_bdd_420 = ((ap_const_lv1_0 == brmerge_reg_1861) & (ap_const_lv1_0 == tmp_363_1_fu_1182_p2) & ~(ap_const_lv1_0 == tmp_434_fu_1188_p3));
end

/// ap_sig_bdd_424 assign process. ///
always @ (brmerge_reg_1861 or tmp_363_1_fu_1182_p2)
begin
    ap_sig_bdd_424 = ((ap_const_lv1_0 == brmerge_reg_1861) & ~(ap_const_lv1_0 == tmp_363_1_fu_1182_p2));
end

/// ap_sig_bdd_432 assign process. ///
always @ (brmerge_reg_1861 or tmp_363_2_fu_1305_p2 or tmp_443_fu_1311_p3)
begin
    ap_sig_bdd_432 = ((ap_const_lv1_0 == brmerge_reg_1861) & (ap_const_lv1_0 == tmp_363_2_fu_1305_p2) & ~(ap_const_lv1_0 == tmp_443_fu_1311_p3));
end

/// ap_sig_bdd_436 assign process. ///
always @ (brmerge_reg_1861 or tmp_363_2_fu_1305_p2)
begin
    ap_sig_bdd_436 = ((ap_const_lv1_0 == brmerge_reg_1861) & ~(ap_const_lv1_0 == tmp_363_2_fu_1305_p2));
end

/// ap_sig_bdd_443 assign process. ///
always @ (brmerge_reg_1861 or tmp_363_3_fu_1428_p2 or tmp_452_fu_1434_p3)
begin
    ap_sig_bdd_443 = ((ap_const_lv1_0 == brmerge_reg_1861) & (ap_const_lv1_0 == tmp_363_3_fu_1428_p2) & ~(ap_const_lv1_0 == tmp_452_fu_1434_p3));
end

/// ap_sig_bdd_447 assign process. ///
always @ (brmerge_reg_1861 or tmp_363_3_fu_1428_p2)
begin
    ap_sig_bdd_447 = ((ap_const_lv1_0 == brmerge_reg_1861) & ~(ap_const_lv1_0 == tmp_363_3_fu_1428_p2));
end

/// ap_sig_bdd_455 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or brmerge_fu_495_p2)
begin
    ap_sig_bdd_455 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_495_p2 == ap_const_lv1_0));
end

/// ap_sig_bdd_51 assign process. ///
always @ (ap_start or ap_done_reg or rxEng_dataBuffer1_V_empty_n or brmerge_fu_495_p2)
begin
    ap_sig_bdd_51 = (((rxEng_dataBuffer1_V_empty_n == ap_const_logic_0) & (brmerge_fu_495_p2 == ap_const_lv1_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_86 assign process. ///
always @ (brmerge_reg_1861 or t_V_reg_1911 or tmp_114_reg_1919 or tmp_118_reg_1923 or csa_shift_load_reg_1915)
begin
    ap_sig_bdd_86 = ((ap_const_lv1_0 == brmerge_reg_1861) & ~(t_V_reg_1911 == ap_const_lv16_3) & ~(t_V_reg_1911 == ap_const_lv16_2) & ~(t_V_reg_1911 == ap_const_lv16_1) & ~(t_V_reg_1911 == ap_const_lv16_0) & (ap_const_lv1_0 == tmp_114_reg_1919) & (ap_const_lv1_0 == tmp_118_reg_1923) & (ap_const_lv1_0 == csa_shift_load_reg_1915));
end

/// ap_sig_bdd_89 assign process. ///
always @ (brmerge_reg_1861 or t_V_reg_1911 or tmp_114_reg_1919 or tmp_118_reg_1923 or csa_shift_load_reg_1915)
begin
    ap_sig_bdd_89 = ((ap_const_lv1_0 == brmerge_reg_1861) & ~(t_V_reg_1911 == ap_const_lv16_3) & ~(t_V_reg_1911 == ap_const_lv16_2) & ~(t_V_reg_1911 == ap_const_lv16_1) & ~(t_V_reg_1911 == ap_const_lv16_0) & (ap_const_lv1_0 == tmp_114_reg_1919) & (ap_const_lv1_0 == tmp_118_reg_1923) & ~(ap_const_lv1_0 == csa_shift_load_reg_1915));
end

/// ap_sig_bdd_98 assign process. ///
always @ (brmerge_reg_1861 or csa_wasLast_load_reg_1857 or tmp_s_reg_1936)
begin
    ap_sig_bdd_98 = (~(ap_const_lv1_0 == brmerge_reg_1861) & ~(ap_const_lv1_0 == csa_wasLast_load_reg_1857) & (ap_const_lv1_0 == tmp_s_reg_1936));
end
assign brmerge_fu_495_p2 = (csa_checkChecksum | tmp_not_fu_489_p2);
assign csa_cc_state_V_load_load_fu_683_p1 = csa_cc_state_V;
assign csa_checkChecksum_load_load_fu_477_p1 = csa_checkChecksum;
assign csa_shift_load_load_fu_522_p1 = csa_shift;
assign csa_wasLast_load_load_fu_485_p1 = csa_wasLast;
assign currWord_last_V_fu_501_p3 = rxEng_dataBuffer1_V_dout[ap_const_lv32_48];
assign extLd1_fu_756_p1 = csa_tcp_sums_V_2;
assign extLd2_fu_764_p1 = csa_tcp_sums_V_3;
assign extLd_fu_748_p1 = csa_tcp_sums_V_1;
assign grp_fu_384_p3 = rxEng_dataBuffer1_V_dout[ap_const_lv32_44];
assign grp_fu_392_p2 = (grp_fu_384_p3 ^ ap_const_lv1_1);
assign grp_fu_400_p4 = {{tmp85_reg_1865[ap_const_lv32_1F : ap_const_lv32_18]}};
assign grp_fu_409_p4 = {{tmp85_reg_1865[ap_const_lv32_17 : ap_const_lv32_10]}};
assign grp_fu_418_p4 = {{tmp85_reg_1865[ap_const_lv32_3F : ap_const_lv32_20]}};
assign grp_fu_427_p4 = {{halfWord_V[ap_const_lv32_23 : ap_const_lv32_20]}};
assign grp_fu_436_p4 = {{tmp85_reg_1865[ap_const_lv32_47 : ap_const_lv32_44]}};
assign grp_fu_445_p4 = {{tmp85_reg_1865[ap_const_lv32_17 : ap_const_lv32_10]}};
assign grp_fu_454_p4 = {{tmp85_reg_1865[ap_const_lv32_27 : ap_const_lv32_20]}};
assign grp_fu_463_p4 = {{tmp85_reg_1865[ap_const_lv32_37 : ap_const_lv32_30]}};
assign grp_fu_472_p2 = (tmp_length_V_reg_1851 == ap_const_lv16_0? 1'b1: 1'b0);
assign p_15_cast_fu_1720_p1 = tmp_400_fu_1714_p2;
assign p_19_cast_fu_1660_p1 = tmp_404_fu_1654_p2;
assign p_21_cast_fu_1616_p1 = tmp_412_fu_1610_p2;
assign p_2_fu_536_p1 = p_Result_36_fu_526_p4;
assign p_30_cast_fu_1163_p1 = tmp_423_fu_1157_p2;
assign p_31_cast_fu_1101_p1 = tmp_429_fu_1095_p2;
assign p_Result_21_fu_570_p4 = {{rxEng_dataBuffer1_V_dout[ap_const_lv32_1F : ap_const_lv32_18]}};
assign p_Result_22_fu_580_p4 = {{rxEng_dataBuffer1_V_dout[ap_const_lv32_17 : ap_const_lv32_10]}};
assign p_Result_27_fu_834_p4 = {{tmp85_reg_1865[ap_const_lv32_F : ap_const_lv32_8]}};
assign p_Result_28_fu_846_p5 = {{{{tmp_391_fu_843_p1}, {p_Result_27_fu_834_p4}}, {grp_fu_409_p4}}, {grp_fu_400_p4}};
assign p_Result_29_fu_864_p4 = {{tmp85_reg_1865[ap_const_lv32_3F : ap_const_lv32_38]}};
assign p_Result_30_fu_900_p5 = {{{{p_Result_35_fu_891_p4}, {p_Result_34_fu_882_p4}}, {p_Result_33_fu_873_p4}}, {p_Result_29_fu_864_p4}};
assign p_Result_31_fu_820_p3 = {{grp_fu_409_p4}, {grp_fu_400_p4}};
assign p_Result_32_fu_1022_p3 = {{grp_fu_436_p4}, {grp_fu_418_p4}};
assign p_Result_33_fu_873_p4 = {{tmp85_reg_1865[ap_const_lv32_37 : ap_const_lv32_30]}};
assign p_Result_34_fu_882_p4 = {{tmp85_reg_1865[ap_const_lv32_2F : ap_const_lv32_28]}};
assign p_Result_35_fu_891_p4 = {{tmp85_reg_1865[ap_const_lv32_27 : ap_const_lv32_20]}};
assign p_Result_36_fu_526_p4 = {{rxEng_dataBuffer1_V_dout[ap_const_lv32_7 : ap_const_lv32_4]}};
assign p_Result_44_fu_976_p4 = {{tmp85_reg_1865[ap_const_lv32_43 : ap_const_lv32_40]}};
assign p_Result_460_1_fu_1173_p4 = {{tmp85_reg_1865[ap_const_lv32_43 : ap_const_lv32_42]}};
assign p_Result_460_2_fu_1296_p4 = {{tmp85_reg_1865[ap_const_lv32_45 : ap_const_lv32_44]}};
assign p_Result_460_3_fu_1419_p4 = {{tmp85_reg_1865[ap_const_lv32_47 : ap_const_lv32_46]}};
assign p_Result_461_1_fu_1241_p4 = {{tmp85_reg_1865[ap_const_lv32_1F : ap_const_lv32_18]}};
assign p_Result_461_2_fu_1364_p4 = {{tmp85_reg_1865[ap_const_lv32_2F : ap_const_lv32_28]}};
assign p_Result_461_3_fu_1487_p4 = {{tmp85_reg_1865[ap_const_lv32_3F : ap_const_lv32_38]}};
assign p_Result_464_1_fu_1250_p3 = {{grp_fu_445_p4}, {p_Result_461_1_fu_1241_p4}};
assign p_Result_464_2_fu_1373_p3 = {{grp_fu_454_p4}, {p_Result_461_2_fu_1364_p4}};
assign p_Result_464_3_fu_1496_p3 = {{grp_fu_463_p4}, {p_Result_461_3_fu_1487_p4}};
assign p_Result_467_1_fu_1195_p3 = {{grp_fu_445_p4}, {ap_const_lv8_0}};
assign p_Result_467_2_fu_1318_p3 = {{grp_fu_454_p4}, {ap_const_lv8_0}};
assign p_Result_467_3_fu_1441_p3 = {{grp_fu_463_p4}, {ap_const_lv8_0}};

always @ (p_Result_52_fu_999_p3 or currWord_last_V_reg_1906) begin
    p_Result_47_fu_1007_p4 = p_Result_52_fu_999_p3;
    p_Result_47_fu_1007_p4[ap_const_lv32_23] = currWord_last_V_reg_1906[0];
end


assign p_Result_48_fu_1036_p4 = {{tmp85_reg_1865[ap_const_lv32_41 : ap_const_lv32_40]}};
assign p_Result_49_fu_1111_p4 = {{tmp85_reg_1865[ap_const_lv32_F : ap_const_lv32_8]}};
assign p_Result_50_fu_1123_p3 = {{tmp_419_fu_1120_p1}, {p_Result_49_fu_1111_p4}};
assign p_Result_51_fu_1061_p3 = {{tmp_425_fu_1058_p1}, {ap_const_lv8_0}};
assign p_Result_52_fu_999_p3 = {{grp_fu_436_p4}, {grp_fu_418_p4}};
assign p_Result_s_133_fu_590_p3 = {{p_Result_22_fu_580_p4}, {p_Result_21_fu_570_p4}};
assign p_s_fu_1576_p2 = (csa_tcp_sums_V_0 ^ ap_const_lv17_1FFFF);
assign rxEng2portTable_check_req_V_V_din = csa_port_V;
assign rxEng_metaDataFifo_V_din = {{{{{{{{csa_meta_fin_V}, {csa_meta_syn_V}}, {csa_meta_rst_V}}, {csa_meta_ack_V}}, {ap_reg_ppstg_tmp_length_V_reg_1851_pp0_it1}}, {csa_meta_winSize_V}}, {csa_meta_ackNumb_V}}, {csa_meta_seqNumb_V}};
assign rxEng_tupleBuffer_V_din = {{{{csa_sessionTuple_dstPort_V}, {csa_sessionTuple_srcPort_V}}, {csa_sessionTuple_dstIp_V}}, {csa_sessionTuple_srcIp_V}};
assign t_V_load_fu_514_p1 = csa_wordCount_V;
assign tmp_114_fu_616_p2 = (csa_dataOffset_V > ap_const_lv8_6? 1'b1: 1'b0);
assign tmp_115_fu_546_p3 = {{p_Result_36_fu_526_p4}, {ap_const_lv2_0}};
assign tmp_116_fu_558_p2 = (csa_meta_length_V - tmp_198_cast_fu_554_p1);
assign tmp_117_fu_640_p2 = ($signed(csa_dataOffset_V) + $signed(ap_const_lv8_FE));
assign tmp_118_fu_622_p2 = (csa_dataOffset_V == ap_const_lv8_6? 1'b1: 1'b0);
assign tmp_119_fu_1626_p2 = (extLd1_fu_756_p1 + csa_tcp_sums_V_0);
assign tmp_120_fu_1632_p2 = (extLd2_fu_764_p1 + extLd_fu_748_p1);
assign tmp_121_fu_1588_p2 = (extLd_fu_748_p1 + csa_tcp_sums_V_0);
assign tmp_122_fu_1546_p2 = (tmp_413_fu_1542_p1 == ap_const_lv16_0? 1'b1: 1'b0);
assign tmp_126_fu_1045_p2 = (p_Result_48_fu_1036_p4 == ap_const_lv2_3? 1'b1: 1'b0);
assign tmp_127_fu_1131_p1 = p_Result_50_fu_1123_p3;
assign tmp_128_fu_1135_p2 = (tmp_127_fu_1131_p1 + csa_tcp_sums_V_0);
assign tmp_129_fu_1069_p1 = p_Result_51_fu_1061_p3;
assign tmp_130_fu_1073_p2 = (tmp_129_fu_1069_p1 + csa_tcp_sums_V_0);
assign tmp_131_fu_652_p2 = (csa_wordCount_V + ap_const_lv16_1);
assign tmp_132_fu_659_p2 = (tmp_125_phi_fu_354_p16 ^ ap_const_lv1_1);
assign tmp_198_cast_fu_554_p1 = tmp_115_fu_546_p3;
assign tmp_2_fu_985_p6 = {{{{{tmp_last_V_reg_1927}, {p_Result_44_fu_976_p4}}, {grp_fu_427_p4}}, {tmp_416_fu_973_p1}}, {tmp_415_fu_969_p1}};
assign tmp_363_1_fu_1182_p2 = (p_Result_460_1_fu_1173_p4 == ap_const_lv2_3? 1'b1: 1'b0);
assign tmp_363_2_fu_1305_p2 = (p_Result_460_2_fu_1296_p4 == ap_const_lv2_3? 1'b1: 1'b0);
assign tmp_363_3_fu_1428_p2 = (p_Result_460_3_fu_1419_p4 == ap_const_lv2_3? 1'b1: 1'b0);
assign tmp_366_1_fu_1258_p1 = p_Result_464_1_fu_1250_p3;
assign tmp_366_2_fu_1381_p1 = p_Result_464_2_fu_1373_p3;
assign tmp_366_3_fu_1504_p1 = p_Result_464_3_fu_1496_p3;
assign tmp_367_1_fu_1262_p2 = (extLd_fu_748_p1 + tmp_366_1_fu_1258_p1);
assign tmp_367_2_fu_1385_p2 = (extLd1_fu_756_p1 + tmp_366_2_fu_1381_p1);
assign tmp_367_3_fu_1508_p2 = (extLd2_fu_764_p1 + tmp_366_3_fu_1504_p1);
assign tmp_372_1_fu_1203_p1 = p_Result_467_1_fu_1195_p3;
assign tmp_372_2_fu_1326_p1 = p_Result_467_2_fu_1318_p3;
assign tmp_372_3_fu_1449_p1 = p_Result_467_3_fu_1441_p3;
assign tmp_373_1_fu_1207_p2 = (extLd_fu_748_p1 + tmp_372_1_fu_1203_p1);
assign tmp_373_2_fu_1330_p2 = (extLd1_fu_756_p1 + tmp_372_2_fu_1326_p1);
assign tmp_373_3_fu_1453_p2 = (extLd2_fu_764_p1 + tmp_372_3_fu_1449_p1);
assign tmp_390_fu_954_p1 = tmp85_reg_1865[31:0];
assign tmp_391_fu_843_p1 = tmp85_reg_1865[7:0];
assign tmp_396_fu_1748_p1 = halfWord_V[31:0];
assign tmp_397_fu_1698_p3 = csa_tcp_sums_V_0[ap_const_lv32_10];
assign tmp_398_fu_1706_p1 = csa_tcp_sums_V_0[15:0];
assign tmp_399_fu_1710_p1 = tmp_397_fu_1698_p3;
assign tmp_3_fu_1752_p5 = {{{{{{ap_const_lv5_10}, {grp_fu_427_p4}}}, {ap_const_lv32_0}}}, {tmp_396_fu_1748_p1}};
assign tmp_400_fu_1714_p2 = (tmp_399_fu_1710_p1 + tmp_398_fu_1706_p1);
assign tmp_401_fu_1638_p3 = tmp_119_fu_1626_p2[ap_const_lv32_10];
assign tmp_402_fu_1646_p1 = tmp_401_fu_1638_p3;
assign tmp_403_fu_1650_p1 = tmp_119_fu_1626_p2[15:0];
assign tmp_404_fu_1654_p2 = (tmp_403_fu_1650_p1 + tmp_402_fu_1646_p1);
assign tmp_405_fu_1670_p3 = tmp_120_fu_1632_p2[ap_const_lv32_10];
assign tmp_406_fu_1678_p1 = tmp_405_fu_1670_p3;
assign tmp_407_fu_1682_p1 = tmp_120_fu_1632_p2[15:0];
assign tmp_408_fu_1686_p2 = (tmp_407_fu_1682_p1 + tmp_406_fu_1678_p1);
assign tmp_409_fu_1594_p3 = tmp_121_fu_1588_p2[ap_const_lv32_10];
assign tmp_410_fu_1602_p1 = tmp_409_fu_1594_p3;
assign tmp_411_fu_1606_p1 = tmp_121_fu_1588_p2[15:0];
assign tmp_412_fu_1610_p2 = (tmp_411_fu_1606_p1 + tmp_410_fu_1602_p1);
assign tmp_413_fu_1542_p1 = csa_tcp_sums_V_0[15:0];
assign tmp_415_fu_969_p1 = halfWord_V[31:0];
assign tmp_416_fu_973_p1 = tmp85_reg_1865[31:0];
assign tmp_419_fu_1120_p1 = tmp85_reg_1865[7:0];
assign tmp_420_fu_1141_p3 = tmp_128_fu_1135_p2[ap_const_lv32_10];
assign tmp_421_fu_1149_p1 = tmp_128_fu_1135_p2[15:0];
assign tmp_422_fu_1153_p1 = tmp_420_fu_1141_p3;
assign tmp_423_fu_1157_p2 = (tmp_422_fu_1153_p1 + tmp_421_fu_1149_p1);
assign tmp_424_fu_1051_p3 = tmp85_reg_1865[ap_const_lv32_40];
assign tmp_425_fu_1058_p1 = tmp85_reg_1865[7:0];
assign tmp_426_fu_1079_p3 = tmp_130_fu_1073_p2[ap_const_lv32_10];
assign tmp_427_fu_1087_p1 = tmp_130_fu_1073_p2[15:0];
assign tmp_428_fu_1091_p1 = tmp_426_fu_1079_p3;
assign tmp_429_fu_1095_p2 = (tmp_428_fu_1091_p1 + tmp_427_fu_1087_p1);
assign tmp_430_fu_1268_p3 = tmp_367_1_fu_1262_p2[ap_const_lv32_10];
assign tmp_431_fu_1276_p1 = tmp_367_1_fu_1262_p2[15:0];
assign tmp_432_fu_1280_p1 = tmp_430_fu_1268_p3;
assign tmp_433_fu_1284_p2 = (tmp_432_fu_1280_p1 + tmp_431_fu_1276_p1);
assign tmp_434_fu_1188_p3 = tmp85_reg_1865[ap_const_lv32_42];
assign tmp_435_fu_1213_p3 = tmp_373_1_fu_1207_p2[ap_const_lv32_10];
assign tmp_436_fu_1221_p1 = tmp_373_1_fu_1207_p2[15:0];
assign tmp_437_fu_1225_p1 = tmp_435_fu_1213_p3;
assign tmp_438_fu_1229_p2 = (tmp_437_fu_1225_p1 + tmp_436_fu_1221_p1);
assign tmp_439_fu_1391_p3 = tmp_367_2_fu_1385_p2[ap_const_lv32_10];
assign tmp_440_fu_1399_p1 = tmp_367_2_fu_1385_p2[15:0];
assign tmp_441_fu_1403_p1 = tmp_439_fu_1391_p3;
assign tmp_442_fu_1407_p2 = (tmp_441_fu_1403_p1 + tmp_440_fu_1399_p1);
assign tmp_443_fu_1311_p3 = tmp85_reg_1865[ap_const_lv32_44];
assign tmp_444_fu_1336_p3 = tmp_373_2_fu_1330_p2[ap_const_lv32_10];
assign tmp_445_fu_1344_p1 = tmp_373_2_fu_1330_p2[15:0];
assign tmp_446_fu_1348_p1 = tmp_444_fu_1336_p3;
assign tmp_447_fu_1352_p2 = (tmp_446_fu_1348_p1 + tmp_445_fu_1344_p1);
assign tmp_448_fu_1514_p3 = tmp_367_3_fu_1508_p2[ap_const_lv32_10];
assign tmp_449_fu_1522_p1 = tmp_367_3_fu_1508_p2[15:0];
assign tmp_450_fu_1526_p1 = tmp_448_fu_1514_p3;
assign tmp_451_fu_1530_p2 = (tmp_450_fu_1526_p1 + tmp_449_fu_1522_p1);
assign tmp_452_fu_1434_p3 = tmp85_reg_1865[ap_const_lv32_46];
assign tmp_453_fu_1459_p3 = tmp_373_3_fu_1453_p2[ap_const_lv32_10];
assign tmp_454_fu_1467_p1 = tmp_373_3_fu_1453_p2[15:0];
assign tmp_455_fu_1471_p1 = tmp_453_fu_1459_p3;
assign tmp_456_fu_1475_p2 = (tmp_455_fu_1471_p1 + tmp_454_fu_1467_p1);
assign tmp_not_fu_489_p0 = rxEng_dataBuffer1_V_empty_n;
assign tmp_not_fu_489_p2 = (tmp_not_fu_489_p0 ^ ap_const_lv1_1);
assign tmp_s_fu_723_p2 = (csa_meta_length_V == ap_const_lv16_0? 1'b1: 1'b0);


endmodule //toe_rxCheckTCPchecksum

