// Seed: 4092380987
`timescale 1ps / 1ps
module module_0 #(
    parameter id_1 = 32'd99,
    parameter id_2 = 32'd96,
    parameter id_4 = 32'd59,
    parameter id_6 = 32'd73,
    parameter id_7 = 32'd13
) (
    output _id_1,
    input logic _id_2,
    output id_3
    , _id_4
);
  type_11(
      id_2, id_2, id_3
  );
  logic id_5;
  logic _id_6;
  type_14(
      id_4, 1, id_7, id_3[id_2[id_4&(id_4) : 1]], 1
  );
  logic   id_8;
  integer id_9 = 1 - 1;
  assign id_1 = id_3[id_1] - 1;
  assign id_9[1'b0] = id_8[id_2[1 : 1'b0-1]-id_7 : ""] - id_2[id_6 : id_2] || id_7;
endmodule
