Design Name: user_proj_example
Run Directory: /home/engtech/Desktop/Openlane_v2/memristor_v2/openlane/user_proj_example/runs/24_04_23_14_22
----------------------------------------

Magic DRC Summary:
Source: /home/engtech/Desktop/Openlane_v2/memristor_v2/openlane/user_proj_example/runs/24_04_23_14_22/reports/signoff/drc.rpt
Total Magic DRC violations is 0
----------------------------------------

LVS Summary:
Source: /home/engtech/Desktop/Openlane_v2/memristor_v2/openlane/user_proj_example/runs/24_04_23_14_22/logs/signoff/41-user_proj_example.lef.lvs.log
Number of nets: 37                         |Number of nets: 37                         
Design is LVS clean.
----------------------------------------

Antenna Summary:
Source: /home/engtech/Desktop/Openlane_v2/memristor_v2/openlane/user_proj_example/runs/24_04_23_14_22/logs/signoff/43-arc.log
Pin violations: 0
Net violations: 0
