URL: http://kabuki.eecs.berkeley.edu/~tcho/LowPwrSymp94.ps
Refering-URL: http://kabuki.eecs.berkeley.edu/papers.html
Root-URL: 
Title: Design Considerations for Low-Power, HighSpeed CMOS Analog/Digital Converters  
Author: Thomas B. Cho, David W. Cline, and Cormac S.G. Conroy*, and Paul R. Gray 
Address: San Jose, CA  
Affiliation: Department of Electrical Engineering and Computer Sciences, University of California, Berkeley IBM Corporation,  
Abstract: This paper reviews architectural and circuit design considerations for realization of low power dissipation in high-speed CMOS A/D converters. Basic limitations on achievable power dissipation in MOS samplers and quantizers is first discussed. Then a number of practical design aspects are illustrated with discussion of a 10-bit, 20-Msample/s pipeline A/D converter[1] implemented in 1.2- mm CMOS technology which achieves a power dissipation of 35 mW at full speed operation on a 3.3V power supply. 
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> T. B. Cho and P. R. Gray, A 10-bit, 20-MS/s, </author> <title> 35-mW pipeline A/D converter, </title> <booktitle> in Proc. IEEE Custom Integrated Cir cuits Conf., </booktitle> <month> May </month> <year> 1994, </year> <title> pp23.2.1-23.2.4 Technology 1.2-mm CMOS Resolution 10 b Conversion Rate 20 MS/s Active Area 3.2 x 3.3 mm 2 Input Range - 1 V Input Capacitance 1 pF (single-ended) Power Dissipation 35-mW* DNL/INL 0.5/0.6 LSB SNDR 59.1 dB (Fin = 100kHz) 55.0 dB (Fin = 10MHz) *: Output pad driver power not included Fig. 5. Die photo. </title>
Reference: [2] <editor> S. H. Lewis, et al., 10-b 20-Msample/s analog-to-digital converter , IEEE J. </editor> <booktitle> Solid-State Circuits, </booktitle> <volume> vol. 27, pp.351-358, </volume> <month> March </month> <year> 1992. </year>
Reference: [3] <author> Y. M. Lin, B. Kim, and P. R. Gray, </author> <title> A 13-b 2.5MHz self-calibrated pipelined A/D converter in 3- mm CMOS, </title> <journal> IEEE J. SolidState Circuits, </journal> <volume> vol. 26, </volume> <pages> pp. 628-636, </pages> <month> Apr. </month> <year> 1991. </year>
Reference: [4] <author> Matsuura, T., et al., </author> <title> A 95-mW, 10-b 15-MHz low-power CMOS ADC using analog double-sampled pipelining scheme, </title> <booktitle> Symposium on VLSI Circuits Dig. Tech. Papers, </booktitle> <pages> pp. 98-99, </pages> <month> Jun. </month> <year> 1992. </year>
Reference: [5] <author> K. Kusumoto et al., </author> <title> A 10-b 20-MHz 30-mW pipelined interpolating CMOS ADC, in ISSCC Dig. </title> <type> Tech. </type> <note> Papers, pp.62-63, </note> <month> Feb. </month> <year> 1993. </year>
Reference: [6] <author> K. Nakamura et al.,A 85-mW, </author> <title> 10-bit 40-Ms/s ADC with decimated parallel architecture, </title> <booktitle> in Proc. IEEE Custom Integrated Circuits Conf., </booktitle> <month> May </month> <year> 1994, </year> <month> pp23.1.1-23.1.4. </month>
Reference: [7] <author> K. Bult and G.J.G.M. Geelen, </author> <title> A fastsettling CMOS opamp with 90-dB DC gain and 116 MHz unity-gain frequency, </title> <booktitle> ISSCC Dig. Tech. Papers, </booktitle> <pages> pp. 108-109, </pages> <month> Feb. </month> <year> 1990. </year>
Reference: [8] <editor> Y. Nakagome et al., Experimental 1.5-V 64-Mb DRAM, IEEE J. </editor> <booktitle> Solid-State Circuits, </booktitle> <volume> vol. 26, </volume> <pages> pp. 465-472, </pages> <month> Apr. </month> <year> 1991. </year> <title> 20 30 40 50 60 Input level (dB) SNDR (dB) Fig. 7. SNDR vs. </title> <booktitle> input signal level. </booktitle> <volume> ideal 100 kHz 10 MHz 3 10 20 1 2 5 10 20 Power(mW) Fs Fig. </volume> <month> 8. </month> <title> Power vs. sampling frequency. </title> <editor> 0.0 0.2 0.4 0.6 0.8 1.0 Vin - Vthreshold, </editor> <title> code i 1LSB Fig. </title> <booktitle> 6. Input noise measurement Designed:(216mV) 2 Measured:(~220mV) 2 </booktitle>
References-found: 8

