INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module func
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/sources_1/new/func.v:132]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/sources_1/new/res_to_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module res_to_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Data/Labs/SchemaTech/Lab3/lab_3/lab_3.srcs/sim_1/new/func_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module func_tb
