m255
K4
z2
!s11f vlog 2020.3 2020.07, Jul 22 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_pro/20.4
vfull_adder
Z0 !s110 1616582033
!i10b 1
!s100 S@31HE6O[^_L5[Vo^U:BI0
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
ISIfG;b>6iWz=K<f01_lb71
Z2 dC:/Users/Aadhithan/Documents/Verilog_labs/lab1/sim
w1616579412
8C:/Users/Aadhithan/Documents/Verilog_labs/lab1/rtl/full_adder.v
FC:/Users/Aadhithan/Documents/Verilog_labs/lab1/rtl/full_adder.v
!i122 30
L0 24 15
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OV;L;2020.3;71
r1
!s85 0
31
!s108 1616582032.000000
!s107 C:/Users/Aadhithan/Documents/Verilog_labs/lab1/rtl/full_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Verilog_labs/lab1/rtl/full_adder.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vfull_adder_tb
R0
!i10b 1
!s100 NgcJW9[ZU?Ndkb2g6IPUj1
R1
ISJYda64dO6=FfADOiEio>1
R2
w1616579773
8C:/Users/Aadhithan/Documents/Verilog_labs/lab1/tb/full_adder_tb.v
FC:/Users/Aadhithan/Documents/Verilog_labs/lab1/tb/full_adder_tb.v
!i122 32
L0 24 39
R3
R4
r1
!s85 0
31
Z7 !s108 1616582033.000000
!s107 C:/Users/Aadhithan/Documents/Verilog_labs/lab1/tb/full_adder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Verilog_labs/lab1/tb/full_adder_tb.v|
!i113 1
R5
R6
vhalf_adder
R0
!i10b 1
!s100 VLDGJHTPdYBob5>58AdkW0
R1
Ij3R8G5h]hHGbS[<;YigbY2
R2
w1592478586
8C:/Users/Aadhithan/Documents/Verilog_labs/lab1/rtl/half_adder.v
FC:/Users/Aadhithan/Documents/Verilog_labs/lab1/rtl/half_adder.v
!i122 31
L0 24 8
R3
R4
r1
!s85 0
31
R7
!s107 C:/Users/Aadhithan/Documents/Verilog_labs/lab1/rtl/half_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Verilog_labs/lab1/rtl/half_adder.v|
!i113 1
R5
R6
vripple_adder
R0
!i10b 1
!s100 HcPofaYRzT=YzULEfDh@S0
R1
IIKlj2iREE:;4B5X[]Xd<12
R2
w1616582020
8C:/Users/Aadhithan/Documents/Verilog_labs/lab1/sim/ripple_adder.v
FC:/Users/Aadhithan/Documents/Verilog_labs/lab1/sim/ripple_adder.v
!i122 33
L0 1 9
R3
R4
r1
!s85 0
31
R7
!s107 C:/Users/Aadhithan/Documents/Verilog_labs/lab1/sim/ripple_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Verilog_labs/lab1/sim/ripple_adder.v|
!i113 1
R5
R6
vripple_adder_tb
!s110 1616583399
!i10b 1
!s100 IRMdiJQW=XDPkjMQUTo[^1
R1
IL>GMhO3NJnOj:2BWc7^P=3
R2
w1616582543
8C:/Users/Aadhithan/Documents/Verilog_labs/lab1/sim/ripple_adder_tb.v
FC:/Users/Aadhithan/Documents/Verilog_labs/lab1/sim/ripple_adder_tb.v
!i122 36
L0 1 29
R3
R4
r1
!s85 0
31
!s108 1616583399.000000
!s107 C:/Users/Aadhithan/Documents/Verilog_labs/lab1/sim/ripple_adder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Verilog_labs/lab1/sim/ripple_adder_tb.v|
!i113 1
R5
R6
