// Seed: 2514196322
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
  reg   id_3 = 1;
  uwire id_4;
  assign id_1 = id_4;
  assign id_4 = 1;
  assign module_1.type_1 = 0;
  uwire id_5;
  assign id_2 = id_5;
  always @(0) begin : LABEL_0
    id_3 <= "";
  end
  specify
    (id_6 => id_7) = ({1'd0, 1'b0} : 1'd0 : id_5, {1{1}} : id_5  : ~1);
  endspecify
  initial begin : LABEL_0
    return |id_3;
  end
endmodule
module module_1 (
    output logic id_0,
    input  tri1  id_1
);
  wire id_3 = id_3;
  final begin : LABEL_0
    id_0 <= #1 1;
  end
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
