test_dram.v
../hdl/two_port_ram_sclk.v
../hdl/dram_read_controller.v
+access+r
