{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425867528523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425867528523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 19:18:48 2015 " "Processing started: Sun Mar 08 19:18:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425867528523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425867528523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CS141L -c CS141L " "Command: quartus_map --read_settings_files=on --write_settings_files=off CS141L -c CS141L" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425867528523 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1425867529266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile32x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile32x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile32x8 " "Found entity 1: regfile32x8" {  } { { "regfile32x8.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/regfile32x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867545149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867545149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867545149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867545149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs141l.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cs141l.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CS141L " "Found entity 1: CS141L" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867545149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867545149 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "alu.sv(11) " "Verilog HDL Event Control warning at alu.sv(11): event expression contains \"\|\" or \"\|\|\"" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv" 11 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Quartus II" 0 -1 1425867545164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867545164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867545164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file testmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867545164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867545164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionROM " "Found entity 1: instructionROM" {  } { { "instructionROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/instructionROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867545164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867545164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testpc.sv 1 1 " "Found 1 design units, including 1 entities, in source file testpc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testPC " "Found entity 1: testPC" {  } { { "testPC.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testPC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867545180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867545180 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "keep program_counter_logic.sv(3) " "Verilog HDL Attribute warning at program_counter_logic.sv(3): overriding existing value for attribute \"keep\"" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/program_counter_logic.sv" 3 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545180 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "keep program_counter_logic.sv(4) " "Verilog HDL Attribute warning at program_counter_logic.sv(4): overriding existing value for attribute \"keep\"" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/program_counter_logic.sv" 4 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545180 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "keep program_counter_logic.sv(5) " "Verilog HDL Attribute warning at program_counter_logic.sv(5): overriding existing value for attribute \"keep\"" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/program_counter_logic.sv" 5 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545180 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "keep program_counter_logic.sv(6) " "Verilog HDL Attribute warning at program_counter_logic.sv(6): overriding existing value for attribute \"keep\"" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/program_counter_logic.sv" 6 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545180 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "keep program_counter_logic.sv(7) " "Verilog HDL Attribute warning at program_counter_logic.sv(7): overriding existing value for attribute \"keep\"" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/program_counter_logic.sv" 7 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545180 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "keep program_counter_logic.sv(8) " "Verilog HDL Attribute warning at program_counter_logic.sv(8): overriding existing value for attribute \"keep\"" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/program_counter_logic.sv" 8 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545180 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "keep program_counter_logic.sv(9) " "Verilog HDL Attribute warning at program_counter_logic.sv(9): overriding existing value for attribute \"keep\"" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/program_counter_logic.sv" 9 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545180 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "keep program_counter_logic.sv(11) " "Verilog HDL Attribute warning at program_counter_logic.sv(11): overriding existing value for attribute \"keep\"" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/program_counter_logic.sv" 11 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter_logic " "Found entity 1: program_counter_logic" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/program_counter_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867545180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867545180 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CS141Ldup.bdf " "Can't analyze file -- file CS141Ldup.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1425867545196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmoduledup.sv 1 1 " "Found 1 design units, including 1 entities, in source file testmoduledup.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbenchdup " "Found entity 1: testbenchdup" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmoduledup.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867545196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867545196 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "UNTAMPEREDCS141L.bdf " "Can't analyze file -- file UNTAMPEREDCS141L.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1425867545211 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "UNTAMPERED2CS141L.bdf " "Can't analyze file -- file UNTAMPERED2CS141L.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1425867545229 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "aluTest.bdf " "Can't analyze file -- file aluTest.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1425867545244 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 testerROM.sv(34) " "Verilog HDL Expression warning at testerROM.sv(34): truncated literal to match 8 bits" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testerROM.sv" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1425867545244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testerrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file testerrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testerROM " "Found entity 1: testerROM" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testerROM.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867545244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867545244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecode.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructiondecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionDecode " "Found entity 1: instructionDecode" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/instructionDecode.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867545260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867545260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin " "Found entity 1: sin" {  } { { "datamem.v" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/datamem.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867545260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867545260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram_with_init.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_ram_with_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram_with_init " "Found entity 1: single_port_ram_with_init" {  } { { "single_port_ram_with_init.v" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/single_port_ram_with_init.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867545260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867545260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline0.sv 0 0 " "Found 0 design units, including 0 entities, in source file pipeline0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867545276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/IF_ID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867545276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867545276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file id_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_REG " "Found entity 1: ID_REG" {  } { { "ID_REG.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/ID_REG.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867545276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867545276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file m_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_WB " "Found entity 1: M_WB" {  } { { "M_WB.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/M_WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867545291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867545291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REG_ALU " "Found entity 1: REG_ALU" {  } { { "REG_ALU.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/REG_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867545291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867545291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_m.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_m.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_M " "Found entity 1: ALU_M" {  } { { "ALU_M.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/ALU_M.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867545291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867545291 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CS141L_bup.bdf " "Can't analyze file -- file CS141L_bup.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1425867545307 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "BACKUP_CS141L.bdf " "Can't analyze file -- file BACKUP_CS141L.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1425867545322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_instructiondecode.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_instructiondecode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_instructionDecode " "Found entity 1: test_instructionDecode" {  } { { "test_instructionDecode.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/test_instructionDecode.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867545322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867545322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs141lxx.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cs141lxx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CS141Lxx " "Found entity 1: CS141Lxx" {  } { { "CS141Lxx.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141Lxx.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867545338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newinstructiondecode.sv 1 1 " "Found 1 design units, including 1 entities, in source file newinstructiondecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 newInstructionDecode " "Found entity 1: newInstructionDecode" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867545338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_26 testmodule.sv(62) " "Verilog HDL Implicit Net warning at testmodule.sv(62): created implicit net for \"SYNTHESIZED_WIRE_26\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_1 testmodule.sv(63) " "Verilog HDL Implicit Net warning at testmodule.sv(63): created implicit net for \"SYNTHESIZED_WIRE_1\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_2 testmodule.sv(64) " "Verilog HDL Implicit Net warning at testmodule.sv(64): created implicit net for \"SYNTHESIZED_WIRE_2\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_16 testmodule.sv(65) " "Verilog HDL Implicit Net warning at testmodule.sv(65): created implicit net for \"SYNTHESIZED_WIRE_16\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_3 testmodule.sv(69) " "Verilog HDL Implicit Net warning at testmodule.sv(69): created implicit net for \"SYNTHESIZED_WIRE_3\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_4 testmodule.sv(70) " "Verilog HDL Implicit Net warning at testmodule.sv(70): created implicit net for \"SYNTHESIZED_WIRE_4\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_5 testmodule.sv(71) " "Verilog HDL Implicit Net warning at testmodule.sv(71): created implicit net for \"SYNTHESIZED_WIRE_5\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_10 testmodule.sv(72) " "Verilog HDL Implicit Net warning at testmodule.sv(72): created implicit net for \"SYNTHESIZED_WIRE_10\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_27 testmodule.sv(76) " "Verilog HDL Implicit Net warning at testmodule.sv(76): created implicit net for \"SYNTHESIZED_WIRE_27\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_22 testmodule.sv(77) " "Verilog HDL Implicit Net warning at testmodule.sv(77): created implicit net for \"SYNTHESIZED_WIRE_22\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_8 testmodule.sv(80) " "Verilog HDL Implicit Net warning at testmodule.sv(80): created implicit net for \"SYNTHESIZED_WIRE_8\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_7 testmodule.sv(81) " "Verilog HDL Implicit Net warning at testmodule.sv(81): created implicit net for \"SYNTHESIZED_WIRE_7\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instruction testmodule.sv(82) " "Verilog HDL Implicit Net warning at testmodule.sv(82): created implicit net for \"instruction\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_11 testmodule.sv(84) " "Verilog HDL Implicit Net warning at testmodule.sv(84): created implicit net for \"SYNTHESIZED_WIRE_11\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_18 testmodule.sv(85) " "Verilog HDL Implicit Net warning at testmodule.sv(85): created implicit net for \"SYNTHESIZED_WIRE_18\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_19 testmodule.sv(86) " "Verilog HDL Implicit Net warning at testmodule.sv(86): created implicit net for \"SYNTHESIZED_WIRE_19\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_20 testmodule.sv(87) " "Verilog HDL Implicit Net warning at testmodule.sv(87): created implicit net for \"SYNTHESIZED_WIRE_20\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_28 testmodule.sv(95) " "Verilog HDL Implicit Net warning at testmodule.sv(95): created implicit net for \"SYNTHESIZED_WIRE_28\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_9 testmodule.sv(100) " "Verilog HDL Implicit Net warning at testmodule.sv(100): created implicit net for \"SYNTHESIZED_WIRE_9\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_15 testmodule.sv(103) " "Verilog HDL Implicit Net warning at testmodule.sv(103): created implicit net for \"SYNTHESIZED_WIRE_15\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_23 testmodule.sv(104) " "Verilog HDL Implicit Net warning at testmodule.sv(104): created implicit net for \"SYNTHESIZED_WIRE_23\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_17 testmodule.sv(105) " "Verilog HDL Implicit Net warning at testmodule.sv(105): created implicit net for \"SYNTHESIZED_WIRE_17\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_25 testmodule.sv(119) " "Verilog HDL Implicit Net warning at testmodule.sv(119): created implicit net for \"SYNTHESIZED_WIRE_25\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovfl testmoduledup.sv(88) " "Verilog HDL Implicit Net warning at testmoduledup.sv(88): created implicit net for \"ovfl\"" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmoduledup.sv" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ltfl testmoduledup.sv(89) " "Verilog HDL Implicit Net warning at testmoduledup.sv(89): created implicit net for \"ltfl\"" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmoduledup.sv" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_7 testmoduledup.sv(90) " "Verilog HDL Implicit Net warning at testmoduledup.sv(90): created implicit net for \"SYNTHESIZED_WIRE_7\"" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmoduledup.sv" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "res testmoduledup.sv(91) " "Verilog HDL Implicit Net warning at testmoduledup.sv(91): created implicit net for \"res\"" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmoduledup.sv" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545338 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "testerROM testerROM.sv(36) " "Verilog HDL Parameter Declaration warning at testerROM.sv(36): Parameter Declaration in module \"testerROM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testerROM.sv" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1425867545354 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "testerROM testerROM.sv(54) " "Verilog HDL Parameter Declaration warning at testerROM.sv(54): Parameter Declaration in module \"testerROM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testerROM.sv" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1425867545354 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "testerROM testerROM.sv(72) " "Verilog HDL Parameter Declaration warning at testerROM.sv(72): Parameter Declaration in module \"testerROM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testerROM.sv" 72 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1425867545354 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "testerROM testerROM.sv(75) " "Verilog HDL Parameter Declaration warning at testerROM.sv(75): Parameter Declaration in module \"testerROM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testerROM.sv" 75 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1425867545354 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CS141L " "Elaborating entity \"CS141L\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1425867545556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst27 " "Elaborating entity \"21mux\" for hierarchy \"21mux:inst27\"" {  } { { "CS141L.bdf" "inst27" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 16 -944 -824 96 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425867545588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst27 " "Elaborated megafunction instantiation \"21mux:inst27\"" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 16 -944 -824 96 "inst27" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newInstructionDecode newInstructionDecode:jhgjhgjhghjghjgjh " "Elaborating entity \"newInstructionDecode\" for hierarchy \"newInstructionDecode:jhgjhgjhghjghjgjh\"" {  } { { "CS141L.bdf" "jhgjhgjhghjghjgjh" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 256 496 768 560 "jhgjhgjhghjghjgjh" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425867545603 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_labelPassFlagOut newInstructionDecode.sv(72) " "Verilog HDL or VHDL warning at newInstructionDecode.sv(72): object \"n_labelPassFlagOut\" assigned a value but never read" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1425867545603 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_readmem newInstructionDecode.sv(73) " "Verilog HDL or VHDL warning at newInstructionDecode.sv(73): object \"n_readmem\" assigned a value but never read" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1425867545603 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_writemem newInstructionDecode.sv(74) " "Verilog HDL or VHDL warning at newInstructionDecode.sv(74): object \"n_writemem\" assigned a value but never read" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1425867545603 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 newInstructionDecode.sv(176) " "Verilog HDL assignment warning at newInstructionDecode.sv(176): truncated value with size 8 to match size of target (4)" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425867545603 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "outputPCResetFlag hlt newInstructionDecode.sv(494) " "Verilog HDL warning at newInstructionDecode.sv(494): variable outputPCResetFlag in static task or function hlt may have unintended latch behavior" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 494 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1425867545603 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "haltFlag hlt newInstructionDecode.sv(495) " "Verilog HDL warning at newInstructionDecode.sv(495): variable haltFlag in static task or function hlt may have unintended latch behavior" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 495 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1425867545603 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hlt.outputPCResetFlag 0 newInstructionDecode.sv(494) " "Net \"hlt.outputPCResetFlag\" at newInstructionDecode.sv(494) has no driver or initial value, using a default initial value '0'" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 494 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1425867545603 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hlt.haltFlag 0 newInstructionDecode.sv(495) " "Net \"hlt.haltFlag\" at newInstructionDecode.sv(495) has no driver or initial value, using a default initial value '0'" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 495 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1425867545603 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "labelPassFlagOut newInstructionDecode.sv(21) " "Output port \"labelPassFlagOut\" at newInstructionDecode.sv(21) has no driver" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1425867545603 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "writemem newInstructionDecode.sv(22) " "Output port \"writemem\" at newInstructionDecode.sv(22) has no driver" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1425867545603 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readmem newInstructionDecode.sv(23) " "Output port \"readmem\" at newInstructionDecode.sv(23) has no driver" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1425867545603 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hlt.haltFlag newInstructionDecode.sv(509) " "Inferred latch for \"hlt.haltFlag\" at newInstructionDecode.sv(509)" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425867545603 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:if_id_name " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:if_id_name\"" {  } { { "CS141L.bdf" "if_id_name" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 24 176 408 168 "if_id_name" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425867545619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testerROM testerROM:testerrom_name " "Elaborating entity \"testerROM\" for hierarchy \"testerROM:testerrom_name\"" {  } { { "CS141L.bdf" "testerrom_name" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 256 -264 -112 336 "testerrom_name" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425867545634 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 testerROM.sv(14) " "Net \"rom.data_a\" at testerROM.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testerROM.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|testerROM:testerrom_name"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 testerROM.sv(14) " "Net \"rom.waddr_a\" at testerROM.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testerROM.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|testerROM:testerrom_name"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 testerROM.sv(14) " "Net \"rom.we_a\" at testerROM.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testerROM.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|testerROM:testerrom_name"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter_logic program_counter_logic:pcl_name " "Elaborating entity \"program_counter_logic\" for hierarchy \"program_counter_logic:pcl_name\"" {  } { { "CS141L.bdf" "pcl_name" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 256 -752 -520 432 "pcl_name" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425867545634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 program_counter_logic.sv(24) " "Verilog HDL assignment warning at program_counter_logic.sv(24): truncated value with size 32 to match size of target (16)" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/program_counter_logic.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|program_counter_logic:gkjhkjhkjhkjhkh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 program_counter_logic.sv(46) " "Verilog HDL assignment warning at program_counter_logic.sv(46): truncated value with size 32 to match size of target (8)" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/program_counter_logic.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|program_counter_logic:gkjhkjhkjhkjhkh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 program_counter_logic.sv(52) " "Verilog HDL assignment warning at program_counter_logic.sv(52): truncated value with size 32 to match size of target (8)" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/program_counter_logic.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|program_counter_logic:gkjhkjhkjhkjhkh"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:hjkkasdf " "Elaborating entity \"alu\" for hierarchy \"alu:hjkkasdf\"" {  } { { "CS141L.bdf" "hjkkasdf" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 272 2680 2888 384 "hjkkasdf" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425867545634 ""}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "overflow add alu.sv(49) " "Verilog HDL warning at alu.sv(49): variable overflow in static task or function add may have unintended latch behavior" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv" 49 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|alu:hjkkasdf"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "lessThanFlag lessThan alu.sv(100) " "Verilog HDL warning at alu.sv(100): variable lessThanFlag in static task or function lessThan may have unintended latch behavior" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv" 100 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|alu:hjkkasdf"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.sv(17) " "Verilog HDL Case Statement warning at alu.sv(17): incomplete case statement has no default case item" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|alu:hjkkasdf"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.sv(11) " "Verilog HDL Always Construct warning at alu.sv(11): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|alu:hjkkasdf"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow alu.sv(11) " "Verilog HDL Always Construct warning at alu.sv(11): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|alu:hjkkasdf"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "add.result\[7\] 0 alu.sv(49) " "Net \"add.result\[7\]\" at alu.sv(49) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|alu:hjkkasdf"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "add.overflow 0 alu.sv(49) " "Net \"add.overflow\" at alu.sv(49) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|alu:hjkkasdf"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lessThan.lessThanFlag 0 alu.sv(100) " "Net \"lessThan.lessThanFlag\" at alu.sv(100) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv" 100 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|alu:hjkkasdf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[0\] alu.sv(11) " "Inferred latch for \"overflow\[0\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|alu:hjkkasdf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[1\] alu.sv(11) " "Inferred latch for \"overflow\[1\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|alu:hjkkasdf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[2\] alu.sv(11) " "Inferred latch for \"overflow\[2\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|alu:hjkkasdf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[3\] alu.sv(11) " "Inferred latch for \"overflow\[3\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|alu:hjkkasdf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[4\] alu.sv(11) " "Inferred latch for \"overflow\[4\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|alu:hjkkasdf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[5\] alu.sv(11) " "Inferred latch for \"overflow\[5\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|alu:hjkkasdf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[6\] alu.sv(11) " "Inferred latch for \"overflow\[6\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|alu:hjkkasdf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow\[7\] alu.sv(11) " "Inferred latch for \"overflow\[7\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|alu:hjkkasdf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.sv(11) " "Inferred latch for \"result\[0\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|alu:hjkkasdf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.sv(11) " "Inferred latch for \"result\[1\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|alu:hjkkasdf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.sv(11) " "Inferred latch for \"result\[2\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|alu:hjkkasdf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.sv(11) " "Inferred latch for \"result\[3\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|alu:hjkkasdf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.sv(11) " "Inferred latch for \"result\[4\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|alu:hjkkasdf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.sv(11) " "Inferred latch for \"result\[5\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|alu:hjkkasdf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.sv(11) " "Inferred latch for \"result\[6\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|alu:hjkkasdf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.sv(11) " "Inferred latch for \"result\[7\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425867545634 "|CS141L|alu:hjkkasdf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_ALU REG_ALU:reg_alu " "Elaborating entity \"REG_ALU\" for hierarchy \"REG_ALU:reg_alu\"" {  } { { "CS141L.bdf" "reg_alu" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { -144 1824 2064 96 "reg_alu" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425867545634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile32x8 regfile32x8:inst9 " "Elaborating entity \"regfile32x8\" for hierarchy \"regfile32x8:inst9\"" {  } { { "CS141L.bdf" "inst9" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 312 1528 1776 520 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425867545650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:bm3 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:bm3\"" {  } { { "CS141L.bdf" "bm3" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 624 4624 4736 712 "bm3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425867545697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:bm3 " "Elaborated megafunction instantiation \"BUSMUX:bm3\"" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 624 4624 4736 712 "bm3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867545697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:bm3 " "Instantiated megafunction \"BUSMUX:bm3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425867545697 ""}  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 624 4624 4736 712 "bm3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425867545697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:bm3\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:bm3\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/14.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425867545775 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:bm3\|lpm_mux:\$00000 BUSMUX:bm3 " "Elaborated megafunction instantiation \"BUSMUX:bm3\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:bm3\"" {  } { { "busmux.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 624 4624 4736 712 "bm3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425867545775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_erc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_erc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_erc " "Found entity 1: mux_erc" {  } { { "db/mux_erc.tdf" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/db/mux_erc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867545868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867545868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_erc BUSMUX:bm3\|lpm_mux:\$00000\|mux_erc:auto_generated " "Elaborating entity \"mux_erc\" for hierarchy \"BUSMUX:bm3\|lpm_mux:\$00000\|mux_erc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425867545868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_WB M_WB:inst1 " "Elaborating entity \"M_WB\" for hierarchy \"M_WB:inst1\"" {  } { { "CS141L.bdf" "inst1" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { -104 4056 4296 40 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425867545883 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkOut M_WB.sv(22) " "Verilog HDL or VHDL warning at M_WB.sv(22): object \"clkOut\" assigned a value but never read" {  } { { "M_WB.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/M_WB.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1425867545883 "|CS141L|M_WB:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram_with_init single_port_ram_with_init:inst5 " "Elaborating entity \"single_port_ram_with_init\" for hierarchy \"single_port_ram_with_init:inst5\"" {  } { { "CS141L.bdf" "inst5" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 120 2672 2904 264 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425867545883 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "21mux:inst27\|5~0 " "Found clock multiplexer 21mux:inst27\|5~0" {  } { { "21mux.bdf" "" { Schematic "c:/altera/14.1/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1425867546365 "|CS141L|21mux:inst27|5~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1425867546365 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "regfile32x8:inst9\|labelfile " "RAM logic \"regfile32x8:inst9\|labelfile\" is uninferred due to inappropriate RAM size" {  } { { "regfile32x8.sv" "labelfile" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/regfile32x8.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1425867546396 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1425867546396 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/db/CS141L.ram0_testerROM_61eacb6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/db/CS141L.ram0_testerROM_61eacb6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1425867546412 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "id_signFlag GND " "Pin \"id_signFlag\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 408 1000 1176 424 "id_signFlag" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|id_signFlag"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_labelFlag GND " "Pin \"id_labelFlag\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 376 1000 1176 392 "id_labelFlag" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|id_labelFlag"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_branchFlag GND " "Pin \"id_branchFlag\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 360 1000 1176 376 "id_branchFlag" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|id_branchFlag"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_labelValue\[7\] GND " "Pin \"id_labelValue\[7\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 424 1000 1185 440 "id_labelValue\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|id_labelValue[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_labelValue\[6\] GND " "Pin \"id_labelValue\[6\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 424 1000 1185 440 "id_labelValue\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|id_labelValue[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_labelValue\[5\] GND " "Pin \"id_labelValue\[5\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 424 1000 1185 440 "id_labelValue\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|id_labelValue[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_labelValue\[4\] GND " "Pin \"id_labelValue\[4\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 424 1000 1185 440 "id_labelValue\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|id_labelValue[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_labelValue\[3\] GND " "Pin \"id_labelValue\[3\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 424 1000 1185 440 "id_labelValue\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|id_labelValue[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_labelValue\[2\] GND " "Pin \"id_labelValue\[2\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 424 1000 1185 440 "id_labelValue\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|id_labelValue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_labelValue\[1\] GND " "Pin \"id_labelValue\[1\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 424 1000 1185 440 "id_labelValue\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|id_labelValue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_labelValue\[0\] GND " "Pin \"id_labelValue\[0\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 424 1000 1185 440 "id_labelValue\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|id_labelValue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_rd\[3\] GND " "Pin \"id_rd\[3\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 344 1000 1176 360 "id_rd\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|id_rd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_rd\[2\] GND " "Pin \"id_rd\[2\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 344 1000 1176 360 "id_rd\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|id_rd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_rd\[1\] GND " "Pin \"id_rd\[1\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 344 1000 1176 360 "id_rd\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|id_rd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_rs\[3\] GND " "Pin \"id_rs\[3\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 312 1000 1176 328 "id_rs\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|id_rs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_rs\[2\] GND " "Pin \"id_rs\[2\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 312 1000 1176 328 "id_rs\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|id_rs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_rs\[1\] GND " "Pin \"id_rs\[1\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 312 1000 1176 328 "id_rs\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|id_rs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_rt\[3\] GND " "Pin \"id_rt\[3\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 328 1000 1176 344 "id_rt\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|id_rt[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_rt\[2\] GND " "Pin \"id_rt\[2\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 328 1000 1176 344 "id_rt\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|id_rt[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_rt\[1\] GND " "Pin \"id_rt\[1\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 328 1000 1176 344 "id_rt\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|id_rt[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_value\[7\] GND " "Pin \"id_value\[7\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 296 1000 1176 312 "id_value\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|id_value[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_value\[6\] GND " "Pin \"id_value\[6\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 296 1000 1176 312 "id_value\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|id_value[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_value\[5\] GND " "Pin \"id_value\[5\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 296 1000 1176 312 "id_value\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|id_value[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_value\[4\] GND " "Pin \"id_value\[4\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 296 1000 1176 312 "id_value\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|id_value[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_value\[3\] GND " "Pin \"id_value\[3\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 296 1000 1176 312 "id_value\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|id_value[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_value\[2\] GND " "Pin \"id_value\[2\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 296 1000 1176 312 "id_value\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|id_value[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "id_value\[1\] GND " "Pin \"id_value\[1\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 296 1000 1176 312 "id_value\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|id_value[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IFID_instructionOut\[3\] GND " "Pin \"IFID_instructionOut\[3\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 64 528 746 80 "IFID_instructionOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|IFID_instructionOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IFID_instructionOut\[2\] GND " "Pin \"IFID_instructionOut\[2\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 64 528 746 80 "IFID_instructionOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|IFID_instructionOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "romQ\[3\] GND " "Pin \"romQ\[3\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 280 -88 88 296 "romQ\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|romQ[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "romQ\[2\] GND " "Pin \"romQ\[2\]\" is stuck at GND" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 280 -88 88 296 "romQ\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425867546945 "|CS141L|romQ[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1425867546945 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "216 " "216 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1425867547008 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1425867547335 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867547335 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1425867547616 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1425867547616 ""} { "Info" "ICUT_CUT_TM_LCELLS" "55 " "Implemented 55 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1425867547616 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1425867547616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "607 " "Peak virtual memory: 607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425867547663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 19:19:07 2015 " "Processing ended: Sun Mar 08 19:19:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425867547663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425867547663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425867547663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425867547663 ""}
