#ifndef ERROR_STATUS_H
#define ERROR_STATUS_H


typedef enum
{
    ALL_OK = 0x00,
    NOK,
    NULL_PTR,
    INV_ARG,
    RCC_TIMEOUT,
    RCC_INV_CLK,
    RCC_INV_CFG,
    RCC_INV_CLK_SRC,
    RCC_PLL_CFG_WHILE_EN,
    RCC_PLL_INV_M,
    RCC_PLL_INV_N,
    RCC_PLL_INV_P,
    RCC_PLL_INV_Q,
    RCC_PLL_INV_R,
    RCC_INV_PLL_SRC,
    RCC_INV_AHB_CLK_PRE,
    RCC_INV_APB_LS_CLK_PRE,
    RCC_INV_APB_HS_CLK_PRE,
    RCC_INV_INT_RDY_STATE,
    RCC_INV_MCO_PRE,
    RCC_INV_BUS,
    GPIO_INV_PORT,
    GPIO_INV_PIN,
    NVIC_INV_IRQ_NUM,
    NVIC_INV_IRQ_PRI,
    LCD_BUSY,
    LCD_BUF_OVF,
    USART_INV_MODULE,
    USART_INV_OVERSAMPLE_MODE,
    USART_ZERO_VAL_MANTISSA,
    USART_INV_ARG,
    USART_INV_MODE,
    USART_INV_IRQ,
    USART_INV_WORD_LEN,
    USART_INV_PARITY_SEL,
    USART_INV_PARITY_CON,
    USART_INV_STOP_BIT,
    USART_TIMEOUT,
    DMA_INV_MODULE,
    DMA_INV_STREAM,
    DMA_INV_IRQ,
    DMA_INV_PERIPHERAL_REQUEST,
    DMA_INV_BURST,
    DMA_INV_PRIORITY,
    DMA_INV_DBM,
    DMA_INV_INC_OFF,
    DMA_INV_DATA_SIZE,
    DMA_INV_INC_MODE,
    DMA_INV_CIRC_MODE,
    DMA_INV_TRANSFER_DIR,
    DMA_INV_PERIPHERAL_FLOW_CONTROLLER,
    DMA_INV_DMDIS,
    DMA_INV_FIFO_THRESHOLD,
    DMA_MEMCPY_TIMEOUT,
    HUSART_INV_BUF_SIZE,
    // FLASH_
} SRV_enuErrorStatus_t;


#endif
