{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731392073469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731392073469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 15:14:33 2024 " "Processing started: Tue Nov 12 15:14:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731392073469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392073469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rv64i -c rv64i " "Command: quartus_map --read_settings_files=on --write_settings_files=off rv64i -c rv64i" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392073469 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731392073559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 64 " "Parallel compilation is enabled and will use 16 of the 64 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731392073560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/peripheral_blocks/uart/uart_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/peripheral_blocks/uart/uart_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wrap " "Found entity 1: uart_wrap" {  } { { "rv64i/peripheral_blocks/uart/uart_wrap.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/uart/uart_wrap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/peripheral_blocks/uart/uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/peripheral_blocks/uart/uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Found entity 1: uart_transmitter" {  } { { "rv64i/peripheral_blocks/uart/uart_transmitter.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/uart/uart_transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/peripheral_blocks/uart/uart_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/peripheral_blocks/uart/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Found entity 1: uart_receiver" {  } { { "rv64i/peripheral_blocks/uart/uart_receiver.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/uart/uart_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/peripheral_blocks/uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/peripheral_blocks/uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "rv64i/peripheral_blocks/uart/uart.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/uart/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/peripheral_blocks/timer/TimerCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/peripheral_blocks/timer/TimerCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerCounter " "Found entity 1: TimerCounter" {  } { { "rv64i/peripheral_blocks/timer/TimerCounter.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/timer/TimerCounter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/peripheral_blocks/tbman/tbman_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/peripheral_blocks/tbman/tbman_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbman_wrap " "Found entity 1: tbman_wrap" {  } { { "rv64i/peripheral_blocks/tbman/tbman_wrap.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/tbman/tbman_wrap.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/peripheral_blocks/tbman/tbman_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/peripheral_blocks/tbman/tbman_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbman_regs " "Found entity 1: tbman_regs" {  } { { "rv64i/peripheral_blocks/tbman/tbman_regs.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/tbman/tbman_regs.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/peripheral_blocks/tbman/tbman_apbs.v 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/peripheral_blocks/tbman/tbman_apbs.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbman_apbs " "Found entity 1: tbman_apbs" {  } { { "rv64i/peripheral_blocks/tbman/tbman_apbs.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/tbman/tbman_apbs.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/peripheral_blocks/data_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/peripheral_blocks/data_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mux " "Found entity 1: data_mux" {  } { { "rv64i/peripheral_blocks/data_mux.sv" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/data_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/peripheral_blocks/Adder_Decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/peripheral_blocks/Adder_Decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_Decoder " "Found entity 1: Adder_Decoder" {  } { { "rv64i/peripheral_blocks/Adder_Decoder.sv" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/Adder_Decoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/building_blocks/mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/building_blocks/mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "rv64i/building_blocks/mux3.sv" "" { Text "/home/student08/final_project/rv64i/building_blocks/mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/building_blocks/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/building_blocks/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "rv64i/building_blocks/mux2.sv" "" { Text "/home/student08/final_project/rv64i/building_blocks/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/building_blocks/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/building_blocks/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "rv64i/building_blocks/flopr.sv" "" { Text "/home/student08/final_project/rv64i/building_blocks/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/building_blocks/flopflr.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/building_blocks/flopflr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopflr " "Found entity 1: flopflr" {  } { { "rv64i/building_blocks/flopflr.sv" "" { Text "/home/student08/final_project/rv64i/building_blocks/flopflr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/building_blocks/flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/building_blocks/flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "rv64i/building_blocks/flopenr.sv" "" { Text "/home/student08/final_project/rv64i/building_blocks/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/building_blocks/extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/building_blocks/extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "rv64i/building_blocks/extend.sv" "" { Text "/home/student08/final_project/rv64i/building_blocks/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/building_blocks/adder.sv 5 5 " "Found 5 design units, including 5 entities, in source file rv64i/building_blocks/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "rv64i/building_blocks/adder.sv" "" { Text "/home/student08/final_project/rv64i/building_blocks/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076772 ""} { "Info" "ISGN_ENTITY_NAME" "2 cla_32bit " "Found entity 2: cla_32bit" {  } { { "rv64i/building_blocks/adder.sv" "" { Text "/home/student08/final_project/rv64i/building_blocks/adder.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076772 ""} { "Info" "ISGN_ENTITY_NAME" "3 cla_8bit " "Found entity 3: cla_8bit" {  } { { "rv64i/building_blocks/adder.sv" "" { Text "/home/student08/final_project/rv64i/building_blocks/adder.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076772 ""} { "Info" "ISGN_ENTITY_NAME" "4 cla_unit_8bit " "Found entity 4: cla_unit_8bit" {  } { { "rv64i/building_blocks/adder.sv" "" { Text "/home/student08/final_project/rv64i/building_blocks/adder.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076772 ""} { "Info" "ISGN_ENTITY_NAME" "5 full_adder " "Found entity 5: full_adder" {  } { { "rv64i/building_blocks/adder.sv" "" { Text "/home/student08/final_project/rv64i/building_blocks/adder.sv" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/RV32I_System.v 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/RV32I_System.v" { { "Info" "ISGN_ENTITY_NAME" "1 RV32I_System " "Found entity 1: RV32I_System" {  } { { "rv64i/RV32I_System.v" "" { Text "/home/student08/final_project/rv64i/RV32I_System.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/riscvsingle.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/riscvsingle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscvsingle " "Found entity 1: riscvsingle" {  } { { "rv64i/riscvsingle.sv" "" { Text "/home/student08/final_project/rv64i/riscvsingle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/reg_file_async.v 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/reg_file_async.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_async " "Found entity 1: reg_file_async" {  } { { "rv64i/reg_file_async.v" "" { Text "/home/student08/final_project/rv64i/reg_file_async.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "rv64i/maindec.sv" "" { Text "/home/student08/final_project/rv64i/maindec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "rv64i/hazard_unit.sv" "" { Text "/home/student08/final_project/rv64i/hazard_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/dualport_mem_synch_rw_dualclk.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/dualport_mem_synch_rw_dualclk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dualport_mem_synch_rw_dualclk " "Found entity 1: dualport_mem_synch_rw_dualclk" {  } { { "rv64i/dualport_mem_synch_rw_dualclk.sv" "" { Text "/home/student08/final_project/rv64i/dualport_mem_synch_rw_dualclk.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "rv64i/datapath.sv" "" { Text "/home/student08/final_project/rv64i/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/csr_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/csr_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_reg " "Found entity 1: csr_reg" {  } { { "rv64i/csr_reg.sv" "" { Text "/home/student08/final_project/rv64i/csr_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "rv64i/controller.sv" "" { Text "/home/student08/final_project/rv64i/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/Branch_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/Branch_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_logic " "Found entity 1: Branch_logic" {  } { { "rv64i/Branch_logic.sv" "" { Text "/home/student08/final_project/rv64i/Branch_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/BE_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/BE_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BE_logic " "Found entity 1: BE_logic" {  } { { "rv64i/BE_logic.sv" "" { Text "/home/student08/final_project/rv64i/BE_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "rv64i/aludec.sv" "" { Text "/home/student08/final_project/rv64i/aludec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv64i/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file rv64i/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "rv64i/alu.sv" "" { Text "/home/student08/final_project/rv64i/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731392076778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076778 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RV32I_System " "Elaborating entity \"RV32I_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731392076818 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkb RV32I_System.v(64) " "Verilog HDL or VHDL warning at RV32I_System.v(64): object \"clkb\" assigned a value but never read" {  } { { "rv64i/RV32I_System.v" "" { Text "/home/student08/final_project/rv64i/RV32I_System.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731392076819 "|RV32I_System"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscvsingle riscvsingle:icpu " "Elaborating entity \"riscvsingle\" for hierarchy \"riscvsingle:icpu\"" {  } { { "rv64i/RV32I_System.v" "icpu" { Text "/home/student08/final_project/rv64i/RV32I_System.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392076833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller riscvsingle:icpu\|controller:u_controller " "Elaborating entity \"controller\" for hierarchy \"riscvsingle:icpu\|controller:u_controller\"" {  } { { "rv64i/riscvsingle.sv" "u_controller" { Text "/home/student08/final_project/rv64i/riscvsingle.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392076838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec riscvsingle:icpu\|controller:u_controller\|maindec:mdec " "Elaborating entity \"maindec\" for hierarchy \"riscvsingle:icpu\|controller:u_controller\|maindec:mdec\"" {  } { { "rv64i/controller.sv" "mdec" { Text "/home/student08/final_project/rv64i/controller.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392076840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec riscvsingle:icpu\|controller:u_controller\|aludec:adec " "Elaborating entity \"aludec\" for hierarchy \"riscvsingle:icpu\|controller:u_controller\|aludec:adec\"" {  } { { "rv64i/controller.sv" "adec" { Text "/home/student08/final_project/rv64i/controller.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392076843 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControl aludec.sv(26) " "Verilog HDL Always Construct warning at aludec.sv(26): inferring latch(es) for variable \"ALUControl\", which holds its previous value in one or more paths through the always construct" {  } { { "rv64i/aludec.sv" "" { Text "/home/student08/final_project/rv64i/aludec.sv" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731392076844 "|RV32I_System|riscvsingle:icpu|controller:u_controller|aludec:adec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] aludec.sv(28) " "Inferred latch for \"ALUControl\[0\]\" at aludec.sv(28)" {  } { { "rv64i/aludec.sv" "" { Text "/home/student08/final_project/rv64i/aludec.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076844 "|RV32I_System|riscvsingle:icpu|controller:u_controller|aludec:adec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] aludec.sv(28) " "Inferred latch for \"ALUControl\[1\]\" at aludec.sv(28)" {  } { { "rv64i/aludec.sv" "" { Text "/home/student08/final_project/rv64i/aludec.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076844 "|RV32I_System|riscvsingle:icpu|controller:u_controller|aludec:adec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] aludec.sv(28) " "Inferred latch for \"ALUControl\[2\]\" at aludec.sv(28)" {  } { { "rv64i/aludec.sv" "" { Text "/home/student08/final_project/rv64i/aludec.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076844 "|RV32I_System|riscvsingle:icpu|controller:u_controller|aludec:adec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[3\] aludec.sv(28) " "Inferred latch for \"ALUControl\[3\]\" at aludec.sv(28)" {  } { { "rv64i/aludec.sv" "" { Text "/home/student08/final_project/rv64i/aludec.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392076844 "|RV32I_System|riscvsingle:icpu|controller:u_controller|aludec:adec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_logic riscvsingle:icpu\|controller:u_controller\|Branch_logic:u_branch_logic " "Elaborating entity \"Branch_logic\" for hierarchy \"riscvsingle:icpu\|controller:u_controller\|Branch_logic:u_branch_logic\"" {  } { { "rv64i/controller.sv" "u_branch_logic" { Text "/home/student08/final_project/rv64i/controller.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392076846 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCSrc Branch_logic.sv(29) " "Verilog HDL Always Construct warning at Branch_logic.sv(29): inferring latch(es) for variable \"PCSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "rv64i/Branch_logic.sv" "" { Text "/home/student08/final_project/rv64i/Branch_logic.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731392076846 "|RV32I_System|riscvsingle:icpu|controller:u_controller|Branch_logic:u_branch_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath riscvsingle:icpu\|datapath:i_datapath " "Elaborating entity \"datapath\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\"" {  } { { "rv64i/riscvsingle.sv" "i_datapath" { Text "/home/student08/final_project/rv64i/riscvsingle.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392076853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 riscvsingle:icpu\|datapath:i_datapath\|mux3:u_pc_mux3 " "Elaborating entity \"mux3\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|mux3:u_pc_mux3\"" {  } { { "rv64i/datapath.sv" "u_pc_mux3" { Text "/home/student08/final_project/rv64i/datapath.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392076878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr riscvsingle:icpu\|datapath:i_datapath\|flopenr:u_pc_register " "Elaborating entity \"flopenr\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|flopenr:u_pc_register\"" {  } { { "rv64i/datapath.sv" "u_pc_register" { Text "/home/student08/final_project/rv64i/datapath.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392076882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder riscvsingle:icpu\|datapath:i_datapath\|adder:u_pc_plus4 " "Elaborating entity \"adder\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|adder:u_pc_plus4\"" {  } { { "rv64i/datapath.sv" "u_pc_plus4" { Text "/home/student08/final_project/rv64i/datapath.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392076885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_32bit riscvsingle:icpu\|datapath:i_datapath\|adder:u_pc_plus4\|cla_32bit:CLA_32bit_01 " "Elaborating entity \"cla_32bit\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|adder:u_pc_plus4\|cla_32bit:CLA_32bit_01\"" {  } { { "rv64i/building_blocks/adder.sv" "CLA_32bit_01" { Text "/home/student08/final_project/rv64i/building_blocks/adder.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392076888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_8bit riscvsingle:icpu\|datapath:i_datapath\|adder:u_pc_plus4\|cla_32bit:CLA_32bit_01\|cla_8bit:CLA_8bit_01 " "Elaborating entity \"cla_8bit\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|adder:u_pc_plus4\|cla_32bit:CLA_32bit_01\|cla_8bit:CLA_8bit_01\"" {  } { { "rv64i/building_blocks/adder.sv" "CLA_8bit_01" { Text "/home/student08/final_project/rv64i/building_blocks/adder.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392076890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder riscvsingle:icpu\|datapath:i_datapath\|adder:u_pc_plus4\|cla_32bit:CLA_32bit_01\|cla_8bit:CLA_8bit_01\|full_adder:fa0 " "Elaborating entity \"full_adder\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|adder:u_pc_plus4\|cla_32bit:CLA_32bit_01\|cla_8bit:CLA_8bit_01\|full_adder:fa0\"" {  } { { "rv64i/building_blocks/adder.sv" "fa0" { Text "/home/student08/final_project/rv64i/building_blocks/adder.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392076892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_unit_8bit riscvsingle:icpu\|datapath:i_datapath\|adder:u_pc_plus4\|cla_32bit:CLA_32bit_01\|cla_8bit:CLA_8bit_01\|cla_unit_8bit:u_cla_unit " "Elaborating entity \"cla_unit_8bit\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|adder:u_pc_plus4\|cla_32bit:CLA_32bit_01\|cla_8bit:CLA_8bit_01\|cla_unit_8bit:u_cla_unit\"" {  } { { "rv64i/building_blocks/adder.sv" "u_cla_unit" { Text "/home/student08/final_project/rv64i/building_blocks/adder.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392076895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend riscvsingle:icpu\|datapath:i_datapath\|extend:u_Extend " "Elaborating entity \"extend\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|extend:u_Extend\"" {  } { { "rv64i/datapath.sv" "u_Extend" { Text "/home/student08/final_project/rv64i/datapath.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392076917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file_async riscvsingle:icpu\|datapath:i_datapath\|reg_file_async:rf " "Elaborating entity \"reg_file_async\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|reg_file_async:rf\"" {  } { { "rv64i/datapath.sv" "rf" { Text "/home/student08/final_project/rv64i/datapath.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392076945 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[0\] 0 reg_file_async.v(10) " "Net \"mem\[0\]\" at reg_file_async.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "rv64i/reg_file_async.v" "" { Text "/home/student08/final_project/rv64i/reg_file_async.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731392076970 "|RV32I_System|riscvsingle:icpu|datapath:i_datapath|reg_file_async:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 riscvsingle:icpu\|datapath:i_datapath\|mux2:u_srcB_mux2 " "Elaborating entity \"mux2\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|mux2:u_srcB_mux2\"" {  } { { "rv64i/datapath.sv" "u_srcB_mux2" { Text "/home/student08/final_project/rv64i/datapath.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392077027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu riscvsingle:icpu\|datapath:i_datapath\|alu:u_ALU " "Elaborating entity \"alu\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|alu:u_ALU\"" {  } { { "rv64i/datapath.sv" "u_ALU" { Text "/home/student08/final_project/rv64i/datapath.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392077029 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aZ alu.sv(15) " "Verilog HDL or VHDL warning at alu.sv(15): object \"aZ\" assigned a value but never read" {  } { { "rv64i/alu.sv" "" { Text "/home/student08/final_project/rv64i/alu.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731392077030 "|RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BE_logic riscvsingle:icpu\|datapath:i_datapath\|BE_logic:u_BE_logic " "Elaborating entity \"BE_logic\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|BE_logic:u_BE_logic\"" {  } { { "rv64i/datapath.sv" "u_BE_logic" { Text "/home/student08/final_project/rv64i/datapath.sv" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392077069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_reg riscvsingle:icpu\|datapath:i_datapath\|csr_reg:u_tohost_register " "Elaborating entity \"csr_reg\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|csr_reg:u_tohost_register\"" {  } { { "rv64i/datapath.sv" "u_tohost_register" { Text "/home/student08/final_project/rv64i/datapath.sv" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392077082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit riscvsingle:icpu\|datapath:i_datapath\|hazard_unit:u_hazard_unit " "Elaborating entity \"hazard_unit\" for hierarchy \"riscvsingle:icpu\|datapath:i_datapath\|hazard_unit:u_hazard_unit\"" {  } { { "rv64i/datapath.sv" "u_hazard_unit" { Text "/home/student08/final_project/rv64i/datapath.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392077086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr riscvsingle:icpu\|flopr:u_flopr_stall " "Elaborating entity \"flopr\" for hierarchy \"riscvsingle:icpu\|flopr:u_flopr_stall\"" {  } { { "rv64i/riscvsingle.sv" "u_flopr_stall" { Text "/home/student08/final_project/rv64i/riscvsingle.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392077119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr riscvsingle:icpu\|flopr:u_flopr_instr " "Elaborating entity \"flopr\" for hierarchy \"riscvsingle:icpu\|flopr:u_flopr_instr\"" {  } { { "rv64i/riscvsingle.sv" "u_flopr_instr" { Text "/home/student08/final_project/rv64i/riscvsingle.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392077120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 riscvsingle:icpu\|mux3:u_instr_mux3 " "Elaborating entity \"mux3\" for hierarchy \"riscvsingle:icpu\|mux3:u_instr_mux3\"" {  } { { "rv64i/riscvsingle.sv" "u_instr_mux3" { Text "/home/student08/final_project/rv64i/riscvsingle.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392077122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:u_instr_mux2 " "Elaborating entity \"mux2\" for hierarchy \"mux2:u_instr_mux2\"" {  } { { "rv64i/RV32I_System.v" "u_instr_mux2" { Text "/home/student08/final_project/rv64i/RV32I_System.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392077125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dualport_mem_synch_rw_dualclk dualport_mem_synch_rw_dualclk:imem " "Elaborating entity \"dualport_mem_synch_rw_dualclk\" for hierarchy \"dualport_mem_synch_rw_dualclk:imem\"" {  } { { "rv64i/RV32I_System.v" "imem" { Text "/home/student08/final_project/rv64i/RV32I_System.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392077126 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "MIF_HEX_FAIL dualport_mem_synch_rw_dualclk.sv(51) " "Verilog HDL Display System Task info at dualport_mem_synch_rw_dualclk.sv(51): MIF_HEX_FAIL" {  } { { "rv64i/dualport_mem_synch_rw_dualclk.sv" "" { Text "/home/student08/final_project/rv64i/dualport_mem_synch_rw_dualclk.sv" 51 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392077159 "|RV32I_System|dualport_mem_synch_rw_dualclk:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_Decoder Adder_Decoder:u_adder_decoder " "Elaborating entity \"Adder_Decoder\" for hierarchy \"Adder_Decoder:u_adder_decoder\"" {  } { { "rv64i/RV32I_System.v" "u_adder_decoder" { Text "/home/student08/final_project/rv64i/RV32I_System.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392099514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mux data_mux:u_data_mux " "Elaborating entity \"data_mux\" for hierarchy \"data_mux:u_data_mux\"" {  } { { "rv64i/RV32I_System.v" "u_data_mux" { Text "/home/student08/final_project/rv64i/RV32I_System.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392099515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tbman_wrap tbman_wrap:u_tb_man " "Elaborating entity \"tbman_wrap\" for hierarchy \"tbman_wrap:u_tb_man\"" {  } { { "rv64i/RV32I_System.v" "u_tb_man" { Text "/home/student08/final_project/rv64i/RV32I_System.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392099526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tbman_apbs tbman_wrap:u_tb_man\|tbman_apbs:u_tbman_apbs " "Elaborating entity \"tbman_apbs\" for hierarchy \"tbman_wrap:u_tb_man\|tbman_apbs:u_tbman_apbs\"" {  } { { "rv64i/peripheral_blocks/tbman/tbman_wrap.v" "u_tbman_apbs" { Text "/home/student08/final_project/rv64i/peripheral_blocks/tbman/tbman_wrap.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392099529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tbman_regs tbman_wrap:u_tb_man\|tbman_apbs:u_tbman_apbs\|tbman_regs:inst_tbman_regs " "Elaborating entity \"tbman_regs\" for hierarchy \"tbman_wrap:u_tb_man\|tbman_apbs:u_tbman_apbs\|tbman_regs:inst_tbman_regs\"" {  } { { "rv64i/peripheral_blocks/tbman/tbman_apbs.v" "inst_tbman_regs" { Text "/home/student08/final_project/rv64i/peripheral_blocks/tbman/tbman_apbs.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392099531 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__print_ren tbman_regs.v(59) " "Verilog HDL or VHDL warning at tbman_regs.v(59): object \"__print_ren\" assigned a value but never read" {  } { { "rv64i/peripheral_blocks/tbman/tbman_regs.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/tbman/tbman_regs.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731392099531 "|RV32I_System|tbman_wrap:u_tb_man|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__putint_ren tbman_regs.v(61) " "Verilog HDL or VHDL warning at tbman_regs.v(61): object \"__putint_ren\" assigned a value but never read" {  } { { "rv64i/peripheral_blocks/tbman/tbman_regs.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/tbman/tbman_regs.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731392099532 "|RV32I_System|tbman_wrap:u_tb_man|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__exit_ren tbman_regs.v(63) " "Verilog HDL or VHDL warning at tbman_regs.v(63): object \"__exit_ren\" assigned a value but never read" {  } { { "rv64i/peripheral_blocks/tbman/tbman_regs.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/tbman/tbman_regs.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731392099532 "|RV32I_System|tbman_wrap:u_tb_man|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__defines_wen tbman_regs.v(64) " "Verilog HDL or VHDL warning at tbman_regs.v(64): object \"__defines_wen\" assigned a value but never read" {  } { { "rv64i/peripheral_blocks/tbman/tbman_regs.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/tbman/tbman_regs.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731392099532 "|RV32I_System|tbman_wrap:u_tb_man|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__defines_ren tbman_regs.v(65) " "Verilog HDL or VHDL warning at tbman_regs.v(65): object \"__defines_ren\" assigned a value but never read" {  } { { "rv64i/peripheral_blocks/tbman/tbman_regs.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/tbman/tbman_regs.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731392099532 "|RV32I_System|tbman_wrap:u_tb_man|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__stub_wen tbman_regs.v(66) " "Verilog HDL or VHDL warning at tbman_regs.v(66): object \"__stub_wen\" assigned a value but never read" {  } { { "rv64i/peripheral_blocks/tbman/tbman_regs.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/tbman/tbman_regs.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731392099532 "|RV32I_System|tbman_wrap:u_tb_man|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__stub_ren tbman_regs.v(67) " "Verilog HDL or VHDL warning at tbman_regs.v(67): object \"__stub_ren\" assigned a value but never read" {  } { { "rv64i/peripheral_blocks/tbman/tbman_regs.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/tbman/tbman_regs.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731392099532 "|RV32I_System|tbman_wrap:u_tb_man|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__irq_force_ren tbman_regs.v(69) " "Verilog HDL or VHDL warning at tbman_regs.v(69): object \"__irq_force_ren\" assigned a value but never read" {  } { { "rv64i/peripheral_blocks/tbman/tbman_regs.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/tbman/tbman_regs.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731392099532 "|RV32I_System|tbman_wrap:u_tb_man|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "defines_sim_wdata tbman_regs.v(86) " "Verilog HDL or VHDL warning at tbman_regs.v(86): object \"defines_sim_wdata\" assigned a value but never read" {  } { { "rv64i/peripheral_blocks/tbman/tbman_regs.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/tbman/tbman_regs.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731392099532 "|RV32I_System|tbman_wrap:u_tb_man|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "defines_fpga_wdata tbman_regs.v(88) " "Verilog HDL or VHDL warning at tbman_regs.v(88): object \"defines_fpga_wdata\" assigned a value but never read" {  } { { "rv64i/peripheral_blocks/tbman/tbman_regs.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/tbman/tbman_regs.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731392099532 "|RV32I_System|tbman_wrap:u_tb_man|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stub_uart_wdata tbman_regs.v(94) " "Verilog HDL or VHDL warning at tbman_regs.v(94): object \"stub_uart_wdata\" assigned a value but never read" {  } { { "rv64i/peripheral_blocks/tbman/tbman_regs.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/tbman/tbman_regs.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731392099532 "|RV32I_System|tbman_wrap:u_tb_man|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stub_spi_wdata tbman_regs.v(96) " "Verilog HDL or VHDL warning at tbman_regs.v(96): object \"stub_spi_wdata\" assigned a value but never read" {  } { { "rv64i/peripheral_blocks/tbman/tbman_regs.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/tbman/tbman_regs.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731392099532 "|RV32I_System|tbman_wrap:u_tb_man|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stub_pwm_wdata tbman_regs.v(98) " "Verilog HDL or VHDL warning at tbman_regs.v(98): object \"stub_pwm_wdata\" assigned a value but never read" {  } { { "rv64i/peripheral_blocks/tbman/tbman_regs.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/tbman/tbman_regs.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731392099532 "|RV32I_System|tbman_wrap:u_tb_man|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerCounter TimerCounter:u_TimerCounter " "Elaborating entity \"TimerCounter\" for hierarchy \"TimerCounter:u_TimerCounter\"" {  } { { "rv64i/RV32I_System.v" "u_TimerCounter" { Text "/home/student08/final_project/rv64i/RV32I_System.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392099539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_wrap uart_wrap:u_uart_wrap " "Elaborating entity \"uart_wrap\" for hierarchy \"uart_wrap:u_uart_wrap\"" {  } { { "rv64i/RV32I_System.v" "u_uart_wrap" { Text "/home/student08/final_project/rv64i/RV32I_System.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392099545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart_wrap:u_uart_wrap\|uart:u_uart " "Elaborating entity \"uart\" for hierarchy \"uart_wrap:u_uart_wrap\|uart:u_uart\"" {  } { { "rv64i/peripheral_blocks/uart/uart_wrap.v" "u_uart" { Text "/home/student08/final_project/rv64i/peripheral_blocks/uart/uart_wrap.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392099548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_transmitter uart_wrap:u_uart_wrap\|uart:u_uart\|uart_transmitter:uatransmit " "Elaborating entity \"uart_transmitter\" for hierarchy \"uart_wrap:u_uart_wrap\|uart:u_uart\|uart_transmitter:uatransmit\"" {  } { { "rv64i/peripheral_blocks/uart/uart.v" "uatransmit" { Text "/home/student08/final_project/rv64i/peripheral_blocks/uart/uart.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392099550 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart_transmitter.v(33) " "Verilog HDL assignment warning at uart_transmitter.v(33): truncated value with size 32 to match size of target (11)" {  } { { "rv64i/peripheral_blocks/uart/uart_transmitter.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/uart/uart_transmitter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731392099550 "|RV32I_System|uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_transmitter.v(42) " "Verilog HDL assignment warning at uart_transmitter.v(42): truncated value with size 32 to match size of target (4)" {  } { { "rv64i/peripheral_blocks/uart/uart_transmitter.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/uart/uart_transmitter.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731392099550 "|RV32I_System|uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receiver uart_wrap:u_uart_wrap\|uart:u_uart\|uart_receiver:uareceive " "Elaborating entity \"uart_receiver\" for hierarchy \"uart_wrap:u_uart_wrap\|uart:u_uart\|uart_receiver:uareceive\"" {  } { { "rv64i/peripheral_blocks/uart/uart.v" "uareceive" { Text "/home/student08/final_project/rv64i/peripheral_blocks/uart/uart.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731392099552 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart_receiver.v(55) " "Verilog HDL assignment warning at uart_receiver.v(55): truncated value with size 32 to match size of target (11)" {  } { { "rv64i/peripheral_blocks/uart/uart_receiver.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/uart/uart_receiver.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731392099553 "|RV32I_System|uart_wrap:u_uart_wrap|uart:u_uart|uart_receiver:uareceive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_receiver.v(65) " "Verilog HDL assignment warning at uart_receiver.v(65): truncated value with size 32 to match size of target (4)" {  } { { "rv64i/peripheral_blocks/uart/uart_receiver.v" "" { Text "/home/student08/final_project/rv64i/peripheral_blocks/uart/uart_receiver.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731392099553 "|RV32I_System|uart_wrap:u_uart_wrap|uart:u_uart|uart_receiver:uareceive"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u_cont_D2E cont_D2E " "Node instance \"u_cont_D2E\" instantiates undefined entity \"cont_D2E\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "rv64i/controller.sv" "u_cont_D2E" { Text "/home/student08/final_project/rv64i/controller.sv" 122 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1731392099555 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u_cont_E2M cont_E2M " "Node instance \"u_cont_E2M\" instantiates undefined entity \"cont_E2M\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "rv64i/controller.sv" "u_cont_E2M" { Text "/home/student08/final_project/rv64i/controller.sv" 134 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1731392099555 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u_cont_M2W cont_M2W " "Node instance \"u_cont_M2W\" instantiates undefined entity \"cont_M2W\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "rv64i/controller.sv" "u_cont_M2W" { Text "/home/student08/final_project/rv64i/controller.sv" 146 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1731392099555 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u_data_F2D data_F2D " "Node instance \"u_data_F2D\" instantiates undefined entity \"data_F2D\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "rv64i/datapath.sv" "u_data_F2D" { Text "/home/student08/final_project/rv64i/datapath.sv" 261 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1731392099555 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u_data_D2E data_D2E " "Node instance \"u_data_D2E\" instantiates undefined entity \"data_D2E\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "rv64i/datapath.sv" "u_data_D2E" { Text "/home/student08/final_project/rv64i/datapath.sv" 287 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1731392099555 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u_data_E2M data_E2M " "Node instance \"u_data_E2M\" instantiates undefined entity \"data_E2M\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "rv64i/datapath.sv" "u_data_E2M" { Text "/home/student08/final_project/rv64i/datapath.sv" 304 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1731392099555 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u_data_M2W data_M2W " "Node instance \"u_data_M2W\" instantiates undefined entity \"data_M2W\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "rv64i/datapath.sv" "u_data_M2W" { Text "/home/student08/final_project/rv64i/datapath.sv" 330 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1731392099555 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u_GPIO GPIO " "Node instance \"u_GPIO\" instantiates undefined entity \"GPIO\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "rv64i/RV32I_System.v" "u_GPIO" { Text "/home/student08/final_project/rv64i/RV32I_System.v" 225 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1731392099555 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "665 " "Peak virtual memory: 665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731392099614 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 12 15:14:59 2024 " "Processing ended: Tue Nov 12 15:14:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731392099614 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731392099614 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731392099614 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731392099614 ""}
