// Seed: 3364947367
module module_0 (
    output wor   id_0,
    input  uwire id_1,
    input  wire  id_2
);
  wire id_4;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri1  id_1,
    output tri0  id_2,
    output uwire id_3,
    input  uwire id_4,
    input  wor   id_5,
    input  tri0  id_6,
    input  wor   id_7,
    input  wire  id_8,
    output uwire id_9,
    input  wire  id_10,
    output tri0  id_11,
    input  uwire id_12,
    input  tri0  id_13,
    output tri   id_14,
    input  wire  id_15,
    input  tri   id_16,
    input  tri0  id_17,
    input  uwire id_18,
    input  uwire id_19
);
  module_0(
      id_2, id_1, id_6
  );
endmodule
