{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79987,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79995,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000125458,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 7.91906e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.92909e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 7.91906e-05,
	"finish__design__instance__count__class:buffer": 5,
	"finish__design__instance__area__class:buffer": 33.7824,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 45.0432,
	"finish__design__instance__count__class:timing_repair_buffer": 36,
	"finish__design__instance__area__class:timing_repair_buffer": 148.893,
	"finish__design__instance__count__class:sequential_cell": 17,
	"finish__design__instance__area__class:sequential_cell": 435.418,
	"finish__design__instance__count__class:multi_input_combinational_cell": 52,
	"finish__design__instance__area__class:multi_input_combinational_cell": 384.118,
	"finish__design__instance__count": 114,
	"finish__design__instance__area": 1047.25,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.74952,
	"finish__clock__skew__setup": 0.00359274,
	"finish__clock__skew__hold": 0.00359274,
	"finish__timing__drv__max_slew_limit": 0.742695,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.792662,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000246183,
	"finish__power__switching__total": 8.52684e-05,
	"finish__power__leakage__total": 4.29449e-10,
	"finish__power__total": 0.000331452,
	"finish__design__io": 37,
	"finish__design__die__area": 6011.68,
	"finish__design__core__area": 5506.53,
	"finish__design__instance__count": 186,
	"finish__design__instance__area": 1137.34,
	"finish__design__instance__count__stdcell": 186,
	"finish__design__instance__area__stdcell": 1137.34,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.206544,
	"finish__design__instance__utilization__stdcell": 0.206544,
	"finish__design__rows": 27,
	"finish__design__rows:unithd": 27,
	"finish__design__sites": 4401,
	"finish__design__sites:unithd": 4401,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}