--- !Passed
Pass:            reflow-infer-unroll
Name:            ImplicitUnroll
DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 121, Column: 31 }
Function:        _Z3dfmP8Sp_valuePbPfRjPKfjPj
Args:            
  - String:          'Loop '''
  - LoopName:        VITIS_LOOP_121_3
  - String:          ''' is marked as complete unroll implied by the pipeline pragma'
...
--- !Passed
Pass:            reflow-infer-unroll
Name:            ImplicitUnroll
DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 114, Column: 31 }
Function:        _Z3dfmP8Sp_valuePbPfRjPKfjPj
Args:            
  - String:          'Loop '''
  - LoopName:        VITIS_LOOP_114_2
  - String:          ''' is marked as complete unroll implied by the pipeline pragma'
...
--- !Passed
Pass:            reflow-infer-unroll
Name:            ImplicitUnroll
DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 69, Column: 13 }
Function:        _Z18set_tile_broadcastPKjS0_PKfPN3hls6streamI7TilePktLi0EEEjj
Args:            
  - String:          'Loop '''
  - LoopName:        compare_all
  - String:          ''' is marked as complete unroll implied by the pipeline pragma'
...
--- !Passed
Pass:            reflow-pragma-loop-unroll
Name:            PragmaFullyUnroll
DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 33, Column: 0 }
Function:        _Z18set_tile_broadcastPKjS0_PKfPN3hls6streamI7TilePktLi0EEEjj
Args:            
  - String:          'Unrolling loop '''
  - LoopName:        VITIS_LOOP_94_1
  - String:          ''' ('
  - LoopLoc:         'src/spmm_device_fpga.cpp:94:22'
  - String:          ') '
  - String:          'in function '''
  - String:          set_tile_broadcast
  - String:          ''' completely with a factor of '
  - Factor:          '4'
...
--- !Passed
Pass:            reflow-pragma-loop-unroll
Name:            PragmaFullyUnroll
DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 33, Column: 0 }
Function:        _Z18set_tile_broadcastPKjS0_PKfPN3hls6streamI7TilePktLi0EEEjj
Args:            
  - String:          'Unrolling loop '''
  - LoopName:        compare_all
  - String:          ''' ('
  - LoopLoc:         'src/spmm_device_fpga.cpp:69:13'
  - String:          ') '
  - String:          'in function '''
  - String:          set_tile_broadcast
  - String:          ''' completely with a factor of '
  - Factor:          '4'
...
--- !Passed
Pass:            reflow-inliner
Name:            AutoInline
DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 161, Column: 0 }
Function:        _Z9pu_kernelRN3hls6streamI7TilePktLi0EEEPKfj
Args:            
  - String:          'Inlining function '''
  - Callee:          'write_to_Obuf(float*, float*, unsigned int, unsigned int)'
    DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 147, Column: 0 }
  - String:          ''' into '''
  - Caller:          'pu_kernel(hls::stream<TilePkt, 0>&, float const*, unsigned int)'
    DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 161, Column: 0 }
  - String:          ''''
...
--- !Passed
Pass:            reflow-array-partition
Name:            ArrayXform
DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 38, Column: 10 }
Function:        _Z18set_tile_broadcastPKjS0_PKfPN3hls6streamI7TilePktLi0EEEjj
Args:            
  - String:          'Applying '
  - String:          array_partition
  - String:          ' to '''
  - UOName:          seen_y
  - String:          ''':'
  - String:          ' '
  - Mode:            Complete
  - String:          ' partitioning'
  - String:          ' on dimension '
  - Dim:             '1'
  - String:          .
...
--- !Passed
Pass:            reflow-array-partition
Name:            ArrayXform
DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 39, Column: 10 }
Function:        _Z18set_tile_broadcastPKjS0_PKfPN3hls6streamI7TilePktLi0EEEjj
Args:            
  - String:          'Applying '
  - String:          array_partition
  - String:          ' to '''
  - UOName:          seen_v
  - String:          ''':'
  - String:          ' '
  - Mode:            Complete
  - String:          ' partitioning'
  - String:          ' on dimension '
  - Dim:             '1'
  - String:          .
...
--- !Passed
Pass:            reflow-array-partition
Name:            ArrayXform
DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 305, Column: 23 }
Function:        spmm_hls
Args:            
  - String:          'Applying '
  - String:          array_partition
  - String:          ' to '''
  - UOName:          s
  - String:          ''':'
  - String:          ' '
  - Mode:            Complete
  - String:          ' partitioning'
  - String:          ' on dimension '
  - Dim:             '1'
  - String:          .
...
--- !Passed
Pass:            reflow-aggr
Name:            AggrSucc
DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 305, Column: 23 }
Function:        spmm_hls
Args:            
  - String:          'Aggregating '
  - HwTyName:        'fifo (hls::stream)'
  - String:          ' variable '''
  - Name:            s_0
  - String:          ''' with '
  - AggregateTypeName: 'compact=bit'
  - String:          ' mode in '
  - Bitwidth:        '388'
  - String:          '-bits'
...
--- !Passed
Pass:            reflow-aggr
Name:            AggrSucc
DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 305, Column: 23 }
Function:        spmm_hls
Args:            
  - String:          'Aggregating '
  - HwTyName:        'fifo (hls::stream)'
  - String:          ' variable '''
  - Name:            s_1
  - String:          ''' with '
  - AggregateTypeName: 'compact=bit'
  - String:          ' mode in '
  - Bitwidth:        '388'
  - String:          '-bits'
...
--- !Passed
Pass:            reflow-aggr
Name:            AggrSucc
DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 305, Column: 23 }
Function:        spmm_hls
Args:            
  - String:          'Aggregating '
  - HwTyName:        'fifo (hls::stream)'
  - String:          ' variable '''
  - Name:            s_2
  - String:          ''' with '
  - AggregateTypeName: 'compact=bit'
  - String:          ' mode in '
  - Bitwidth:        '388'
  - String:          '-bits'
...
--- !Passed
Pass:            reflow-aggr
Name:            AggrSucc
DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 305, Column: 23 }
Function:        spmm_hls
Args:            
  - String:          'Aggregating '
  - HwTyName:        'fifo (hls::stream)'
  - String:          ' variable '''
  - Name:            s_3
  - String:          ''' with '
  - AggregateTypeName: 'compact=bit'
  - String:          ' mode in '
  - Bitwidth:        '388'
  - String:          '-bits'
...
--- !Passed
Pass:            reflow-burst-inference
Name:            BurstInferred
DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 114, Column: 31 }
Function:        _Z3dfmP8Sp_valuePbPfRjPKfjPj
Args:            
  - String:          'Sequential '
  - Direction:       read
  - String:          ' of '
  - Length:          variable
  - String:          ' length'
  - String:          ' has been inferred'
  - String:          ' _XLX_SEP_ OldID='
  - String:          for.inc.load.7
  - String:          ', '
  - String:          ' _XLX_SEP_ '
  - AccessID:        scevgepseq
  - String:          ' '
  - ArrayName:       B
  - String:          ' '
  - BundleName:      gmem3,gmem4,gmem5,gmem6
  - String:          ' '
  - LoopName:        VITIS_LOOP_114_2
  - String:          ' '
  - LoopLoc:         'src/spmm_device_fpga.cpp:114:31'
  - String:          ' '
  - Function:        'dfm(Sp_value*, bool*, float*, unsigned int&, float const*, unsigned int, unsigned int*)'
    DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 108, Column: 0 }
  - String:          ' '
...
--- !Missed
Pass:            reflow-burst-inference
Name:            AccessInCondBranch
DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 114, Column: 31 }
Function:        _Z3dfmP8Sp_valuePbPfRjPKfjPj
Args:            
  - String:          'Access '
  - Access:          call
    DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 114, Column: 31 }
  - String:          ' is in the conditional branch'
  - String:          ' _XLX_SEP_ '
  - AccessID:        scevgepseq
  - String:          ' '
  - ArrayName:       B
  - String:          ' '
  - BundleName:      gmem3,gmem4,gmem5,gmem6
  - String:          ' '
  - LoopName:        VITIS_LOOP_111_1
  - String:          ' '
  - LoopLoc:         'src/spmm_device_fpga.cpp:111:20'
  - String:          ' '
  - Function:        'dfm(Sp_value*, bool*, float*, unsigned int&, float const*, unsigned int, unsigned int*)'
    DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 108, Column: 0 }
  - String:          ' '
...
--- !Missed
Pass:            reflow-burst-inference
Name:            AccessInCondBranch
DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 62, Column: 25 }
Function:        _Z18set_tile_broadcastPKjS0_PKfPN3hls6streamI7TilePktLi0EEEjj
Args:            
  - String:          'Access '
  - Access:          tile.value
    DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 62, Column: 25 }
  - String:          ' is in the conditional branch'
  - String:          ' _XLX_SEP_ '
  - AccessID:        for.body14.load.2
  - String:          ' '
  - ArrayName:       a_val
  - String:          ' '
  - BundleName:      gmem2
  - String:          ' '
  - LoopName:        copy_tile_loop
  - String:          ' '
  - LoopLoc:         'src/spmm_device_fpga.cpp:57:5'
  - String:          ' '
  - Function:        'set_tile_broadcast(unsigned int const*, unsigned int const*, float const*, hls::stream<TilePkt, 0>*, unsigned int, unsigned int)'
    DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 33, Column: 0 }
  - String:          ' '
...
--- !Missed
Pass:            reflow-burst-inference
Name:            AccessInCondBranch
DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 63, Column: 25 }
Function:        _Z18set_tile_broadcastPKjS0_PKfPN3hls6streamI7TilePktLi0EEEjj
Args:            
  - String:          'Access '
  - Access:          seen_y
    DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 63, Column: 25 }
  - String:          ' is in the conditional branch'
  - String:          ' _XLX_SEP_ '
  - AccessID:        for.body14.load.5
  - String:          ' '
  - ArrayName:       col_idx
  - String:          ' '
  - BundleName:      gmem1
  - String:          ' '
  - LoopName:        copy_tile_loop
  - String:          ' '
  - LoopLoc:         'src/spmm_device_fpga.cpp:57:5'
  - String:          ' '
  - Function:        'set_tile_broadcast(unsigned int const*, unsigned int const*, float const*, hls::stream<TilePkt, 0>*, unsigned int, unsigned int)'
    DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 33, Column: 0 }
  - String:          ' '
...
--- !Missed
Pass:            reflow-burst-widen
Name:            GreaterOrEqualThreshold
DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 114, Column: 31 }
Function:        _Z3dfmP8Sp_valuePbPfRjPKfjPj
Args:            
  - String:          'Could not widen since type '
  - Type:            float
  - String:          ' size is greater than or equal to the max_widen_bitwidth threshold of '
  - Threshold:       '0'
  - String:          ' _XLX_SEP_ '
  - AccessID:        scevgepseq
  - String:          ' '
  - ArrayName:       B
  - String:          ' '
  - BundleName:      gmem3,gmem4,gmem5,gmem6
  - String:          ' '
  - LoopName:        VITIS_LOOP_114_2
  - String:          ' '
  - LoopLoc:         'src/spmm_device_fpga.cpp:114:31'
  - String:          ' '
  - Function:        'dfm(Sp_value*, bool*, float*, unsigned int&, float const*, unsigned int, unsigned int*)'
    DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 108, Column: 0 }
  - String:          ' '
...
--- !Passed
Pass:            reflow-infer-unroll
Name:            ImplicitUnroll
DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 121, Column: 31 }
Function:        _Z3dfmP8Sp_valuePbPfRjPKfjPj
Args:            
  - String:          'Loop '''
  - LoopName:        VITIS_LOOP_121_3
  - String:          ''' is marked as complete unroll implied by the pipeline pragma'
...
--- !Passed
Pass:            reflow-infer-unroll
Name:            ImplicitUnroll
DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 114, Column: 31 }
Function:        _Z3dfmP8Sp_valuePbPfRjPKfjPj
Args:            
  - String:          'Loop '''
  - LoopName:        VITIS_LOOP_114_2
  - String:          ''' is marked as complete unroll implied by the pipeline pragma'
...
--- !Passed
Pass:            reflow-burst-summary
Name:            BurstInferredVerboseSummary
DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 114, Column: 31 }
Function:        _Z3dfmP8Sp_valuePbPfRjPKfjPj.1
Args:            
  - String:          'Multiple burst '
  - Direction:       reads
  - String:          ' of '
  - Length:          variable
  - String:          ' length and bit width '
  - Width:           '32'
  - String:          ' has been inferred.'
  - String:          ' These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.'
  - String:          ' _XLX_SEP_ '
  - AccessID:        seq
  - String:          ' '
  - ArrayName:       ''
  - String:          ' '
  - BundleName:      gmem6
  - String:          ' '
  - LoopName:        VITIS_LOOP_114_2
  - String:          ' '
  - LoopLoc:         'src/spmm_device_fpga.cpp:114:31'
  - String:          ' '
  - Function:        'dfm(Sp_value*, bool*, float*, unsigned int&, float const*, unsigned int, unsigned int*) (.1)'
    DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 108, Column: 0 }
  - String:          ' '
...
--- !Passed
Pass:            reflow-burst-summary
Name:            BurstInferredSummary
DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 114, Column: 31 }
Function:        _Z3dfmP8Sp_valuePbPfRjPKfjPj.1
Args:            
  - String:          'Multiple burst '
  - Direction:       reads
  - String:          ' of '
  - Length:          variable
  - String:          ' length and bit width '
  - Width:           '32'
  - String:          ' in loop '''
  - LoopName:        VITIS_LOOP_114_2
  - String:          '''('
  - LoopLoc:         'src/spmm_device_fpga.cpp:114:31'
  - String:          ')'
  - String:          ' has been inferred on bundle '''
  - BundleName:      gmem6
  - String:          '''.'
  - String:          ' These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.'
...
--- !Passed
Pass:            reflow-infer-unroll
Name:            ImplicitUnroll
DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 121, Column: 31 }
Function:        _Z3dfmP8Sp_valuePbPfRjPKfjPj.1
Args:            
  - String:          'Loop '''
  - LoopName:        VITIS_LOOP_121_3
  - String:          ''' is marked as complete unroll implied by the pipeline pragma'
...
--- !Passed
Pass:            reflow-infer-unroll
Name:            ImplicitUnroll
DebugLoc:        { File: src/spmm_device_fpga.cpp, Line: 114, Column: 31 }
Function:        _Z3dfmP8Sp_valuePbPfRjPKfjPj.1
Args:            
  - String:          'Loop '''
  - LoopName:        VITIS_LOOP_114_2
  - String:          ''' is marked as complete unroll implied by the pipeline pragma'
...
