INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.srcs/sim_1/imports/src/divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hantaoz3/cs233git/FPGALab2/FPGALab2/FPGALab2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
