Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar 23 17:22:53 2023
| Host         : DELL-XPS15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Display_timing_summary_routed.rpt -pb Display_timing_summary_routed.pb -rpx Display_timing_summary_routed.rpx -warn_on_violation
| Design       : Display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.345        0.000                      0                   36        0.330        0.000                      0                   36        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.345        0.000                      0                   36        0.330        0.000                      0                   36        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 dispMux/counterClock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispMux/counterClock_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 0.828ns (19.914%)  route 3.330ns (80.086%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    dispMux/clock
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  dispMux/counterClock_reg[7]/Q
                         net (fo=2, routed)           1.411     7.006    dispMux/counterClock_reg[7]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.130 r  dispMux/counterAn[1]_i_3/O
                         net (fo=1, routed)           0.825     7.955    dispMux/counterAn[1]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.079 r  dispMux/counterAn[1]_i_2/O
                         net (fo=3, routed)           0.413     8.492    dispMux/counterAn_0
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.616 r  dispMux/counterClock[0]_i_1/O
                         net (fo=17, routed)          0.681     9.297    dispMux/counterClock[0]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  dispMux/counterClock_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.505    14.846    dispMux/clock
    SLICE_X62Y27         FDRE                                         r  dispMux/counterClock_reg[16]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y27         FDRE (Setup_fdre_C_R)       -0.429    14.642    dispMux/counterClock_reg[16]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 dispMux/counterClock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispMux/counterClock_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.828ns (20.085%)  route 3.295ns (79.915%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    dispMux/clock
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  dispMux/counterClock_reg[7]/Q
                         net (fo=2, routed)           1.411     7.006    dispMux/counterClock_reg[7]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.130 r  dispMux/counterAn[1]_i_3/O
                         net (fo=1, routed)           0.825     7.955    dispMux/counterAn[1]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.079 r  dispMux/counterAn[1]_i_2/O
                         net (fo=3, routed)           0.413     8.492    dispMux/counterAn_0
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.616 r  dispMux/counterClock[0]_i_1/O
                         net (fo=17, routed)          0.646     9.262    dispMux/counterClock[0]_i_1_n_0
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    dispMux/clock
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[4]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    14.675    dispMux/counterClock_reg[4]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -9.262    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 dispMux/counterClock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispMux/counterClock_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.828ns (20.085%)  route 3.295ns (79.915%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    dispMux/clock
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  dispMux/counterClock_reg[7]/Q
                         net (fo=2, routed)           1.411     7.006    dispMux/counterClock_reg[7]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.130 r  dispMux/counterAn[1]_i_3/O
                         net (fo=1, routed)           0.825     7.955    dispMux/counterAn[1]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.079 r  dispMux/counterAn[1]_i_2/O
                         net (fo=3, routed)           0.413     8.492    dispMux/counterAn_0
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.616 r  dispMux/counterClock[0]_i_1/O
                         net (fo=17, routed)          0.646     9.262    dispMux/counterClock[0]_i_1_n_0
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    dispMux/clock
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[5]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    14.675    dispMux/counterClock_reg[5]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -9.262    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 dispMux/counterClock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispMux/counterClock_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.828ns (20.085%)  route 3.295ns (79.915%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    dispMux/clock
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  dispMux/counterClock_reg[7]/Q
                         net (fo=2, routed)           1.411     7.006    dispMux/counterClock_reg[7]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.130 r  dispMux/counterAn[1]_i_3/O
                         net (fo=1, routed)           0.825     7.955    dispMux/counterAn[1]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.079 r  dispMux/counterAn[1]_i_2/O
                         net (fo=3, routed)           0.413     8.492    dispMux/counterAn_0
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.616 r  dispMux/counterClock[0]_i_1/O
                         net (fo=17, routed)          0.646     9.262    dispMux/counterClock[0]_i_1_n_0
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    dispMux/clock
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[6]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    14.675    dispMux/counterClock_reg[6]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -9.262    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 dispMux/counterClock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispMux/counterClock_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 0.828ns (20.085%)  route 3.295ns (79.915%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    dispMux/clock
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  dispMux/counterClock_reg[7]/Q
                         net (fo=2, routed)           1.411     7.006    dispMux/counterClock_reg[7]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.130 r  dispMux/counterAn[1]_i_3/O
                         net (fo=1, routed)           0.825     7.955    dispMux/counterAn[1]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.079 r  dispMux/counterAn[1]_i_2/O
                         net (fo=3, routed)           0.413     8.492    dispMux/counterAn_0
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.616 r  dispMux/counterClock[0]_i_1/O
                         net (fo=17, routed)          0.646     9.262    dispMux/counterClock[0]_i_1_n_0
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    dispMux/clock
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[7]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X62Y24         FDRE (Setup_fdre_C_R)       -0.429    14.675    dispMux/counterClock_reg[7]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -9.262    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 dispMux/counterClock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispMux/counterClock_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.828ns (20.600%)  route 3.191ns (79.400%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    dispMux/clock
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  dispMux/counterClock_reg[7]/Q
                         net (fo=2, routed)           1.411     7.006    dispMux/counterClock_reg[7]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.130 r  dispMux/counterAn[1]_i_3/O
                         net (fo=1, routed)           0.825     7.955    dispMux/counterAn[1]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.079 r  dispMux/counterAn[1]_i_2/O
                         net (fo=3, routed)           0.413     8.492    dispMux/counterAn_0
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.616 r  dispMux/counterClock[0]_i_1/O
                         net (fo=17, routed)          0.543     9.159    dispMux/counterClock[0]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  dispMux/counterClock_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.845    dispMux/clock
    SLICE_X62Y26         FDRE                                         r  dispMux/counterClock_reg[12]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    dispMux/counterClock_reg[12]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 dispMux/counterClock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispMux/counterClock_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.828ns (20.600%)  route 3.191ns (79.400%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    dispMux/clock
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  dispMux/counterClock_reg[7]/Q
                         net (fo=2, routed)           1.411     7.006    dispMux/counterClock_reg[7]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.130 r  dispMux/counterAn[1]_i_3/O
                         net (fo=1, routed)           0.825     7.955    dispMux/counterAn[1]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.079 r  dispMux/counterAn[1]_i_2/O
                         net (fo=3, routed)           0.413     8.492    dispMux/counterAn_0
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.616 r  dispMux/counterClock[0]_i_1/O
                         net (fo=17, routed)          0.543     9.159    dispMux/counterClock[0]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  dispMux/counterClock_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.845    dispMux/clock
    SLICE_X62Y26         FDRE                                         r  dispMux/counterClock_reg[13]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    dispMux/counterClock_reg[13]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 dispMux/counterClock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispMux/counterClock_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.828ns (20.600%)  route 3.191ns (79.400%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    dispMux/clock
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  dispMux/counterClock_reg[7]/Q
                         net (fo=2, routed)           1.411     7.006    dispMux/counterClock_reg[7]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.130 r  dispMux/counterAn[1]_i_3/O
                         net (fo=1, routed)           0.825     7.955    dispMux/counterAn[1]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.079 r  dispMux/counterAn[1]_i_2/O
                         net (fo=3, routed)           0.413     8.492    dispMux/counterAn_0
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.616 r  dispMux/counterClock[0]_i_1/O
                         net (fo=17, routed)          0.543     9.159    dispMux/counterClock[0]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  dispMux/counterClock_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.845    dispMux/clock
    SLICE_X62Y26         FDRE                                         r  dispMux/counterClock_reg[14]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    dispMux/counterClock_reg[14]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 dispMux/counterClock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispMux/counterClock_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.828ns (20.600%)  route 3.191ns (79.400%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    dispMux/clock
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  dispMux/counterClock_reg[7]/Q
                         net (fo=2, routed)           1.411     7.006    dispMux/counterClock_reg[7]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.130 r  dispMux/counterAn[1]_i_3/O
                         net (fo=1, routed)           0.825     7.955    dispMux/counterAn[1]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.079 r  dispMux/counterAn[1]_i_2/O
                         net (fo=3, routed)           0.413     8.492    dispMux/counterAn_0
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.616 r  dispMux/counterClock[0]_i_1/O
                         net (fo=17, routed)          0.543     9.159    dispMux/counterClock[0]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  dispMux/counterClock_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.845    dispMux/clock
    SLICE_X62Y26         FDRE                                         r  dispMux/counterClock_reg[15]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.429    14.641    dispMux/counterClock_reg[15]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 dispMux/counterClock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispMux/counterClock_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.828ns (20.783%)  route 3.156ns (79.217%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    dispMux/clock
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  dispMux/counterClock_reg[7]/Q
                         net (fo=2, routed)           1.411     7.006    dispMux/counterClock_reg[7]
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.130 r  dispMux/counterAn[1]_i_3/O
                         net (fo=1, routed)           0.825     7.955    dispMux/counterAn[1]_i_3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     8.079 r  dispMux/counterAn[1]_i_2/O
                         net (fo=3, routed)           0.413     8.492    dispMux/counterAn_0
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.616 r  dispMux/counterClock[0]_i_1/O
                         net (fo=17, routed)          0.507     9.123    dispMux/counterClock[0]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  dispMux/counterClock_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.845    dispMux/clock
    SLICE_X62Y23         FDRE                                         r  dispMux/counterClock_reg[0]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    dispMux/counterClock_reg[0]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                  5.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dispMux/counterClock_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispMux/counterClock_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.249ns (57.277%)  route 0.186ns (42.723%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    dispMux/clock
    SLICE_X62Y26         FDRE                                         r  dispMux/counterClock_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  dispMux/counterClock_reg[15]/Q
                         net (fo=2, routed)           0.186     1.793    dispMux/counterClock_reg[15]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.901 r  dispMux/counterClock_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.901    dispMux/counterClock_reg[12]_i_1_n_4
    SLICE_X62Y26         FDRE                                         r  dispMux/counterClock_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    dispMux/clock
    SLICE_X62Y26         FDRE                                         r  dispMux/counterClock_reg[15]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    dispMux/counterClock_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dispMux/counterClock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispMux/counterClock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    dispMux/clock
    SLICE_X62Y23         FDRE                                         r  dispMux/counterClock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  dispMux/counterClock_reg[0]/Q
                         net (fo=2, routed)           0.185     1.792    dispMux/counterClock_reg[0]
    SLICE_X62Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.837 r  dispMux/counterClock[0]_i_3/O
                         net (fo=1, routed)           0.000     1.837    dispMux/counterClock[0]_i_3_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.907 r  dispMux/counterClock_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.907    dispMux/counterClock_reg[0]_i_2_n_7
    SLICE_X62Y23         FDRE                                         r  dispMux/counterClock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    dispMux/clock
    SLICE_X62Y23         FDRE                                         r  dispMux/counterClock_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    dispMux/counterClock_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dispMux/counterClock_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispMux/counterClock_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.165%)  route 0.194ns (43.835%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    dispMux/clock
    SLICE_X62Y25         FDRE                                         r  dispMux/counterClock_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  dispMux/counterClock_reg[11]/Q
                         net (fo=2, routed)           0.194     1.800    dispMux/counterClock_reg[11]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.908 r  dispMux/counterClock_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.908    dispMux/counterClock_reg[8]_i_1_n_4
    SLICE_X62Y25         FDRE                                         r  dispMux/counterClock_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.977    dispMux/clock
    SLICE_X62Y25         FDRE                                         r  dispMux/counterClock_reg[11]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    dispMux/counterClock_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dispMux/counterClock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispMux/counterClock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.082%)  route 0.195ns (43.918%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    dispMux/clock
    SLICE_X62Y23         FDRE                                         r  dispMux/counterClock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  dispMux/counterClock_reg[3]/Q
                         net (fo=2, routed)           0.195     1.802    dispMux/counterClock_reg[3]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.910 r  dispMux/counterClock_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.910    dispMux/counterClock_reg[0]_i_2_n_4
    SLICE_X62Y23         FDRE                                         r  dispMux/counterClock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    dispMux/clock
    SLICE_X62Y23         FDRE                                         r  dispMux/counterClock_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    dispMux/counterClock_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dispMux/counterClock_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispMux/counterClock_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.575%)  route 0.189ns (42.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    dispMux/clock
    SLICE_X62Y26         FDRE                                         r  dispMux/counterClock_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  dispMux/counterClock_reg[12]/Q
                         net (fo=2, routed)           0.189     1.796    dispMux/counterClock_reg[12]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.911 r  dispMux/counterClock_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    dispMux/counterClock_reg[12]_i_1_n_7
    SLICE_X62Y26         FDRE                                         r  dispMux/counterClock_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    dispMux/clock
    SLICE_X62Y26         FDRE                                         r  dispMux/counterClock_reg[12]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    dispMux/counterClock_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dispMux/counterClock_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispMux/counterClock_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.575%)  route 0.189ns (42.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    dispMux/clock
    SLICE_X62Y27         FDRE                                         r  dispMux/counterClock_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  dispMux/counterClock_reg[16]/Q
                         net (fo=2, routed)           0.189     1.798    dispMux/counterClock_reg[16]
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.913 r  dispMux/counterClock_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.913    dispMux/counterClock_reg[16]_i_1_n_7
    SLICE_X62Y27         FDRE                                         r  dispMux/counterClock_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     1.980    dispMux/clock
    SLICE_X62Y27         FDRE                                         r  dispMux/counterClock_reg[16]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    dispMux/counterClock_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dispMux/counterClock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispMux/counterClock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.292ns (61.242%)  route 0.185ns (38.758%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    dispMux/clock
    SLICE_X62Y23         FDRE                                         r  dispMux/counterClock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  dispMux/counterClock_reg[0]/Q
                         net (fo=2, routed)           0.185     1.792    dispMux/counterClock_reg[0]
    SLICE_X62Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.837 r  dispMux/counterClock[0]_i_3/O
                         net (fo=1, routed)           0.000     1.837    dispMux/counterClock[0]_i_3_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.943 r  dispMux/counterClock_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.943    dispMux/counterClock_reg[0]_i_2_n_6
    SLICE_X62Y23         FDRE                                         r  dispMux/counterClock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    dispMux/clock
    SLICE_X62Y23         FDRE                                         r  dispMux/counterClock_reg[1]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    dispMux/counterClock_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 dispMux/counterClock_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispMux/counterClock_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.292ns (60.752%)  route 0.189ns (39.248%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    dispMux/clock
    SLICE_X62Y26         FDRE                                         r  dispMux/counterClock_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  dispMux/counterClock_reg[12]/Q
                         net (fo=2, routed)           0.189     1.796    dispMux/counterClock_reg[12]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.947 r  dispMux/counterClock_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.947    dispMux/counterClock_reg[12]_i_1_n_6
    SLICE_X62Y26         FDRE                                         r  dispMux/counterClock_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    dispMux/clock
    SLICE_X62Y26         FDRE                                         r  dispMux/counterClock_reg[13]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    dispMux/counterClock_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 dispMux/counterClock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispMux/counterClock_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.256ns (51.262%)  route 0.243ns (48.738%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    dispMux/clock
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  dispMux/counterClock_reg[4]/Q
                         net (fo=2, routed)           0.243     1.850    dispMux/counterClock_reg[4]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.965 r  dispMux/counterClock_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.965    dispMux/counterClock_reg[4]_i_1_n_7
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.977    dispMux/clock
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[4]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    dispMux/counterClock_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dispMux/counterClock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispMux/counterClock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.332ns (64.242%)  route 0.185ns (35.758%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    dispMux/clock
    SLICE_X62Y23         FDRE                                         r  dispMux/counterClock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  dispMux/counterClock_reg[0]/Q
                         net (fo=2, routed)           0.185     1.792    dispMux/counterClock_reg[0]
    SLICE_X62Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.837 r  dispMux/counterClock[0]_i_3/O
                         net (fo=1, routed)           0.000     1.837    dispMux/counterClock[0]_i_3_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.983 r  dispMux/counterClock_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.983    dispMux/counterClock_reg[0]_i_2_n_5
    SLICE_X62Y23         FDRE                                         r  dispMux/counterClock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    dispMux/clock
    SLICE_X62Y23         FDRE                                         r  dispMux/counterClock_reg[2]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    dispMux/counterClock_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.412    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   dispMux/counterAn_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   dispMux/counterAn_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   dispMux/counterClock_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   dispMux/counterClock_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   dispMux/counterClock_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   dispMux/counterClock_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   dispMux/counterClock_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   dispMux/counterClock_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   dispMux/counterClock_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   dispMux/counterAn_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   dispMux/counterAn_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   dispMux/counterAn_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   dispMux/counterAn_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   dispMux/counterClock_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   dispMux/counterClock_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   dispMux/counterClock_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   dispMux/counterClock_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   dispMux/counterClock_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   dispMux/counterClock_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   dispMux/counterAn_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   dispMux/counterAn_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   dispMux/counterAn_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   dispMux/counterAn_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   dispMux/counterClock_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   dispMux/counterClock_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   dispMux/counterClock_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   dispMux/counterClock_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   dispMux/counterClock_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   dispMux/counterClock_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_sw[6]
                            (input port)
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.467ns  (logic 5.438ns (43.620%)  route 7.029ns (56.380%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  io_sw[6] (IN)
                         net (fo=0)                   0.000     0.000    io_sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  io_sw_IBUF[6]_inst/O
                         net (fo=1, routed)           3.913     5.363    dispMux/io_sw_IBUF[6]
    SLICE_X65Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.487 r  dispMux/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.103     6.590    dispMux/sel0[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I3_O)        0.152     6.742 r  dispMux/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.012     8.755    io_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    12.467 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.467    io_seg[5]
    V5                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_sw[6]
                            (input port)
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.117ns  (logic 5.438ns (44.883%)  route 6.679ns (55.117%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  io_sw[6] (IN)
                         net (fo=0)                   0.000     0.000    io_sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  io_sw_IBUF[6]_inst/O
                         net (fo=1, routed)           3.913     5.363    dispMux/io_sw_IBUF[6]
    SLICE_X65Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.487 r  dispMux/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.101     6.588    dispMux/sel0[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.152     6.740 r  dispMux/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.664     8.404    io_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    12.117 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.117    io_seg[0]
    W7                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_sw[6]
                            (input port)
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.919ns  (logic 5.233ns (43.903%)  route 6.686ns (56.097%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  io_sw[6] (IN)
                         net (fo=0)                   0.000     0.000    io_sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  io_sw_IBUF[6]_inst/O
                         net (fo=1, routed)           3.913     5.363    dispMux/io_sw_IBUF[6]
    SLICE_X65Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.487 r  dispMux/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.103     6.590    dispMux/sel0[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.714 r  dispMux/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.670     8.384    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.919 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.919    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_sw[6]
                            (input port)
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.918ns  (logic 5.227ns (43.858%)  route 6.691ns (56.142%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  io_sw[6] (IN)
                         net (fo=0)                   0.000     0.000    io_sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  io_sw_IBUF[6]_inst/O
                         net (fo=1, routed)           3.913     5.363    dispMux/io_sw_IBUF[6]
    SLICE_X65Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.487 r  dispMux/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.101     6.588    dispMux/sel0[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I3_O)        0.124     6.712 r  dispMux/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.676     8.389    io_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.918 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.918    io_seg[1]
    W6                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_sw[6]
                            (input port)
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.903ns  (logic 5.229ns (43.930%)  route 6.674ns (56.070%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  io_sw[6] (IN)
                         net (fo=0)                   0.000     0.000    io_sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  io_sw_IBUF[6]_inst/O
                         net (fo=1, routed)           3.913     5.363    dispMux/io_sw_IBUF[6]
    SLICE_X65Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.487 r  dispMux/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.698     6.185    dispMux/sel0[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.309 r  dispMux/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.063     8.372    io_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.903 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.903    io_seg[6]
    U7                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_sw[6]
                            (input port)
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.903ns  (logic 5.417ns (45.505%)  route 6.487ns (54.495%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  io_sw[6] (IN)
                         net (fo=0)                   0.000     0.000    io_sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  io_sw_IBUF[6]_inst/O
                         net (fo=1, routed)           3.913     5.363    dispMux/io_sw_IBUF[6]
    SLICE_X65Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.487 r  dispMux/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.699     6.186    dispMux/sel0[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.120     6.306 r  dispMux/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.874     8.180    io_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.723    11.903 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.903    io_seg[4]
    U5                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_sw[6]
                            (input port)
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.701ns  (logic 5.233ns (44.725%)  route 6.468ns (55.275%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  io_sw[6] (IN)
                         net (fo=0)                   0.000     0.000    io_sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  io_sw_IBUF[6]_inst/O
                         net (fo=1, routed)           3.913     5.363    dispMux/io_sw_IBUF[6]
    SLICE_X65Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.487 r  dispMux/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.699     6.186    dispMux/sel0[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.310 r  dispMux/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.855     8.166    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.701 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.701    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_sw[8]
                            (input port)
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.750ns  (logic 1.543ns (56.092%)  route 1.208ns (43.908%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  io_sw[8] (IN)
                         net (fo=0)                   0.000     0.000    io_sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  io_sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.658     0.881    dispMux/io_sw_IBUF[8]
    SLICE_X64Y24         LUT6 (Prop_lut6_I0_O)        0.045     0.926 r  dispMux/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.222     1.148    dispMux/sel0[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.045     1.193 r  dispMux/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     1.520    io_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.750 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.750    io_seg[1]
    W6                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_sw[8]
                            (input port)
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.770ns  (logic 1.549ns (55.910%)  route 1.221ns (44.090%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  io_sw[8] (IN)
                         net (fo=0)                   0.000     0.000    io_sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  io_sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.658     0.881    dispMux/io_sw_IBUF[8]
    SLICE_X64Y24         LUT6 (Prop_lut6_I0_O)        0.045     0.926 f  dispMux/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.222     1.148    dispMux/sel0[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.045     1.193 r  dispMux/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.341     1.534    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.770 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.770    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_sw[8]
                            (input port)
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.800ns  (logic 1.549ns (55.329%)  route 1.251ns (44.671%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  io_sw[8] (IN)
                         net (fo=0)                   0.000     0.000    io_sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  io_sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.658     0.881    dispMux/io_sw_IBUF[8]
    SLICE_X64Y24         LUT6 (Prop_lut6_I0_O)        0.045     0.926 r  dispMux/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.182     1.108    dispMux/sel0[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.153 r  dispMux/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.410     1.563    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.800 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.800    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_sw[8]
                            (input port)
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.803ns  (logic 1.587ns (56.637%)  route 1.215ns (43.363%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  io_sw[8] (IN)
                         net (fo=0)                   0.000     0.000    io_sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  io_sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.658     0.881    dispMux/io_sw_IBUF[8]
    SLICE_X64Y24         LUT6 (Prop_lut6_I0_O)        0.045     0.926 r  dispMux/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.222     1.148    dispMux/sel0[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.046     1.194 r  dispMux/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.335     1.529    io_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     2.803 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.803    io_seg[0]
    W7                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_sw[8]
                            (input port)
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.858ns  (logic 1.595ns (55.829%)  route 1.262ns (44.171%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  io_sw[8] (IN)
                         net (fo=0)                   0.000     0.000    io_sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  io_sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.658     0.881    dispMux/io_sw_IBUF[8]
    SLICE_X64Y24         LUT6 (Prop_lut6_I0_O)        0.045     0.926 r  dispMux/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.182     1.108    dispMux/sel0[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I3_O)        0.042     1.150 r  dispMux/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.572    io_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.286     2.858 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.858    io_seg[4]
    U5                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_sw[8]
                            (input port)
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.890ns  (logic 1.545ns (53.462%)  route 1.345ns (46.538%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  io_sw[8] (IN)
                         net (fo=0)                   0.000     0.000    io_sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  io_sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.658     0.881    dispMux/io_sw_IBUF[8]
    SLICE_X64Y24         LUT6 (Prop_lut6_I0_O)        0.045     0.926 r  dispMux/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.181     1.107    dispMux/sel0[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I3_O)        0.045     1.152 r  dispMux/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.506     1.657    io_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.890 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.890    io_seg[6]
    U7                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_sw[8]
                            (input port)
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.947ns  (logic 1.585ns (53.789%)  route 1.362ns (46.211%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  io_sw[8] (IN)
                         net (fo=0)                   0.000     0.000    io_sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  io_sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.658     0.881    dispMux/io_sw_IBUF[8]
    SLICE_X64Y24         LUT6 (Prop_lut6_I0_O)        0.045     0.926 r  dispMux/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.222     1.148    dispMux/sel0[0]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.045     1.193 r  dispMux/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.481     1.674    io_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.273     2.947 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.947    io_seg[5]
    V5                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispMux/counterAn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.420ns  (logic 4.506ns (47.839%)  route 4.913ns (52.161%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    dispMux/clock
    SLICE_X64Y24         FDRE                                         r  dispMux/counterAn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  dispMux/counterAn_reg[0]/Q
                         net (fo=10, routed)          1.798     7.455    dispMux/counterAn[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.579 r  dispMux/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.103     8.682    dispMux/sel0[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I3_O)        0.152     8.834 r  dispMux/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.012    10.847    io_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    14.559 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.559    io_seg[5]
    V5                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/counterAn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.070ns  (logic 4.507ns (49.690%)  route 4.563ns (50.310%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    dispMux/clock
    SLICE_X64Y24         FDRE                                         r  dispMux/counterAn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  dispMux/counterAn_reg[0]/Q
                         net (fo=10, routed)          1.798     7.455    dispMux/counterAn[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.579 r  dispMux/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.101     8.680    dispMux/sel0[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.152     8.832 r  dispMux/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.664    10.496    io_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    14.209 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.209    io_seg[0]
    W7                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/counterAn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.872ns  (logic 4.301ns (48.480%)  route 4.571ns (51.520%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    dispMux/clock
    SLICE_X64Y24         FDRE                                         r  dispMux/counterAn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  dispMux/counterAn_reg[0]/Q
                         net (fo=10, routed)          1.798     7.455    dispMux/counterAn[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.579 r  dispMux/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.103     8.682    dispMux/sel0[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.124     8.806 r  dispMux/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.670    10.476    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.011 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.011    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/counterAn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.870ns  (logic 4.295ns (48.421%)  route 4.575ns (51.579%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    dispMux/clock
    SLICE_X64Y24         FDRE                                         r  dispMux/counterAn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  dispMux/counterAn_reg[0]/Q
                         net (fo=10, routed)          1.798     7.455    dispMux/counterAn[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.579 r  dispMux/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.101     8.680    dispMux/sel0[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I3_O)        0.124     8.804 r  dispMux/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.676    10.481    io_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.010 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.010    io_seg[1]
    W6                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/counterAn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.856ns  (logic 4.297ns (48.526%)  route 4.559ns (51.474%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    dispMux/clock
    SLICE_X64Y24         FDRE                                         r  dispMux/counterAn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  dispMux/counterAn_reg[0]/Q
                         net (fo=10, routed)          1.798     7.455    dispMux/counterAn[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.579 r  dispMux/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.698     8.277    dispMux/sel0[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.124     8.401 r  dispMux/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.063    10.464    io_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.995 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.995    io_seg[6]
    U7                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/counterAn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.856ns  (logic 4.485ns (50.643%)  route 4.371ns (49.357%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    dispMux/clock
    SLICE_X64Y24         FDRE                                         r  dispMux/counterAn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  dispMux/counterAn_reg[0]/Q
                         net (fo=10, routed)          1.798     7.455    dispMux/counterAn[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.579 r  dispMux/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.699     8.278    dispMux/sel0[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.120     8.398 r  dispMux/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.874    10.272    io_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.723    13.995 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.995    io_seg[4]
    U5                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/counterAn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.654ns  (logic 4.302ns (49.707%)  route 4.352ns (50.293%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    dispMux/clock
    SLICE_X64Y24         FDRE                                         r  dispMux/counterAn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  dispMux/counterAn_reg[0]/Q
                         net (fo=10, routed)          1.798     7.455    dispMux/counterAn[0]
    SLICE_X65Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.579 r  dispMux/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.699     8.278    dispMux/sel0[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.124     8.402 r  dispMux/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.855    10.258    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.793 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.793    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/counterAn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.032ns  (logic 4.381ns (54.546%)  route 3.651ns (45.454%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    dispMux/clock
    SLICE_X64Y24         FDRE                                         r  dispMux/counterAn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  dispMux/counterAn_reg[0]/Q
                         net (fo=10, routed)          1.787     7.444    dispMux/counterAn[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.152     7.596 r  dispMux/io_an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.864     9.460    io_an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711    13.171 r  io_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.171    io_an[0]
    U2                                                                r  io_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/counterAn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.990ns  (logic 4.395ns (55.009%)  route 3.595ns (44.991%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    dispMux/clock
    SLICE_X64Y24         FDRE                                         r  dispMux/counterAn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  dispMux/counterAn_reg[0]/Q
                         net (fo=10, routed)          1.788     7.445    dispMux/counterAn[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.152     7.597 r  dispMux/io_an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.807     9.404    io_an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    13.129 r  io_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.129    io_an[2]
    V4                                                                r  io_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/counterAn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.780ns  (logic 4.141ns (53.229%)  route 3.639ns (46.771%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.618     5.139    dispMux/clock
    SLICE_X64Y24         FDRE                                         r  dispMux/counterAn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  dispMux/counterAn_reg[0]/Q
                         net (fo=10, routed)          1.788     7.445    dispMux/counterAn[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.569 r  dispMux/io_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.851     9.420    io_an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.919 r  io_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.919    io_an[1]
    U4                                                                r  io_an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispMux/counterAn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.955ns  (logic 1.457ns (74.535%)  route 0.498ns (25.465%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    dispMux/clock
    SLICE_X64Y24         FDRE                                         r  dispMux/counterAn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.148     1.613 f  dispMux/counterAn_reg[1]/Q
                         net (fo=9, routed)           0.218     1.831    dispMux/counterAn[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.098     1.929 r  dispMux/io_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.209    io_an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.420 r  io_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.420    io_an[3]
    W4                                                                r  io_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/counterAn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 1.446ns (68.161%)  route 0.676ns (31.839%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    dispMux/clock
    SLICE_X64Y24         FDRE                                         r  dispMux/counterAn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  dispMux/counterAn_reg[1]/Q
                         net (fo=9, routed)           0.270     1.883    dispMux/counterAn[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.098     1.981 r  dispMux/io_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.406     2.387    io_an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.587 r  io_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.587    io_an[1]
    U4                                                                r  io_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/counterAn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.521ns (70.623%)  route 0.633ns (29.377%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    dispMux/clock
    SLICE_X64Y24         FDRE                                         r  dispMux/counterAn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  dispMux/counterAn_reg[1]/Q
                         net (fo=9, routed)           0.218     1.831    dispMux/counterAn[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.102     1.933 r  dispMux/io_an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.415     2.348    io_an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.271     3.619 r  io_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.619    io_an[0]
    U2                                                                r  io_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/counterAn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.533ns (69.756%)  route 0.665ns (30.244%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    dispMux/clock
    SLICE_X64Y24         FDRE                                         r  dispMux/counterAn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.148     1.613 f  dispMux/counterAn_reg[1]/Q
                         net (fo=9, routed)           0.270     1.883    dispMux/counterAn[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.099     1.982 r  dispMux/io_an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.377    io_an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     3.663 r  io_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.663    io_an[2]
    V4                                                                r  io_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/counterAn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.286ns  (logic 1.521ns (66.539%)  route 0.765ns (33.461%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    dispMux/clock
    SLICE_X64Y24         FDRE                                         r  dispMux/counterAn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  dispMux/counterAn_reg[1]/Q
                         net (fo=9, routed)           0.172     1.786    dispMux/counterAn[1]
    SLICE_X64Y24         LUT6 (Prop_lut6_I3_O)        0.098     1.884 r  dispMux/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.265     2.149    dispMux/sel0[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.045     2.194 r  dispMux/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.521    io_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.751 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.751    io_seg[1]
    W6                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/counterAn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.308ns  (logic 1.527ns (66.175%)  route 0.781ns (33.825%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    dispMux/clock
    SLICE_X64Y24         FDRE                                         r  dispMux/counterAn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  dispMux/counterAn_reg[1]/Q
                         net (fo=9, routed)           0.172     1.786    dispMux/counterAn[1]
    SLICE_X64Y24         LUT6 (Prop_lut6_I3_O)        0.098     1.884 r  dispMux/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.267     2.151    dispMux/sel0[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.045     2.196 r  dispMux/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.341     2.537    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.773 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.773    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/counterAn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.334ns  (logic 1.562ns (66.902%)  route 0.773ns (33.098%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    dispMux/clock
    SLICE_X64Y24         FDRE                                         r  dispMux/counterAn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  dispMux/counterAn_reg[1]/Q
                         net (fo=9, routed)           0.172     1.786    dispMux/counterAn[1]
    SLICE_X64Y24         LUT6 (Prop_lut6_I3_O)        0.098     1.884 r  dispMux/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.265     2.149    dispMux/sel0[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I3_O)        0.042     2.191 r  dispMux/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.526    io_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     3.800 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.800    io_seg[0]
    W7                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/counterAn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.527ns (65.249%)  route 0.814ns (34.751%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    dispMux/clock
    SLICE_X64Y24         FDRE                                         r  dispMux/counterAn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  dispMux/counterAn_reg[1]/Q
                         net (fo=9, routed)           0.172     1.786    dispMux/counterAn[1]
    SLICE_X64Y24         LUT6 (Prop_lut6_I3_O)        0.098     1.884 r  dispMux/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.231     2.114    dispMux/sel0[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.045     2.159 r  dispMux/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.570    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.806 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.806    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/counterAn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.575ns (65.617%)  route 0.825ns (34.383%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    dispMux/clock
    SLICE_X64Y24         FDRE                                         r  dispMux/counterAn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  dispMux/counterAn_reg[1]/Q
                         net (fo=9, routed)           0.172     1.786    dispMux/counterAn[1]
    SLICE_X64Y24         LUT6 (Prop_lut6_I3_O)        0.098     1.884 f  dispMux/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.231     2.114    dispMux/sel0[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.043     2.157 r  dispMux/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.422     2.579    io_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.286     3.865 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.865    io_seg[4]
    U5                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispMux/counterAn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.432ns  (logic 1.523ns (62.635%)  route 0.909ns (37.365%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    dispMux/clock
    SLICE_X64Y24         FDRE                                         r  dispMux/counterAn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  dispMux/counterAn_reg[1]/Q
                         net (fo=9, routed)           0.172     1.786    dispMux/counterAn[1]
    SLICE_X64Y24         LUT6 (Prop_lut6_I3_O)        0.098     1.884 r  dispMux/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.231     2.114    dispMux/sel0[1]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.045     2.159 r  dispMux/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.506     2.665    io_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.897 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.897    io_seg[6]
    U7                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dispMux/counterClock_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.653ns  (logic 1.575ns (27.861%)  route 4.078ns (72.139%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.397     4.848    dispMux/reset_IBUF
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.972 r  dispMux/counterClock[0]_i_1/O
                         net (fo=17, routed)          0.681     5.653    dispMux/counterClock[0]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  dispMux/counterClock_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.505     4.846    dispMux/clock
    SLICE_X62Y27         FDRE                                         r  dispMux/counterClock_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dispMux/counterClock_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.618ns  (logic 1.575ns (28.037%)  route 4.043ns (71.963%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.397     4.848    dispMux/reset_IBUF
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.972 r  dispMux/counterClock[0]_i_1/O
                         net (fo=17, routed)          0.646     5.618    dispMux/counterClock[0]_i_1_n_0
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502     4.843    dispMux/clock
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dispMux/counterClock_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.618ns  (logic 1.575ns (28.037%)  route 4.043ns (71.963%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.397     4.848    dispMux/reset_IBUF
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.972 r  dispMux/counterClock[0]_i_1/O
                         net (fo=17, routed)          0.646     5.618    dispMux/counterClock[0]_i_1_n_0
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502     4.843    dispMux/clock
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dispMux/counterClock_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.618ns  (logic 1.575ns (28.037%)  route 4.043ns (71.963%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.397     4.848    dispMux/reset_IBUF
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.972 r  dispMux/counterClock[0]_i_1/O
                         net (fo=17, routed)          0.646     5.618    dispMux/counterClock[0]_i_1_n_0
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502     4.843    dispMux/clock
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dispMux/counterClock_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.618ns  (logic 1.575ns (28.037%)  route 4.043ns (71.963%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.397     4.848    dispMux/reset_IBUF
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.972 r  dispMux/counterClock[0]_i_1/O
                         net (fo=17, routed)          0.646     5.618    dispMux/counterClock[0]_i_1_n_0
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502     4.843    dispMux/clock
    SLICE_X62Y24         FDRE                                         r  dispMux/counterClock_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dispMux/counterClock_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.515ns  (logic 1.575ns (28.561%)  route 3.940ns (71.439%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.397     4.848    dispMux/reset_IBUF
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.972 r  dispMux/counterClock[0]_i_1/O
                         net (fo=17, routed)          0.543     5.515    dispMux/counterClock[0]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  dispMux/counterClock_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504     4.845    dispMux/clock
    SLICE_X62Y26         FDRE                                         r  dispMux/counterClock_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dispMux/counterClock_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.515ns  (logic 1.575ns (28.561%)  route 3.940ns (71.439%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.397     4.848    dispMux/reset_IBUF
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.972 r  dispMux/counterClock[0]_i_1/O
                         net (fo=17, routed)          0.543     5.515    dispMux/counterClock[0]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  dispMux/counterClock_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504     4.845    dispMux/clock
    SLICE_X62Y26         FDRE                                         r  dispMux/counterClock_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dispMux/counterClock_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.515ns  (logic 1.575ns (28.561%)  route 3.940ns (71.439%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.397     4.848    dispMux/reset_IBUF
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.972 r  dispMux/counterClock[0]_i_1/O
                         net (fo=17, routed)          0.543     5.515    dispMux/counterClock[0]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  dispMux/counterClock_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504     4.845    dispMux/clock
    SLICE_X62Y26         FDRE                                         r  dispMux/counterClock_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dispMux/counterClock_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.515ns  (logic 1.575ns (28.561%)  route 3.940ns (71.439%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.397     4.848    dispMux/reset_IBUF
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.972 r  dispMux/counterClock[0]_i_1/O
                         net (fo=17, routed)          0.543     5.515    dispMux/counterClock[0]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  dispMux/counterClock_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504     4.845    dispMux/clock
    SLICE_X62Y26         FDRE                                         r  dispMux/counterClock_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dispMux/counterClock_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.480ns  (logic 1.575ns (28.745%)  route 3.905ns (71.255%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.397     4.848    dispMux/reset_IBUF
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.972 r  dispMux/counterClock[0]_i_1/O
                         net (fo=17, routed)          0.507     5.480    dispMux/counterClock[0]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  dispMux/counterClock_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.504     4.845    dispMux/clock
    SLICE_X62Y23         FDRE                                         r  dispMux/counterClock_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dispMux/counterAn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.800ns  (logic 0.264ns (14.678%)  route 1.536ns (85.322%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.536     1.755    dispMux/reset_IBUF
    SLICE_X64Y24         LUT3 (Prop_lut3_I2_O)        0.045     1.800 r  dispMux/counterAn[0]_i_1/O
                         net (fo=1, routed)           0.000     1.800    dispMux/counterAn[0]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  dispMux/counterAn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.977    dispMux/clock
    SLICE_X64Y24         FDRE                                         r  dispMux/counterAn_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dispMux/counterAn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.801ns  (logic 0.265ns (14.726%)  route 1.536ns (85.274%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.536     1.755    dispMux/reset_IBUF
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.046     1.801 r  dispMux/counterAn[1]_i_1/O
                         net (fo=1, routed)           0.000     1.801    dispMux/counterAn[1]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  dispMux/counterAn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.977    dispMux/clock
    SLICE_X64Y24         FDRE                                         r  dispMux/counterAn_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dispMux/counterClock_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.008ns  (logic 0.264ns (13.161%)  route 1.744ns (86.839%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.573     1.792    dispMux/reset_IBUF
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.837 r  dispMux/counterClock[0]_i_1/O
                         net (fo=17, routed)          0.171     2.008    dispMux/counterClock[0]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  dispMux/counterClock_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.977    dispMux/clock
    SLICE_X62Y25         FDRE                                         r  dispMux/counterClock_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dispMux/counterClock_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.008ns  (logic 0.264ns (13.161%)  route 1.744ns (86.839%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.573     1.792    dispMux/reset_IBUF
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.837 r  dispMux/counterClock[0]_i_1/O
                         net (fo=17, routed)          0.171     2.008    dispMux/counterClock[0]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  dispMux/counterClock_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.977    dispMux/clock
    SLICE_X62Y25         FDRE                                         r  dispMux/counterClock_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dispMux/counterClock_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.008ns  (logic 0.264ns (13.161%)  route 1.744ns (86.839%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.573     1.792    dispMux/reset_IBUF
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.837 r  dispMux/counterClock[0]_i_1/O
                         net (fo=17, routed)          0.171     2.008    dispMux/counterClock[0]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  dispMux/counterClock_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.977    dispMux/clock
    SLICE_X62Y25         FDRE                                         r  dispMux/counterClock_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dispMux/counterClock_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.008ns  (logic 0.264ns (13.161%)  route 1.744ns (86.839%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.573     1.792    dispMux/reset_IBUF
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.837 r  dispMux/counterClock[0]_i_1/O
                         net (fo=17, routed)          0.171     2.008    dispMux/counterClock[0]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  dispMux/counterClock_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.977    dispMux/clock
    SLICE_X62Y25         FDRE                                         r  dispMux/counterClock_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dispMux/counterClock_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.039ns  (logic 0.264ns (12.962%)  route 1.775ns (87.038%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.573     1.792    dispMux/reset_IBUF
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.837 r  dispMux/counterClock[0]_i_1/O
                         net (fo=17, routed)          0.201     2.039    dispMux/counterClock[0]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  dispMux/counterClock_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    dispMux/clock
    SLICE_X62Y23         FDRE                                         r  dispMux/counterClock_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dispMux/counterClock_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.039ns  (logic 0.264ns (12.962%)  route 1.775ns (87.038%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.573     1.792    dispMux/reset_IBUF
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.837 r  dispMux/counterClock[0]_i_1/O
                         net (fo=17, routed)          0.201     2.039    dispMux/counterClock[0]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  dispMux/counterClock_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    dispMux/clock
    SLICE_X62Y23         FDRE                                         r  dispMux/counterClock_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dispMux/counterClock_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.039ns  (logic 0.264ns (12.962%)  route 1.775ns (87.038%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.573     1.792    dispMux/reset_IBUF
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.837 r  dispMux/counterClock[0]_i_1/O
                         net (fo=17, routed)          0.201     2.039    dispMux/counterClock[0]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  dispMux/counterClock_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    dispMux/clock
    SLICE_X62Y23         FDRE                                         r  dispMux/counterClock_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dispMux/counterClock_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.039ns  (logic 0.264ns (12.962%)  route 1.775ns (87.038%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.573     1.792    dispMux/reset_IBUF
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.837 r  dispMux/counterClock[0]_i_1/O
                         net (fo=17, routed)          0.201     2.039    dispMux/counterClock[0]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  dispMux/counterClock_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    dispMux/clock
    SLICE_X62Y23         FDRE                                         r  dispMux/counterClock_reg[3]/C





