
Micro-lab.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006710  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e8  08006910  08006910  00016910  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006af8  08006af8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08006af8  08006af8  00016af8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006b00  08006b00  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b00  08006b00  00016b00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006b04  08006b04  00016b04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006b08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000025c  20000070  08006b78  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002cc  08006b78  000202cc  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000125b9  00000000  00000000  0002009e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000256d  00000000  00000000  00032657  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e58  00000000  00000000  00034bc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d60  00000000  00000000  00035a20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028829  00000000  00000000  00036780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001268c  00000000  00000000  0005efa9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fc7fa  00000000  00000000  00071635  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016de2f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004024  00000000  00000000  0016de80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000070 	.word	0x20000070
 800021c:	00000000 	.word	0x00000000
 8000220:	080068f8 	.word	0x080068f8

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000074 	.word	0x20000074
 800023c:	080068f8 	.word	0x080068f8

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b974 	b.w	80005f0 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468e      	mov	lr, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14d      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032e:	428a      	cmp	r2, r1
 8000330:	4694      	mov	ip, r2
 8000332:	d969      	bls.n	8000408 <__udivmoddi4+0xe8>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b152      	cbz	r2, 8000350 <__udivmoddi4+0x30>
 800033a:	fa01 f302 	lsl.w	r3, r1, r2
 800033e:	f1c2 0120 	rsb	r1, r2, #32
 8000342:	fa20 f101 	lsr.w	r1, r0, r1
 8000346:	fa0c fc02 	lsl.w	ip, ip, r2
 800034a:	ea41 0e03 	orr.w	lr, r1, r3
 800034e:	4094      	lsls	r4, r2
 8000350:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000354:	0c21      	lsrs	r1, r4, #16
 8000356:	fbbe f6f8 	udiv	r6, lr, r8
 800035a:	fa1f f78c 	uxth.w	r7, ip
 800035e:	fb08 e316 	mls	r3, r8, r6, lr
 8000362:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000366:	fb06 f107 	mul.w	r1, r6, r7
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f106 30ff 	add.w	r0, r6, #4294967295
 8000376:	f080 811f 	bcs.w	80005b8 <__udivmoddi4+0x298>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 811c 	bls.w	80005b8 <__udivmoddi4+0x298>
 8000380:	3e02      	subs	r6, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a5b      	subs	r3, r3, r1
 8000386:	b2a4      	uxth	r4, r4
 8000388:	fbb3 f0f8 	udiv	r0, r3, r8
 800038c:	fb08 3310 	mls	r3, r8, r0, r3
 8000390:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000394:	fb00 f707 	mul.w	r7, r0, r7
 8000398:	42a7      	cmp	r7, r4
 800039a:	d90a      	bls.n	80003b2 <__udivmoddi4+0x92>
 800039c:	eb1c 0404 	adds.w	r4, ip, r4
 80003a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a4:	f080 810a 	bcs.w	80005bc <__udivmoddi4+0x29c>
 80003a8:	42a7      	cmp	r7, r4
 80003aa:	f240 8107 	bls.w	80005bc <__udivmoddi4+0x29c>
 80003ae:	4464      	add	r4, ip
 80003b0:	3802      	subs	r0, #2
 80003b2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b6:	1be4      	subs	r4, r4, r7
 80003b8:	2600      	movs	r6, #0
 80003ba:	b11d      	cbz	r5, 80003c4 <__udivmoddi4+0xa4>
 80003bc:	40d4      	lsrs	r4, r2
 80003be:	2300      	movs	r3, #0
 80003c0:	e9c5 4300 	strd	r4, r3, [r5]
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d909      	bls.n	80003e2 <__udivmoddi4+0xc2>
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	f000 80ef 	beq.w	80005b2 <__udivmoddi4+0x292>
 80003d4:	2600      	movs	r6, #0
 80003d6:	e9c5 0100 	strd	r0, r1, [r5]
 80003da:	4630      	mov	r0, r6
 80003dc:	4631      	mov	r1, r6
 80003de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e2:	fab3 f683 	clz	r6, r3
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	d14a      	bne.n	8000480 <__udivmoddi4+0x160>
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d302      	bcc.n	80003f4 <__udivmoddi4+0xd4>
 80003ee:	4282      	cmp	r2, r0
 80003f0:	f200 80f9 	bhi.w	80005e6 <__udivmoddi4+0x2c6>
 80003f4:	1a84      	subs	r4, r0, r2
 80003f6:	eb61 0303 	sbc.w	r3, r1, r3
 80003fa:	2001      	movs	r0, #1
 80003fc:	469e      	mov	lr, r3
 80003fe:	2d00      	cmp	r5, #0
 8000400:	d0e0      	beq.n	80003c4 <__udivmoddi4+0xa4>
 8000402:	e9c5 4e00 	strd	r4, lr, [r5]
 8000406:	e7dd      	b.n	80003c4 <__udivmoddi4+0xa4>
 8000408:	b902      	cbnz	r2, 800040c <__udivmoddi4+0xec>
 800040a:	deff      	udf	#255	; 0xff
 800040c:	fab2 f282 	clz	r2, r2
 8000410:	2a00      	cmp	r2, #0
 8000412:	f040 8092 	bne.w	800053a <__udivmoddi4+0x21a>
 8000416:	eba1 010c 	sub.w	r1, r1, ip
 800041a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800041e:	fa1f fe8c 	uxth.w	lr, ip
 8000422:	2601      	movs	r6, #1
 8000424:	0c20      	lsrs	r0, r4, #16
 8000426:	fbb1 f3f7 	udiv	r3, r1, r7
 800042a:	fb07 1113 	mls	r1, r7, r3, r1
 800042e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000432:	fb0e f003 	mul.w	r0, lr, r3
 8000436:	4288      	cmp	r0, r1
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x12c>
 800043a:	eb1c 0101 	adds.w	r1, ip, r1
 800043e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x12a>
 8000444:	4288      	cmp	r0, r1
 8000446:	f200 80cb 	bhi.w	80005e0 <__udivmoddi4+0x2c0>
 800044a:	4643      	mov	r3, r8
 800044c:	1a09      	subs	r1, r1, r0
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb1 f0f7 	udiv	r0, r1, r7
 8000454:	fb07 1110 	mls	r1, r7, r0, r1
 8000458:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800045c:	fb0e fe00 	mul.w	lr, lr, r0
 8000460:	45a6      	cmp	lr, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x156>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f100 31ff 	add.w	r1, r0, #4294967295
 800046c:	d202      	bcs.n	8000474 <__udivmoddi4+0x154>
 800046e:	45a6      	cmp	lr, r4
 8000470:	f200 80bb 	bhi.w	80005ea <__udivmoddi4+0x2ca>
 8000474:	4608      	mov	r0, r1
 8000476:	eba4 040e 	sub.w	r4, r4, lr
 800047a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800047e:	e79c      	b.n	80003ba <__udivmoddi4+0x9a>
 8000480:	f1c6 0720 	rsb	r7, r6, #32
 8000484:	40b3      	lsls	r3, r6
 8000486:	fa22 fc07 	lsr.w	ip, r2, r7
 800048a:	ea4c 0c03 	orr.w	ip, ip, r3
 800048e:	fa20 f407 	lsr.w	r4, r0, r7
 8000492:	fa01 f306 	lsl.w	r3, r1, r6
 8000496:	431c      	orrs	r4, r3
 8000498:	40f9      	lsrs	r1, r7
 800049a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800049e:	fa00 f306 	lsl.w	r3, r0, r6
 80004a2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004a6:	0c20      	lsrs	r0, r4, #16
 80004a8:	fa1f fe8c 	uxth.w	lr, ip
 80004ac:	fb09 1118 	mls	r1, r9, r8, r1
 80004b0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004b4:	fb08 f00e 	mul.w	r0, r8, lr
 80004b8:	4288      	cmp	r0, r1
 80004ba:	fa02 f206 	lsl.w	r2, r2, r6
 80004be:	d90b      	bls.n	80004d8 <__udivmoddi4+0x1b8>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c8:	f080 8088 	bcs.w	80005dc <__udivmoddi4+0x2bc>
 80004cc:	4288      	cmp	r0, r1
 80004ce:	f240 8085 	bls.w	80005dc <__udivmoddi4+0x2bc>
 80004d2:	f1a8 0802 	sub.w	r8, r8, #2
 80004d6:	4461      	add	r1, ip
 80004d8:	1a09      	subs	r1, r1, r0
 80004da:	b2a4      	uxth	r4, r4
 80004dc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004e0:	fb09 1110 	mls	r1, r9, r0, r1
 80004e4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004e8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ec:	458e      	cmp	lr, r1
 80004ee:	d908      	bls.n	8000502 <__udivmoddi4+0x1e2>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004f8:	d26c      	bcs.n	80005d4 <__udivmoddi4+0x2b4>
 80004fa:	458e      	cmp	lr, r1
 80004fc:	d96a      	bls.n	80005d4 <__udivmoddi4+0x2b4>
 80004fe:	3802      	subs	r0, #2
 8000500:	4461      	add	r1, ip
 8000502:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000506:	fba0 9402 	umull	r9, r4, r0, r2
 800050a:	eba1 010e 	sub.w	r1, r1, lr
 800050e:	42a1      	cmp	r1, r4
 8000510:	46c8      	mov	r8, r9
 8000512:	46a6      	mov	lr, r4
 8000514:	d356      	bcc.n	80005c4 <__udivmoddi4+0x2a4>
 8000516:	d053      	beq.n	80005c0 <__udivmoddi4+0x2a0>
 8000518:	b15d      	cbz	r5, 8000532 <__udivmoddi4+0x212>
 800051a:	ebb3 0208 	subs.w	r2, r3, r8
 800051e:	eb61 010e 	sbc.w	r1, r1, lr
 8000522:	fa01 f707 	lsl.w	r7, r1, r7
 8000526:	fa22 f306 	lsr.w	r3, r2, r6
 800052a:	40f1      	lsrs	r1, r6
 800052c:	431f      	orrs	r7, r3
 800052e:	e9c5 7100 	strd	r7, r1, [r5]
 8000532:	2600      	movs	r6, #0
 8000534:	4631      	mov	r1, r6
 8000536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	40d8      	lsrs	r0, r3
 8000540:	fa0c fc02 	lsl.w	ip, ip, r2
 8000544:	fa21 f303 	lsr.w	r3, r1, r3
 8000548:	4091      	lsls	r1, r2
 800054a:	4301      	orrs	r1, r0
 800054c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000550:	fa1f fe8c 	uxth.w	lr, ip
 8000554:	fbb3 f0f7 	udiv	r0, r3, r7
 8000558:	fb07 3610 	mls	r6, r7, r0, r3
 800055c:	0c0b      	lsrs	r3, r1, #16
 800055e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000562:	fb00 f60e 	mul.w	r6, r0, lr
 8000566:	429e      	cmp	r6, r3
 8000568:	fa04 f402 	lsl.w	r4, r4, r2
 800056c:	d908      	bls.n	8000580 <__udivmoddi4+0x260>
 800056e:	eb1c 0303 	adds.w	r3, ip, r3
 8000572:	f100 38ff 	add.w	r8, r0, #4294967295
 8000576:	d22f      	bcs.n	80005d8 <__udivmoddi4+0x2b8>
 8000578:	429e      	cmp	r6, r3
 800057a:	d92d      	bls.n	80005d8 <__udivmoddi4+0x2b8>
 800057c:	3802      	subs	r0, #2
 800057e:	4463      	add	r3, ip
 8000580:	1b9b      	subs	r3, r3, r6
 8000582:	b289      	uxth	r1, r1
 8000584:	fbb3 f6f7 	udiv	r6, r3, r7
 8000588:	fb07 3316 	mls	r3, r7, r6, r3
 800058c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000590:	fb06 f30e 	mul.w	r3, r6, lr
 8000594:	428b      	cmp	r3, r1
 8000596:	d908      	bls.n	80005aa <__udivmoddi4+0x28a>
 8000598:	eb1c 0101 	adds.w	r1, ip, r1
 800059c:	f106 38ff 	add.w	r8, r6, #4294967295
 80005a0:	d216      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 80005a2:	428b      	cmp	r3, r1
 80005a4:	d914      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 80005a6:	3e02      	subs	r6, #2
 80005a8:	4461      	add	r1, ip
 80005aa:	1ac9      	subs	r1, r1, r3
 80005ac:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005b0:	e738      	b.n	8000424 <__udivmoddi4+0x104>
 80005b2:	462e      	mov	r6, r5
 80005b4:	4628      	mov	r0, r5
 80005b6:	e705      	b.n	80003c4 <__udivmoddi4+0xa4>
 80005b8:	4606      	mov	r6, r0
 80005ba:	e6e3      	b.n	8000384 <__udivmoddi4+0x64>
 80005bc:	4618      	mov	r0, r3
 80005be:	e6f8      	b.n	80003b2 <__udivmoddi4+0x92>
 80005c0:	454b      	cmp	r3, r9
 80005c2:	d2a9      	bcs.n	8000518 <__udivmoddi4+0x1f8>
 80005c4:	ebb9 0802 	subs.w	r8, r9, r2
 80005c8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005cc:	3801      	subs	r0, #1
 80005ce:	e7a3      	b.n	8000518 <__udivmoddi4+0x1f8>
 80005d0:	4646      	mov	r6, r8
 80005d2:	e7ea      	b.n	80005aa <__udivmoddi4+0x28a>
 80005d4:	4620      	mov	r0, r4
 80005d6:	e794      	b.n	8000502 <__udivmoddi4+0x1e2>
 80005d8:	4640      	mov	r0, r8
 80005da:	e7d1      	b.n	8000580 <__udivmoddi4+0x260>
 80005dc:	46d0      	mov	r8, sl
 80005de:	e77b      	b.n	80004d8 <__udivmoddi4+0x1b8>
 80005e0:	3b02      	subs	r3, #2
 80005e2:	4461      	add	r1, ip
 80005e4:	e732      	b.n	800044c <__udivmoddi4+0x12c>
 80005e6:	4630      	mov	r0, r6
 80005e8:	e709      	b.n	80003fe <__udivmoddi4+0xde>
 80005ea:	4464      	add	r4, ip
 80005ec:	3802      	subs	r0, #2
 80005ee:	e742      	b.n	8000476 <__udivmoddi4+0x156>

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b08a      	sub	sp, #40	; 0x28
 80005f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005fa:	f107 0314 	add.w	r3, r7, #20
 80005fe:	2200      	movs	r2, #0
 8000600:	601a      	str	r2, [r3, #0]
 8000602:	605a      	str	r2, [r3, #4]
 8000604:	609a      	str	r2, [r3, #8]
 8000606:	60da      	str	r2, [r3, #12]
 8000608:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800060a:	4b23      	ldr	r3, [pc, #140]	; (8000698 <MX_GPIO_Init+0xa4>)
 800060c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800060e:	4a22      	ldr	r2, [pc, #136]	; (8000698 <MX_GPIO_Init+0xa4>)
 8000610:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000614:	6313      	str	r3, [r2, #48]	; 0x30
 8000616:	4b20      	ldr	r3, [pc, #128]	; (8000698 <MX_GPIO_Init+0xa4>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800061a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800061e:	613b      	str	r3, [r7, #16]
 8000620:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000622:	4b1d      	ldr	r3, [pc, #116]	; (8000698 <MX_GPIO_Init+0xa4>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000626:	4a1c      	ldr	r2, [pc, #112]	; (8000698 <MX_GPIO_Init+0xa4>)
 8000628:	f043 0301 	orr.w	r3, r3, #1
 800062c:	6313      	str	r3, [r2, #48]	; 0x30
 800062e:	4b1a      	ldr	r3, [pc, #104]	; (8000698 <MX_GPIO_Init+0xa4>)
 8000630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000632:	f003 0301 	and.w	r3, r3, #1
 8000636:	60fb      	str	r3, [r7, #12]
 8000638:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800063a:	4b17      	ldr	r3, [pc, #92]	; (8000698 <MX_GPIO_Init+0xa4>)
 800063c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800063e:	4a16      	ldr	r2, [pc, #88]	; (8000698 <MX_GPIO_Init+0xa4>)
 8000640:	f043 0308 	orr.w	r3, r3, #8
 8000644:	6313      	str	r3, [r2, #48]	; 0x30
 8000646:	4b14      	ldr	r3, [pc, #80]	; (8000698 <MX_GPIO_Init+0xa4>)
 8000648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800064a:	f003 0308 	and.w	r3, r3, #8
 800064e:	60bb      	str	r3, [r7, #8]
 8000650:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000652:	4b11      	ldr	r3, [pc, #68]	; (8000698 <MX_GPIO_Init+0xa4>)
 8000654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000656:	4a10      	ldr	r2, [pc, #64]	; (8000698 <MX_GPIO_Init+0xa4>)
 8000658:	f043 0302 	orr.w	r3, r3, #2
 800065c:	6313      	str	r3, [r2, #48]	; 0x30
 800065e:	4b0e      	ldr	r3, [pc, #56]	; (8000698 <MX_GPIO_Init+0xa4>)
 8000660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000662:	f003 0302 	and.w	r3, r3, #2
 8000666:	607b      	str	r3, [r7, #4]
 8000668:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_Blue_GPIO_Port, LED_Blue_Pin, GPIO_PIN_RESET);
 800066a:	2200      	movs	r2, #0
 800066c:	2180      	movs	r1, #128	; 0x80
 800066e:	480b      	ldr	r0, [pc, #44]	; (800069c <MX_GPIO_Init+0xa8>)
 8000670:	f001 fe96 	bl	80023a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Blue_Pin;
 8000674:	2380      	movs	r3, #128	; 0x80
 8000676:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000678:	2301      	movs	r3, #1
 800067a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067c:	2300      	movs	r3, #0
 800067e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000680:	2300      	movs	r3, #0
 8000682:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_Blue_GPIO_Port, &GPIO_InitStruct);
 8000684:	f107 0314 	add.w	r3, r7, #20
 8000688:	4619      	mov	r1, r3
 800068a:	4804      	ldr	r0, [pc, #16]	; (800069c <MX_GPIO_Init+0xa8>)
 800068c:	f001 fcdc 	bl	8002048 <HAL_GPIO_Init>

}
 8000690:	bf00      	nop
 8000692:	3728      	adds	r7, #40	; 0x28
 8000694:	46bd      	mov	sp, r7
 8000696:	bd80      	pop	{r7, pc}
 8000698:	40023800 	.word	0x40023800
 800069c:	40020400 	.word	0x40020400

080006a0 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 80006a0:	b480      	push	{r7}
 80006a2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80006a4:	f3bf 8f4f 	dsb	sy
}
 80006a8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80006aa:	f3bf 8f6f 	isb	sy
}
 80006ae:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80006b0:	4b0d      	ldr	r3, [pc, #52]	; (80006e8 <SCB_EnableICache+0x48>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80006b8:	f3bf 8f4f 	dsb	sy
}
 80006bc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80006be:	f3bf 8f6f 	isb	sy
}
 80006c2:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80006c4:	4b08      	ldr	r3, [pc, #32]	; (80006e8 <SCB_EnableICache+0x48>)
 80006c6:	695b      	ldr	r3, [r3, #20]
 80006c8:	4a07      	ldr	r2, [pc, #28]	; (80006e8 <SCB_EnableICache+0x48>)
 80006ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006ce:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80006d0:	f3bf 8f4f 	dsb	sy
}
 80006d4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80006d6:	f3bf 8f6f 	isb	sy
}
 80006da:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 80006dc:	bf00      	nop
 80006de:	46bd      	mov	sp, r7
 80006e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop
 80006e8:	e000ed00 	.word	0xe000ed00

080006ec <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	b085      	sub	sp, #20
 80006f0:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80006f2:	4b1f      	ldr	r3, [pc, #124]	; (8000770 <SCB_EnableDCache+0x84>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80006fa:	f3bf 8f4f 	dsb	sy
}
 80006fe:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000700:	4b1b      	ldr	r3, [pc, #108]	; (8000770 <SCB_EnableDCache+0x84>)
 8000702:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000706:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	0b5b      	lsrs	r3, r3, #13
 800070c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000710:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	08db      	lsrs	r3, r3, #3
 8000716:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800071a:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	015a      	lsls	r2, r3, #5
 8000720:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000724:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000726:	68ba      	ldr	r2, [r7, #8]
 8000728:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800072a:	4911      	ldr	r1, [pc, #68]	; (8000770 <SCB_EnableDCache+0x84>)
 800072c:	4313      	orrs	r3, r2
 800072e:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000732:	68bb      	ldr	r3, [r7, #8]
 8000734:	1e5a      	subs	r2, r3, #1
 8000736:	60ba      	str	r2, [r7, #8]
 8000738:	2b00      	cmp	r3, #0
 800073a:	d1ef      	bne.n	800071c <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	1e5a      	subs	r2, r3, #1
 8000740:	60fa      	str	r2, [r7, #12]
 8000742:	2b00      	cmp	r3, #0
 8000744:	d1e5      	bne.n	8000712 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8000746:	f3bf 8f4f 	dsb	sy
}
 800074a:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800074c:	4b08      	ldr	r3, [pc, #32]	; (8000770 <SCB_EnableDCache+0x84>)
 800074e:	695b      	ldr	r3, [r3, #20]
 8000750:	4a07      	ldr	r2, [pc, #28]	; (8000770 <SCB_EnableDCache+0x84>)
 8000752:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000756:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000758:	f3bf 8f4f 	dsb	sy
}
 800075c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800075e:	f3bf 8f6f 	isb	sy
}
 8000762:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8000764:	bf00      	nop
 8000766:	3714      	adds	r7, #20
 8000768:	46bd      	mov	sp, r7
 800076a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076e:	4770      	bx	lr
 8000770:	e000ed00 	.word	0xe000ed00

08000774 <uart_print>:
void SystemClock_Config(void);
static void MPU_Config(void);
/* USER CODE BEGIN PFP */
// Print character to terminal
void uart_print(unsigned char x)
{
 8000774:	b480      	push	{r7}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
 800077a:	4603      	mov	r3, r0
 800077c:	71fb      	strb	r3, [r7, #7]
	USART3->TDR =(x);
 800077e:	4a08      	ldr	r2, [pc, #32]	; (80007a0 <uart_print+0x2c>)
 8000780:	79fb      	ldrb	r3, [r7, #7]
 8000782:	6293      	str	r3, [r2, #40]	; 0x28
	while(!((USART3->ISR)&USART_ISR_TC)){;}
 8000784:	bf00      	nop
 8000786:	4b06      	ldr	r3, [pc, #24]	; (80007a0 <uart_print+0x2c>)
 8000788:	69db      	ldr	r3, [r3, #28]
 800078a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800078e:	2b00      	cmp	r3, #0
 8000790:	d0f9      	beq.n	8000786 <uart_print+0x12>
}
 8000792:	bf00      	nop
 8000794:	bf00      	nop
 8000796:	370c      	adds	r7, #12
 8000798:	46bd      	mov	sp, r7
 800079a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079e:	4770      	bx	lr
 80007a0:	40004800 	.word	0x40004800

080007a4 <char_is_endmessage>:

uint8_t char_is_endmessage(char c)
{
 80007a4:	b480      	push	{r7}
 80007a6:	b083      	sub	sp, #12
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	4603      	mov	r3, r0
 80007ac:	71fb      	strb	r3, [r7, #7]
	if (c == '\r' || c == '\n')
 80007ae:	79fb      	ldrb	r3, [r7, #7]
 80007b0:	2b0d      	cmp	r3, #13
 80007b2:	d002      	beq.n	80007ba <char_is_endmessage+0x16>
 80007b4:	79fb      	ldrb	r3, [r7, #7]
 80007b6:	2b0a      	cmp	r3, #10
 80007b8:	d101      	bne.n	80007be <char_is_endmessage+0x1a>
	{
		return 1;
 80007ba:	2301      	movs	r3, #1
 80007bc:	e000      	b.n	80007c0 <char_is_endmessage+0x1c>
	}
	else return 0;
 80007be:	2300      	movs	r3, #0
}
 80007c0:	4618      	mov	r0, r3
 80007c2:	370c      	adds	r7, #12
 80007c4:	46bd      	mov	sp, r7
 80007c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ca:	4770      	bx	lr

080007cc <rx_has_data>:

// Reception
uint8_t rx_has_data()
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
	if(rx_empty == rx_busy)
 80007d0:	4b07      	ldr	r3, [pc, #28]	; (80007f0 <rx_has_data+0x24>)
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	b2da      	uxtb	r2, r3
 80007d6:	4b07      	ldr	r3, [pc, #28]	; (80007f4 <rx_has_data+0x28>)
 80007d8:	781b      	ldrb	r3, [r3, #0]
 80007da:	b2db      	uxtb	r3, r3
 80007dc:	429a      	cmp	r2, r3
 80007de:	d101      	bne.n	80007e4 <rx_has_data+0x18>
	{
		return 0;
 80007e0:	2300      	movs	r3, #0
 80007e2:	e000      	b.n	80007e6 <rx_has_data+0x1a>
	}
	else return 1;
 80007e4:	2301      	movs	r3, #1
}
 80007e6:	4618      	mov	r0, r3
 80007e8:	46bd      	mov	sp, r7
 80007ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ee:	4770      	bx	lr
 80007f0:	200000c2 	.word	0x200000c2
 80007f4:	200000c3 	.word	0x200000c3

080007f8 <increase_rx_empty>:

void increase_rx_empty()
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
	rx_empty++;
 80007fc:	4b09      	ldr	r3, [pc, #36]	; (8000824 <increase_rx_empty+0x2c>)
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	b2db      	uxtb	r3, r3
 8000802:	3301      	adds	r3, #1
 8000804:	b2da      	uxtb	r2, r3
 8000806:	4b07      	ldr	r3, [pc, #28]	; (8000824 <increase_rx_empty+0x2c>)
 8000808:	701a      	strb	r2, [r3, #0]
	if(rx_empty >= BUFFER_LENGTH)
 800080a:	4b06      	ldr	r3, [pc, #24]	; (8000824 <increase_rx_empty+0x2c>)
 800080c:	781b      	ldrb	r3, [r3, #0]
 800080e:	b2db      	uxtb	r3, r3
 8000810:	2b31      	cmp	r3, #49	; 0x31
 8000812:	d902      	bls.n	800081a <increase_rx_empty+0x22>
	{
		rx_empty = 0;
 8000814:	4b03      	ldr	r3, [pc, #12]	; (8000824 <increase_rx_empty+0x2c>)
 8000816:	2200      	movs	r2, #0
 8000818:	701a      	strb	r2, [r3, #0]
	}
}
 800081a:	bf00      	nop
 800081c:	46bd      	mov	sp, r7
 800081e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000822:	4770      	bx	lr
 8000824:	200000c2 	.word	0x200000c2

08000828 <increase_rx_busy>:

void increase_rx_busy()
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
	rx_busy++;
 800082c:	4b09      	ldr	r3, [pc, #36]	; (8000854 <increase_rx_busy+0x2c>)
 800082e:	781b      	ldrb	r3, [r3, #0]
 8000830:	b2db      	uxtb	r3, r3
 8000832:	3301      	adds	r3, #1
 8000834:	b2da      	uxtb	r2, r3
 8000836:	4b07      	ldr	r3, [pc, #28]	; (8000854 <increase_rx_busy+0x2c>)
 8000838:	701a      	strb	r2, [r3, #0]
	if(rx_busy >= BUFFER_LENGTH)
 800083a:	4b06      	ldr	r3, [pc, #24]	; (8000854 <increase_rx_busy+0x2c>)
 800083c:	781b      	ldrb	r3, [r3, #0]
 800083e:	b2db      	uxtb	r3, r3
 8000840:	2b31      	cmp	r3, #49	; 0x31
 8000842:	d902      	bls.n	800084a <increase_rx_busy+0x22>
	{
		rx_busy = 0;
 8000844:	4b03      	ldr	r3, [pc, #12]	; (8000854 <increase_rx_busy+0x2c>)
 8000846:	2200      	movs	r2, #0
 8000848:	701a      	strb	r2, [r3, #0]
	}
}
 800084a:	bf00      	nop
 800084c:	46bd      	mov	sp, r7
 800084e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000852:	4770      	bx	lr
 8000854:	200000c3 	.word	0x200000c3

08000858 <tx_has_data>:

// Transmission
uint8_t tx_has_data()
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
	if(tx_empty == tx_busy)
 800085c:	4b07      	ldr	r3, [pc, #28]	; (800087c <tx_has_data+0x24>)
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	b2da      	uxtb	r2, r3
 8000862:	4b07      	ldr	r3, [pc, #28]	; (8000880 <tx_has_data+0x28>)
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	b2db      	uxtb	r3, r3
 8000868:	429a      	cmp	r2, r3
 800086a:	d101      	bne.n	8000870 <tx_has_data+0x18>
	{
		return 0;
 800086c:	2300      	movs	r3, #0
 800086e:	e000      	b.n	8000872 <tx_has_data+0x1a>
	}
	else return 1;
 8000870:	2301      	movs	r3, #1
}
 8000872:	4618      	mov	r0, r3
 8000874:	46bd      	mov	sp, r7
 8000876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087a:	4770      	bx	lr
 800087c:	200000f6 	.word	0x200000f6
 8000880:	200000f7 	.word	0x200000f7

08000884 <increase_tx_busy>:
		tx_empty = 0;
	}
}

void increase_tx_busy()
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0
	tx_busy++;
 8000888:	4b09      	ldr	r3, [pc, #36]	; (80008b0 <increase_tx_busy+0x2c>)
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	b2db      	uxtb	r3, r3
 800088e:	3301      	adds	r3, #1
 8000890:	b2da      	uxtb	r2, r3
 8000892:	4b07      	ldr	r3, [pc, #28]	; (80008b0 <increase_tx_busy+0x2c>)
 8000894:	701a      	strb	r2, [r3, #0]
	if(tx_busy >= BUFFER_LENGTH)
 8000896:	4b06      	ldr	r3, [pc, #24]	; (80008b0 <increase_tx_busy+0x2c>)
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	b2db      	uxtb	r3, r3
 800089c:	2b31      	cmp	r3, #49	; 0x31
 800089e:	d902      	bls.n	80008a6 <increase_tx_busy+0x22>
	{
		tx_busy = 0;
 80008a0:	4b03      	ldr	r3, [pc, #12]	; (80008b0 <increase_tx_busy+0x2c>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	701a      	strb	r2, [r3, #0]
	}
}
 80008a6:	bf00      	nop
 80008a8:	46bd      	mov	sp, r7
 80008aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ae:	4770      	bx	lr
 80008b0:	200000f7 	.word	0x200000f7

080008b4 <timer_delay>:

void timer_delay(uint16_t ms)
{
 80008b4:	b480      	push	{r7}
 80008b6:	b083      	sub	sp, #12
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	4603      	mov	r3, r0
 80008bc:	80fb      	strh	r3, [r7, #6]
	// Reset timer counter
	__HAL_TIM_SET_COUNTER(&htim3,0);
 80008be:	4b09      	ldr	r3, [pc, #36]	; (80008e4 <timer_delay+0x30>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	2200      	movs	r2, #0
 80008c4:	625a      	str	r2, [r3, #36]	; 0x24

	// Wait for set period to pass
	while (__HAL_TIM_GET_COUNTER(&htim3) < ms);
 80008c6:	bf00      	nop
 80008c8:	4b06      	ldr	r3, [pc, #24]	; (80008e4 <timer_delay+0x30>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80008ce:	88fb      	ldrh	r3, [r7, #6]
 80008d0:	429a      	cmp	r2, r3
 80008d2:	d3f9      	bcc.n	80008c8 <timer_delay+0x14>
}
 80008d4:	bf00      	nop
 80008d6:	bf00      	nop
 80008d8:	370c      	adds	r7, #12
 80008da:	46bd      	mov	sp, r7
 80008dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e0:	4770      	bx	lr
 80008e2:	bf00      	nop
 80008e4:	200001e4 	.word	0x200001e4

080008e8 <get_char>:

// Get single character from the reception buffer
uint8_t get_char()
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b082      	sub	sp, #8
 80008ec:	af00      	add	r7, sp, #0
	uint8_t tmp;

	tmp = rx_buffer[rx_busy];
 80008ee:	4b07      	ldr	r3, [pc, #28]	; (800090c <get_char+0x24>)
 80008f0:	781b      	ldrb	r3, [r3, #0]
 80008f2:	b2db      	uxtb	r3, r3
 80008f4:	461a      	mov	r2, r3
 80008f6:	4b06      	ldr	r3, [pc, #24]	; (8000910 <get_char+0x28>)
 80008f8:	5c9b      	ldrb	r3, [r3, r2]
 80008fa:	71fb      	strb	r3, [r7, #7]
	increase_rx_busy();
 80008fc:	f7ff ff94 	bl	8000828 <increase_rx_busy>
	return tmp;
 8000900:	79fb      	ldrb	r3, [r7, #7]
}
 8000902:	4618      	mov	r0, r3
 8000904:	3708      	adds	r7, #8
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	200000c3 	.word	0x200000c3
 8000910:	20000090 	.word	0x20000090

08000914 <get_message>:

// Get message from the reception buffer
uint16_t get_message(char *array)
{
 8000914:	b590      	push	{r4, r7, lr}
 8000916:	b085      	sub	sp, #20
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
	static uint8_t tmp_arr[BUFFER_LENGTH];
	static uint16_t idx = 0;
	__IO uint16_t message_length = 0;
 800091c:	2300      	movs	r3, #0
 800091e:	81bb      	strh	r3, [r7, #12]

	// Collect data from the reception buffer
	while(rx_has_data() == 1)
 8000920:	e041      	b.n	80009a6 <get_message+0x92>
	{
		tmp_arr[idx] = get_char();
 8000922:	4b26      	ldr	r3, [pc, #152]	; (80009bc <get_message+0xa8>)
 8000924:	881b      	ldrh	r3, [r3, #0]
 8000926:	461c      	mov	r4, r3
 8000928:	f7ff ffde 	bl	80008e8 <get_char>
 800092c:	4603      	mov	r3, r0
 800092e:	461a      	mov	r2, r3
 8000930:	4b23      	ldr	r3, [pc, #140]	; (80009c0 <get_message+0xac>)
 8000932:	551a      	strb	r2, [r3, r4]

		if (char_is_endmessage(tmp_arr[idx]))
 8000934:	4b21      	ldr	r3, [pc, #132]	; (80009bc <get_message+0xa8>)
 8000936:	881b      	ldrh	r3, [r3, #0]
 8000938:	461a      	mov	r2, r3
 800093a:	4b21      	ldr	r3, [pc, #132]	; (80009c0 <get_message+0xac>)
 800093c:	5c9b      	ldrb	r3, [r3, r2]
 800093e:	4618      	mov	r0, r3
 8000940:	f7ff ff30 	bl	80007a4 <char_is_endmessage>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d021      	beq.n	800098e <get_message+0x7a>
		{
			// Set character at endmessage index to null
			tmp_arr[idx] = '\0';
 800094a:	4b1c      	ldr	r3, [pc, #112]	; (80009bc <get_message+0xa8>)
 800094c:	881b      	ldrh	r3, [r3, #0]
 800094e:	461a      	mov	r2, r3
 8000950:	4b1b      	ldr	r3, [pc, #108]	; (80009c0 <get_message+0xac>)
 8000952:	2100      	movs	r1, #0
 8000954:	5499      	strb	r1, [r3, r2]

			// Assign collected data to passed array
			for (uint8_t i=0; i<idx; i++)
 8000956:	2300      	movs	r3, #0
 8000958:	73fb      	strb	r3, [r7, #15]
 800095a:	e009      	b.n	8000970 <get_message+0x5c>
			{
				array[i] = tmp_arr[i];
 800095c:	7bfa      	ldrb	r2, [r7, #15]
 800095e:	7bfb      	ldrb	r3, [r7, #15]
 8000960:	6879      	ldr	r1, [r7, #4]
 8000962:	440b      	add	r3, r1
 8000964:	4916      	ldr	r1, [pc, #88]	; (80009c0 <get_message+0xac>)
 8000966:	5c8a      	ldrb	r2, [r1, r2]
 8000968:	701a      	strb	r2, [r3, #0]
			for (uint8_t i=0; i<idx; i++)
 800096a:	7bfb      	ldrb	r3, [r7, #15]
 800096c:	3301      	adds	r3, #1
 800096e:	73fb      	strb	r3, [r7, #15]
 8000970:	7bfb      	ldrb	r3, [r7, #15]
 8000972:	b29a      	uxth	r2, r3
 8000974:	4b11      	ldr	r3, [pc, #68]	; (80009bc <get_message+0xa8>)
 8000976:	881b      	ldrh	r3, [r3, #0]
 8000978:	429a      	cmp	r2, r3
 800097a:	d3ef      	bcc.n	800095c <get_message+0x48>
			}

			message_length = idx;
 800097c:	4b0f      	ldr	r3, [pc, #60]	; (80009bc <get_message+0xa8>)
 800097e:	881b      	ldrh	r3, [r3, #0]
 8000980:	81bb      	strh	r3, [r7, #12]
			idx = 0;
 8000982:	4b0e      	ldr	r3, [pc, #56]	; (80009bc <get_message+0xa8>)
 8000984:	2200      	movs	r2, #0
 8000986:	801a      	strh	r2, [r3, #0]
			return message_length;
 8000988:	89bb      	ldrh	r3, [r7, #12]
 800098a:	b29b      	uxth	r3, r3
 800098c:	e011      	b.n	80009b2 <get_message+0x9e>
		}
		else
		{
			idx++;
 800098e:	4b0b      	ldr	r3, [pc, #44]	; (80009bc <get_message+0xa8>)
 8000990:	881b      	ldrh	r3, [r3, #0]
 8000992:	3301      	adds	r3, #1
 8000994:	b29a      	uxth	r2, r3
 8000996:	4b09      	ldr	r3, [pc, #36]	; (80009bc <get_message+0xa8>)
 8000998:	801a      	strh	r2, [r3, #0]
			if(idx>BUFFER_LENGTH) return 0;
 800099a:	4b08      	ldr	r3, [pc, #32]	; (80009bc <get_message+0xa8>)
 800099c:	881b      	ldrh	r3, [r3, #0]
 800099e:	2b32      	cmp	r3, #50	; 0x32
 80009a0:	d901      	bls.n	80009a6 <get_message+0x92>
 80009a2:	2300      	movs	r3, #0
 80009a4:	e005      	b.n	80009b2 <get_message+0x9e>
	while(rx_has_data() == 1)
 80009a6:	f7ff ff11 	bl	80007cc <rx_has_data>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b01      	cmp	r3, #1
 80009ae:	d0b8      	beq.n	8000922 <get_message+0xe>
		}
	}
	return 0;
 80009b0:	2300      	movs	r3, #0
}
 80009b2:	4618      	mov	r0, r3
 80009b4:	3714      	adds	r7, #20
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd90      	pop	{r4, r7, pc}
 80009ba:	bf00      	nop
 80009bc:	200001a6 	.word	0x200001a6
 80009c0:	200001a8 	.word	0x200001a8

080009c4 <send_response>:

// Send response from STM
void send_response(char *message, ...)
{
 80009c4:	b40f      	push	{r0, r1, r2, r3}
 80009c6:	b590      	push	{r4, r7, lr}
 80009c8:	b091      	sub	sp, #68	; 0x44
 80009ca:	af00      	add	r7, sp, #0
	// Store STM return message
	char response[BUFFER_LENGTH];
	uint16_t idx;

	va_list arglist;
	va_start(arglist, message);
 80009cc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80009d0:	607b      	str	r3, [r7, #4]
	vsprintf(response, message, arglist);
 80009d2:	f107 0308 	add.w	r3, r7, #8
 80009d6:	687a      	ldr	r2, [r7, #4]
 80009d8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80009da:	4618      	mov	r0, r3
 80009dc:	f005 faba 	bl	8005f54 <vsiprintf>
	va_end(arglist);

	// Set index to the first empty space in transmission buffer
	idx = tx_empty;
 80009e0:	4b29      	ldr	r3, [pc, #164]	; (8000a88 <send_response+0xc4>)
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	b2db      	uxtb	r3, r3
 80009e6:	87fb      	strh	r3, [r7, #62]	; 0x3e

	// Send response to the transmission buffer
	for (uint16_t i=0; i<strlen(response); i++)
 80009e8:	2300      	movs	r3, #0
 80009ea:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80009ec:	e012      	b.n	8000a14 <send_response+0x50>
	{
		tx_buffer[idx] = response[i];
 80009ee:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 80009f0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80009f2:	3240      	adds	r2, #64	; 0x40
 80009f4:	443a      	add	r2, r7
 80009f6:	f812 1c38 	ldrb.w	r1, [r2, #-56]
 80009fa:	4a24      	ldr	r2, [pc, #144]	; (8000a8c <send_response+0xc8>)
 80009fc:	54d1      	strb	r1, [r2, r3]
		idx++;
 80009fe:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8000a00:	3301      	adds	r3, #1
 8000a02:	87fb      	strh	r3, [r7, #62]	; 0x3e

		if (idx >= BUFFER_LENGTH)
 8000a04:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8000a06:	2b31      	cmp	r3, #49	; 0x31
 8000a08:	d901      	bls.n	8000a0e <send_response+0x4a>
			idx = 0;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	87fb      	strh	r3, [r7, #62]	; 0x3e
	for (uint16_t i=0; i<strlen(response); i++)
 8000a0e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000a10:	3301      	adds	r3, #1
 8000a12:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8000a14:	8fbc      	ldrh	r4, [r7, #60]	; 0x3c
 8000a16:	f107 0308 	add.w	r3, r7, #8
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f7ff fc10 	bl	8000240 <strlen>
 8000a20:	4603      	mov	r3, r0
 8000a22:	429c      	cmp	r4, r3
 8000a24:	d3e3      	bcc.n	80009ee <send_response+0x2a>
  __ASM volatile ("cpsid i" : : : "memory");
 8000a26:	b672      	cpsid	i
}
 8000a28:	bf00      	nop
	}
	__disable_irq();

	// Check if there is no more data to transmit
	if (tx_has_data() == 0 && (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_TXE) == SET))
 8000a2a:	f7ff ff15 	bl	8000858 <tx_has_data>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d118      	bne.n	8000a66 <send_response+0xa2>
 8000a34:	4b16      	ldr	r3, [pc, #88]	; (8000a90 <send_response+0xcc>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	69db      	ldr	r3, [r3, #28]
 8000a3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a3e:	2b80      	cmp	r3, #128	; 0x80
 8000a40:	d111      	bne.n	8000a66 <send_response+0xa2>
	{
		tx_empty = idx;
 8000a42:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8000a44:	b2da      	uxtb	r2, r3
 8000a46:	4b10      	ldr	r3, [pc, #64]	; (8000a88 <send_response+0xc4>)
 8000a48:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart3, &tx_buffer[tx_busy], 1);
 8000a4a:	4b12      	ldr	r3, [pc, #72]	; (8000a94 <send_response+0xd0>)
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	b2db      	uxtb	r3, r3
 8000a50:	461a      	mov	r2, r3
 8000a52:	4b0e      	ldr	r3, [pc, #56]	; (8000a8c <send_response+0xc8>)
 8000a54:	4413      	add	r3, r2
 8000a56:	2201      	movs	r2, #1
 8000a58:	4619      	mov	r1, r3
 8000a5a:	480d      	ldr	r0, [pc, #52]	; (8000a90 <send_response+0xcc>)
 8000a5c:	f003 fe30 	bl	80046c0 <HAL_UART_Transmit_IT>
		increase_tx_busy();
 8000a60:	f7ff ff10 	bl	8000884 <increase_tx_busy>
 8000a64:	e003      	b.n	8000a6e <send_response+0xaa>
	}
	else
		tx_empty = idx;
 8000a66:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8000a68:	b2da      	uxtb	r2, r3
 8000a6a:	4b07      	ldr	r3, [pc, #28]	; (8000a88 <send_response+0xc4>)
 8000a6c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000a6e:	b662      	cpsie	i
}
 8000a70:	bf00      	nop

	__enable_irq();

	// Wait after re-enabling interrupts
	timer_delay(5);
 8000a72:	2005      	movs	r0, #5
 8000a74:	f7ff ff1e 	bl	80008b4 <timer_delay>
}
 8000a78:	bf00      	nop
 8000a7a:	3744      	adds	r7, #68	; 0x44
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8000a82:	b004      	add	sp, #16
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop
 8000a88:	200000f6 	.word	0x200000f6
 8000a8c:	200000c4 	.word	0x200000c4
 8000a90:	20000230 	.word	0x20000230
 8000a94:	200000f7 	.word	0x200000f7

08000a98 <turn_on_led>:

void turn_on_led()
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_Blue_GPIO_Port, LED_Blue_Pin, GPIO_PIN_SET);
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	2180      	movs	r1, #128	; 0x80
 8000aa0:	4802      	ldr	r0, [pc, #8]	; (8000aac <turn_on_led+0x14>)
 8000aa2:	f001 fc7d 	bl	80023a0 <HAL_GPIO_WritePin>
}
 8000aa6:	bf00      	nop
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	40020400 	.word	0x40020400

08000ab0 <turn_off_led>:

void turn_off_led()
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_Blue_GPIO_Port, LED_Blue_Pin, GPIO_PIN_RESET);
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	2180      	movs	r1, #128	; 0x80
 8000ab8:	4802      	ldr	r0, [pc, #8]	; (8000ac4 <turn_off_led+0x14>)
 8000aba:	f001 fc71 	bl	80023a0 <HAL_GPIO_WritePin>
}
 8000abe:	bf00      	nop
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	40020400 	.word	0x40020400

08000ac8 <calculate_delay>:

uint16_t calculate_delay(uint8_t blink_hz)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b084      	sub	sp, #16
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	4603      	mov	r3, r0
 8000ad0:	71fb      	strb	r3, [r7, #7]
	float delay_f = 1800.0;
 8000ad2:	4b21      	ldr	r3, [pc, #132]	; (8000b58 <calculate_delay+0x90>)
 8000ad4:	60fb      	str	r3, [r7, #12]

	if (blink_hz == 1)
 8000ad6:	79fb      	ldrb	r3, [r7, #7]
 8000ad8:	2b01      	cmp	r3, #1
 8000ada:	d10b      	bne.n	8000af4 <calculate_delay+0x2c>
		delay_f = delay_f / blink_hz;
 8000adc:	79fb      	ldrb	r3, [r7, #7]
 8000ade:	ee07 3a90 	vmov	s15, r3
 8000ae2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ae6:	edd7 6a03 	vldr	s13, [r7, #12]
 8000aea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000aee:	edc7 7a03 	vstr	s15, [r7, #12]
 8000af2:	e012      	b.n	8000b1a <calculate_delay+0x52>
	else
		delay_f = delay_f / (blink_hz * 1.8);
 8000af4:	edd7 7a03 	vldr	s15, [r7, #12]
 8000af8:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8000afc:	79fb      	ldrb	r3, [r7, #7]
 8000afe:	ee07 3a90 	vmov	s15, r3
 8000b02:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000b06:	ed9f 6b12 	vldr	d6, [pc, #72]	; 8000b50 <calculate_delay+0x88>
 8000b0a:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000b0e:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000b12:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b16:	edc7 7a03 	vstr	s15, [r7, #12]

	delay_f = ceil(delay_f);
 8000b1a:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b1e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b22:	eeb0 0b47 	vmov.f64	d0, d7
 8000b26:	f005 fe6f 	bl	8006808 <ceil>
 8000b2a:	eeb0 7b40 	vmov.f64	d7, d0
 8000b2e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b32:	edc7 7a03 	vstr	s15, [r7, #12]
	uint16_t delay_ms = (uint16_t)delay_f;
 8000b36:	edd7 7a03 	vldr	s15, [r7, #12]
 8000b3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b3e:	ee17 3a90 	vmov	r3, s15
 8000b42:	817b      	strh	r3, [r7, #10]
	return delay_ms;
 8000b44:	897b      	ldrh	r3, [r7, #10]
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	3710      	adds	r7, #16
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	cccccccd 	.word	0xcccccccd
 8000b54:	3ffccccc 	.word	0x3ffccccc
 8000b58:	44e10000 	.word	0x44e10000

08000b5c <validate_command>:

uint8_t validate_command(char *single_command_message)
{
 8000b5c:	b5b0      	push	{r4, r5, r7, lr}
 8000b5e:	b092      	sub	sp, #72	; 0x48
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
	uint8_t command_valid = 0;
 8000b64:	2300      	movs	r3, #0
 8000b66:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	// Command template arrays
	char led_on[] = "LED[ON]";
 8000b6a:	4a46      	ldr	r2, [pc, #280]	; (8000c84 <validate_command+0x128>)
 8000b6c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000b70:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b74:	e883 0003 	stmia.w	r3, {r0, r1}
	char led_off[] = "LED[OFF]";
 8000b78:	4a43      	ldr	r2, [pc, #268]	; (8000c88 <validate_command+0x12c>)
 8000b7a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000b7e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000b80:	c303      	stmia	r3!, {r0, r1}
 8000b82:	701a      	strb	r2, [r3, #0]
	char led_blink[] = "LED[BLINK,X]";
 8000b84:	4b41      	ldr	r3, [pc, #260]	; (8000c8c <validate_command+0x130>)
 8000b86:	f107 0420 	add.w	r4, r7, #32
 8000b8a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000b8c:	c407      	stmia	r4!, {r0, r1, r2}
 8000b8e:	7023      	strb	r3, [r4, #0]
	char insert_delay[] = "INSERT[DELAY,XXXX]";
 8000b90:	4b3f      	ldr	r3, [pc, #252]	; (8000c90 <validate_command+0x134>)
 8000b92:	f107 040c 	add.w	r4, r7, #12
 8000b96:	461d      	mov	r5, r3
 8000b98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b9c:	682b      	ldr	r3, [r5, #0]
 8000b9e:	461a      	mov	r2, r3
 8000ba0:	8022      	strh	r2, [r4, #0]
 8000ba2:	3402      	adds	r4, #2
 8000ba4:	0c1b      	lsrs	r3, r3, #16
 8000ba6:	7023      	strb	r3, [r4, #0]

	// Compare command with templates
	if (strncmp(single_command_message, led_on, sizeof(led_on)) == 0)
 8000ba8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000bac:	2208      	movs	r2, #8
 8000bae:	4619      	mov	r1, r3
 8000bb0:	6878      	ldr	r0, [r7, #4]
 8000bb2:	f005 f918 	bl	8005de6 <strncmp>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d103      	bne.n	8000bc4 <validate_command+0x68>
	{
		command_valid = 1;
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8000bc2:	e059      	b.n	8000c78 <validate_command+0x11c>
	}
	else if (strncmp(single_command_message, led_off, sizeof(led_off)) == 0)
 8000bc4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000bc8:	2209      	movs	r2, #9
 8000bca:	4619      	mov	r1, r3
 8000bcc:	6878      	ldr	r0, [r7, #4]
 8000bce:	f005 f90a 	bl	8005de6 <strncmp>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d103      	bne.n	8000be0 <validate_command+0x84>
	{
		command_valid = 1;
 8000bd8:	2301      	movs	r3, #1
 8000bda:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8000bde:	e04b      	b.n	8000c78 <validate_command+0x11c>
	}
	else if (strncmp(single_command_message, led_blink, sizeof(led_blink)-3) == 0)
 8000be0:	f107 0320 	add.w	r3, r7, #32
 8000be4:	220a      	movs	r2, #10
 8000be6:	4619      	mov	r1, r3
 8000be8:	6878      	ldr	r0, [r7, #4]
 8000bea:	f005 f8fc 	bl	8005de6 <strncmp>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d111      	bne.n	8000c18 <validate_command+0xbc>
	{
		if ((single_command_message[10] >= 0x30 && single_command_message[10] <= 0x39) && single_command[11] == ']')
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	330a      	adds	r3, #10
 8000bf8:	781b      	ldrb	r3, [r3, #0]
 8000bfa:	2b2f      	cmp	r3, #47	; 0x2f
 8000bfc:	d93c      	bls.n	8000c78 <validate_command+0x11c>
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	330a      	adds	r3, #10
 8000c02:	781b      	ldrb	r3, [r3, #0]
 8000c04:	2b39      	cmp	r3, #57	; 0x39
 8000c06:	d837      	bhi.n	8000c78 <validate_command+0x11c>
 8000c08:	4b22      	ldr	r3, [pc, #136]	; (8000c94 <validate_command+0x138>)
 8000c0a:	7adb      	ldrb	r3, [r3, #11]
 8000c0c:	2b5d      	cmp	r3, #93	; 0x5d
 8000c0e:	d133      	bne.n	8000c78 <validate_command+0x11c>
			command_valid = 1;
 8000c10:	2301      	movs	r3, #1
 8000c12:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8000c16:	e02f      	b.n	8000c78 <validate_command+0x11c>
	}
	else if (strncmp(single_command_message, insert_delay, sizeof(insert_delay)-6) == 0)
 8000c18:	f107 030c 	add.w	r3, r7, #12
 8000c1c:	220d      	movs	r2, #13
 8000c1e:	4619      	mov	r1, r3
 8000c20:	6878      	ldr	r0, [r7, #4]
 8000c22:	f005 f8e0 	bl	8005de6 <strncmp>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d125      	bne.n	8000c78 <validate_command+0x11c>
	{
		for (uint8_t y=0; y<4; y++)
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8000c32:	e01d      	b.n	8000c70 <validate_command+0x114>
			if ((single_command_message[12+y] >= 0x30 && single_command_message[12+y] <= 0x39) && single_command[17] == ']')
 8000c34:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000c38:	330c      	adds	r3, #12
 8000c3a:	461a      	mov	r2, r3
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	4413      	add	r3, r2
 8000c40:	781b      	ldrb	r3, [r3, #0]
 8000c42:	2b2f      	cmp	r3, #47	; 0x2f
 8000c44:	d90f      	bls.n	8000c66 <validate_command+0x10a>
 8000c46:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000c4a:	330c      	adds	r3, #12
 8000c4c:	461a      	mov	r2, r3
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	4413      	add	r3, r2
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	2b39      	cmp	r3, #57	; 0x39
 8000c56:	d806      	bhi.n	8000c66 <validate_command+0x10a>
 8000c58:	4b0e      	ldr	r3, [pc, #56]	; (8000c94 <validate_command+0x138>)
 8000c5a:	7c5b      	ldrb	r3, [r3, #17]
 8000c5c:	2b5d      	cmp	r3, #93	; 0x5d
 8000c5e:	d102      	bne.n	8000c66 <validate_command+0x10a>
				command_valid = 1;
 8000c60:	2301      	movs	r3, #1
 8000c62:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		for (uint8_t y=0; y<4; y++)
 8000c66:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000c6a:	3301      	adds	r3, #1
 8000c6c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8000c70:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000c74:	2b03      	cmp	r3, #3
 8000c76:	d9dd      	bls.n	8000c34 <validate_command+0xd8>
	}

	return command_valid;
 8000c78:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	3748      	adds	r7, #72	; 0x48
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bdb0      	pop	{r4, r5, r7, pc}
 8000c84:	08006910 	.word	0x08006910
 8000c88:	08006918 	.word	0x08006918
 8000c8c:	08006924 	.word	0x08006924
 8000c90:	08006934 	.word	0x08006934
 8000c94:	2000016c 	.word	0x2000016c

08000c98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c98:	b5b0      	push	{r4, r5, r7, lr}
 8000c9a:	b0b0      	sub	sp, #192	; 0xc0
 8000c9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000c9e:	f000 fd0f 	bl	80016c0 <MPU_Config>

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8000ca2:	f7ff fcfd 	bl	80006a0 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8000ca6:	f7ff fd21 	bl	80006ec <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000caa:	f000 ff50 	bl	8001b4e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cae:	f000 fc3f 	bl	8001530 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cb2:	f7ff fc9f 	bl	80005f4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000cb6:	f000 fe89 	bl	80019cc <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8000cba:	f000 fdeb 	bl	8001894 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim3);
 8000cbe:	48b0      	ldr	r0, [pc, #704]	; (8000f80 <main+0x2e8>)
 8000cc0:	f002 fd06 	bl	80036d0 <HAL_TIM_Base_Start>
  HAL_UART_Receive_IT(&huart3, &character, 1);
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	49af      	ldr	r1, [pc, #700]	; (8000f84 <main+0x2ec>)
 8000cc8:	48af      	ldr	r0, [pc, #700]	; (8000f88 <main+0x2f0>)
 8000cca:	f003 fd57 	bl	800477c <HAL_UART_Receive_IT>
  __IO uint16_t param_length;
  static uint16_t command_length;

  // LED command parameters
  __IO uint8_t led_action;
  char on_cmd[] = "ON";
 8000cce:	4aaf      	ldr	r2, [pc, #700]	; (8000f8c <main+0x2f4>)
 8000cd0:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000cd4:	6812      	ldr	r2, [r2, #0]
 8000cd6:	4611      	mov	r1, r2
 8000cd8:	8019      	strh	r1, [r3, #0]
 8000cda:	3302      	adds	r3, #2
 8000cdc:	0c12      	lsrs	r2, r2, #16
 8000cde:	701a      	strb	r2, [r3, #0]
  char off_cmd[] = "OFF";
 8000ce0:	4bab      	ldr	r3, [pc, #684]	; (8000f90 <main+0x2f8>)
 8000ce2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  char blink_cmd[] = "BLINK,";
 8000ce6:	4aab      	ldr	r2, [pc, #684]	; (8000f94 <main+0x2fc>)
 8000ce8:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8000cec:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000cf0:	6018      	str	r0, [r3, #0]
 8000cf2:	3304      	adds	r3, #4
 8000cf4:	8019      	strh	r1, [r3, #0]
 8000cf6:	3302      	adds	r3, #2
 8000cf8:	0c0a      	lsrs	r2, r1, #16
 8000cfa:	701a      	strb	r2, [r3, #0]

  // INSERT command parameters
  char delay_cmd[] = "DELAY,";
 8000cfc:	4aa6      	ldr	r2, [pc, #664]	; (8000f98 <main+0x300>)
 8000cfe:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000d02:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d06:	6018      	str	r0, [r3, #0]
 8000d08:	3304      	adds	r3, #4
 8000d0a:	8019      	strh	r1, [r3, #0]
 8000d0c:	3302      	adds	r3, #2
 8000d0e:	0c0a      	lsrs	r2, r1, #16
 8000d10:	701a      	strb	r2, [r3, #0]

  // Error messages
  char invalid_command[] = "Error: Command not found\r\n";
 8000d12:	4ba2      	ldr	r3, [pc, #648]	; (8000f9c <main+0x304>)
 8000d14:	f107 0470 	add.w	r4, r7, #112	; 0x70
 8000d18:	461d      	mov	r5, r3
 8000d1a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d1c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d1e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d22:	c403      	stmia	r4!, {r0, r1}
 8000d24:	8022      	strh	r2, [r4, #0]
 8000d26:	3402      	adds	r4, #2
 8000d28:	0c13      	lsrs	r3, r2, #16
 8000d2a:	7023      	strb	r3, [r4, #0]
  char missing_separator[] = "Error: No command separator found\r\n";
 8000d2c:	4b9c      	ldr	r3, [pc, #624]	; (8000fa0 <main+0x308>)
 8000d2e:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 8000d32:	461d      	mov	r5, r3
 8000d34:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d36:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d3c:	682b      	ldr	r3, [r5, #0]
 8000d3e:	6023      	str	r3, [r4, #0]

  while (1)
  {
	if (character == '\n' || character == '\r')
 8000d40:	4b90      	ldr	r3, [pc, #576]	; (8000f84 <main+0x2ec>)
 8000d42:	781b      	ldrb	r3, [r3, #0]
 8000d44:	2b0a      	cmp	r3, #10
 8000d46:	d003      	beq.n	8000d50 <main+0xb8>
 8000d48:	4b8e      	ldr	r3, [pc, #568]	; (8000f84 <main+0x2ec>)
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	2b0d      	cmp	r3, #13
 8000d4e:	d106      	bne.n	8000d5e <main+0xc6>
	{
		message_length = get_message(message);
 8000d50:	4894      	ldr	r0, [pc, #592]	; (8000fa4 <main+0x30c>)
 8000d52:	f7ff fddf 	bl	8000914 <get_message>
 8000d56:	4603      	mov	r3, r0
 8000d58:	b2da      	uxtb	r2, r3
 8000d5a:	4b93      	ldr	r3, [pc, #588]	; (8000fa8 <main+0x310>)
 8000d5c:	701a      	strb	r2, [r3, #0]
	}

	if (message_length > 0)
 8000d5e:	4b92      	ldr	r3, [pc, #584]	; (8000fa8 <main+0x310>)
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	b2db      	uxtb	r3, r3
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	f000 839c 	beq.w	80014a2 <main+0x80a>
	{
		for (uint8_t i=0; i<message_length; i++)
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
 8000d70:	e38f      	b.n	8001492 <main+0x7fa>
		{
			// Check for command separator character
			command_separator = strchr(message, ';');
 8000d72:	213b      	movs	r1, #59	; 0x3b
 8000d74:	488b      	ldr	r0, [pc, #556]	; (8000fa4 <main+0x30c>)
 8000d76:	f005 f829 	bl	8005dcc <strchr>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	4a8b      	ldr	r2, [pc, #556]	; (8000fac <main+0x314>)
 8000d7e:	6013      	str	r3, [r2, #0]

			// If separator char was not found
			if (command_separator == NULL)
 8000d80:	4b8a      	ldr	r3, [pc, #552]	; (8000fac <main+0x314>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d111      	bne.n	8000dac <main+0x114>
			{
				while (i < message_length)
 8000d88:	e004      	b.n	8000d94 <main+0xfc>
					i++;
 8000d8a:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000d8e:	3301      	adds	r3, #1
 8000d90:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
				while (i < message_length)
 8000d94:	4b84      	ldr	r3, [pc, #528]	; (8000fa8 <main+0x310>)
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	f897 20bb 	ldrb.w	r2, [r7, #187]	; 0xbb
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	d3f3      	bcc.n	8000d8a <main+0xf2>
				send_response(missing_separator);
 8000da2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000da6:	4618      	mov	r0, r3
 8000da8:	f7ff fe0c 	bl	80009c4 <send_response>
			}

			// Enter the switch statement when first character is found
			if ((sw_state == 0 && message[i] == 'L') || (sw_state == 0 && message[i] == 'I'))
 8000dac:	4b80      	ldr	r3, [pc, #512]	; (8000fb0 <main+0x318>)
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	b2db      	uxtb	r3, r3
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d105      	bne.n	8000dc2 <main+0x12a>
 8000db6:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000dba:	4a7a      	ldr	r2, [pc, #488]	; (8000fa4 <main+0x30c>)
 8000dbc:	5cd3      	ldrb	r3, [r2, r3]
 8000dbe:	2b4c      	cmp	r3, #76	; 0x4c
 8000dc0:	d00a      	beq.n	8000dd8 <main+0x140>
 8000dc2:	4b7b      	ldr	r3, [pc, #492]	; (8000fb0 <main+0x318>)
 8000dc4:	781b      	ldrb	r3, [r3, #0]
 8000dc6:	b2db      	uxtb	r3, r3
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d109      	bne.n	8000de0 <main+0x148>
 8000dcc:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000dd0:	4a74      	ldr	r2, [pc, #464]	; (8000fa4 <main+0x30c>)
 8000dd2:	5cd3      	ldrb	r3, [r2, r3]
 8000dd4:	2b49      	cmp	r3, #73	; 0x49
 8000dd6:	d103      	bne.n	8000de0 <main+0x148>
				sw_state = 1;
 8000dd8:	4b75      	ldr	r3, [pc, #468]	; (8000fb0 <main+0x318>)
 8000dda:	2201      	movs	r2, #1
 8000ddc:	701a      	strb	r2, [r3, #0]
 8000dde:	e019      	b.n	8000e14 <main+0x17c>
			else if (sw_state == 0 && (message[i] != ';' && message[i] != '#' && message[i] != ','))
 8000de0:	4b73      	ldr	r3, [pc, #460]	; (8000fb0 <main+0x318>)
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	b2db      	uxtb	r3, r3
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d114      	bne.n	8000e14 <main+0x17c>
 8000dea:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000dee:	4a6d      	ldr	r2, [pc, #436]	; (8000fa4 <main+0x30c>)
 8000df0:	5cd3      	ldrb	r3, [r2, r3]
 8000df2:	2b3b      	cmp	r3, #59	; 0x3b
 8000df4:	d00e      	beq.n	8000e14 <main+0x17c>
 8000df6:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000dfa:	4a6a      	ldr	r2, [pc, #424]	; (8000fa4 <main+0x30c>)
 8000dfc:	5cd3      	ldrb	r3, [r2, r3]
 8000dfe:	2b23      	cmp	r3, #35	; 0x23
 8000e00:	d008      	beq.n	8000e14 <main+0x17c>
 8000e02:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000e06:	4a67      	ldr	r2, [pc, #412]	; (8000fa4 <main+0x30c>)
 8000e08:	5cd3      	ldrb	r3, [r2, r3]
 8000e0a:	2b2c      	cmp	r3, #44	; 0x2c
 8000e0c:	d002      	beq.n	8000e14 <main+0x17c>
				error_found = 1;
 8000e0e:	4b69      	ldr	r3, [pc, #420]	; (8000fb4 <main+0x31c>)
 8000e10:	2201      	movs	r2, #1
 8000e12:	701a      	strb	r2, [r3, #0]

			switch (sw_state)
 8000e14:	4b66      	ldr	r3, [pc, #408]	; (8000fb0 <main+0x318>)
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	3b01      	subs	r3, #1
 8000e1c:	2b04      	cmp	r3, #4
 8000e1e:	f200 82cf 	bhi.w	80013c0 <main+0x728>
 8000e22:	a201      	add	r2, pc, #4	; (adr r2, 8000e28 <main+0x190>)
 8000e24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e28:	08000e3d 	.word	0x08000e3d
 8000e2c:	08000ed3 	.word	0x08000ed3
 8000e30:	08000f13 	.word	0x08000f13
 8000e34:	08000f53 	.word	0x08000f53
 8000e38:	0800102d 	.word	0x0800102d
			{
			case 1:
				// Check for remaining command characters
				if (message[i+1] == 'E' && message[i+2] == 'D')
 8000e3c:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000e40:	3301      	adds	r3, #1
 8000e42:	4a58      	ldr	r2, [pc, #352]	; (8000fa4 <main+0x30c>)
 8000e44:	5cd3      	ldrb	r3, [r2, r3]
 8000e46:	2b45      	cmp	r3, #69	; 0x45
 8000e48:	d10f      	bne.n	8000e6a <main+0x1d2>
 8000e4a:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000e4e:	3302      	adds	r3, #2
 8000e50:	4a54      	ldr	r2, [pc, #336]	; (8000fa4 <main+0x30c>)
 8000e52:	5cd3      	ldrb	r3, [r2, r3]
 8000e54:	2b44      	cmp	r3, #68	; 0x44
 8000e56:	d108      	bne.n	8000e6a <main+0x1d2>
				{
					i = i+2;
 8000e58:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000e5c:	3302      	adds	r3, #2
 8000e5e:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
					sw_state = 2;
 8000e62:	4b53      	ldr	r3, [pc, #332]	; (8000fb0 <main+0x318>)
 8000e64:	2202      	movs	r2, #2
 8000e66:	701a      	strb	r2, [r3, #0]
 8000e68:	e032      	b.n	8000ed0 <main+0x238>
				}
				else if (message[i+1] == 'N' && message[i+2] == 'S' && message[i+3] == 'E' && message[i+4] == 'R' && message[i+5] == 'T')
 8000e6a:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000e6e:	3301      	adds	r3, #1
 8000e70:	4a4c      	ldr	r2, [pc, #304]	; (8000fa4 <main+0x30c>)
 8000e72:	5cd3      	ldrb	r3, [r2, r3]
 8000e74:	2b4e      	cmp	r3, #78	; 0x4e
 8000e76:	d124      	bne.n	8000ec2 <main+0x22a>
 8000e78:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000e7c:	3302      	adds	r3, #2
 8000e7e:	4a49      	ldr	r2, [pc, #292]	; (8000fa4 <main+0x30c>)
 8000e80:	5cd3      	ldrb	r3, [r2, r3]
 8000e82:	2b53      	cmp	r3, #83	; 0x53
 8000e84:	d11d      	bne.n	8000ec2 <main+0x22a>
 8000e86:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000e8a:	3303      	adds	r3, #3
 8000e8c:	4a45      	ldr	r2, [pc, #276]	; (8000fa4 <main+0x30c>)
 8000e8e:	5cd3      	ldrb	r3, [r2, r3]
 8000e90:	2b45      	cmp	r3, #69	; 0x45
 8000e92:	d116      	bne.n	8000ec2 <main+0x22a>
 8000e94:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000e98:	3304      	adds	r3, #4
 8000e9a:	4a42      	ldr	r2, [pc, #264]	; (8000fa4 <main+0x30c>)
 8000e9c:	5cd3      	ldrb	r3, [r2, r3]
 8000e9e:	2b52      	cmp	r3, #82	; 0x52
 8000ea0:	d10f      	bne.n	8000ec2 <main+0x22a>
 8000ea2:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000ea6:	3305      	adds	r3, #5
 8000ea8:	4a3e      	ldr	r2, [pc, #248]	; (8000fa4 <main+0x30c>)
 8000eaa:	5cd3      	ldrb	r3, [r2, r3]
 8000eac:	2b54      	cmp	r3, #84	; 0x54
 8000eae:	d108      	bne.n	8000ec2 <main+0x22a>
				{
					i = i+5;
 8000eb0:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000eb4:	3305      	adds	r3, #5
 8000eb6:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
					sw_state = 2;
 8000eba:	4b3d      	ldr	r3, [pc, #244]	; (8000fb0 <main+0x318>)
 8000ebc:	2202      	movs	r2, #2
 8000ebe:	701a      	strb	r2, [r3, #0]
 8000ec0:	e006      	b.n	8000ed0 <main+0x238>
				}
				else
				{
					error_found = 1;
 8000ec2:	4b3c      	ldr	r3, [pc, #240]	; (8000fb4 <main+0x31c>)
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	701a      	strb	r2, [r3, #0]
					sw_state = 0;
 8000ec8:	4b39      	ldr	r3, [pc, #228]	; (8000fb0 <main+0x318>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	701a      	strb	r2, [r3, #0]
				}
				break;
 8000ece:	e277      	b.n	80013c0 <main+0x728>
 8000ed0:	e276      	b.n	80013c0 <main+0x728>

			case 2:
				// Get opening bracket index
				open_bracket = strchr(message, '[');
 8000ed2:	215b      	movs	r1, #91	; 0x5b
 8000ed4:	4833      	ldr	r0, [pc, #204]	; (8000fa4 <main+0x30c>)
 8000ed6:	f004 ff79 	bl	8005dcc <strchr>
 8000eda:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8

				// Reset sw_state if opening bracket was not found
				if (open_bracket == NULL)
 8000ede:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d10b      	bne.n	8000efe <main+0x266>
				{
					i = i+1;
 8000ee6:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000eea:	3301      	adds	r3, #1
 8000eec:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
					error_found = 1;
 8000ef0:	4b30      	ldr	r3, [pc, #192]	; (8000fb4 <main+0x31c>)
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	701a      	strb	r2, [r3, #0]
					sw_state = 0;
 8000ef6:	4b2e      	ldr	r3, [pc, #184]	; (8000fb0 <main+0x318>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	701a      	strb	r2, [r3, #0]
				{
					// Get index of the opening bracket
					open_idx = (uint16_t)(open_bracket - message);
					sw_state = 3;
				}
				break;
 8000efc:	e260      	b.n	80013c0 <main+0x728>
					open_idx = (uint16_t)(open_bracket - message);
 8000efe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000f02:	4a28      	ldr	r2, [pc, #160]	; (8000fa4 <main+0x30c>)
 8000f04:	1a9b      	subs	r3, r3, r2
 8000f06:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
					sw_state = 3;
 8000f0a:	4b29      	ldr	r3, [pc, #164]	; (8000fb0 <main+0x318>)
 8000f0c:	2203      	movs	r2, #3
 8000f0e:	701a      	strb	r2, [r3, #0]
				break;
 8000f10:	e256      	b.n	80013c0 <main+0x728>

			case 3:
				// Get closing bracket index
				close_bracket = strchr(message, ']');
 8000f12:	215d      	movs	r1, #93	; 0x5d
 8000f14:	4823      	ldr	r0, [pc, #140]	; (8000fa4 <main+0x30c>)
 8000f16:	f004 ff59 	bl	8005dcc <strchr>
 8000f1a:	f8c7 00ac 	str.w	r0, [r7, #172]	; 0xac

				// Reset sw_state if closing bracket was not found
				if (close_bracket == NULL)
 8000f1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d10b      	bne.n	8000f3e <main+0x2a6>
				{
					i = i+1;
 8000f26:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
					error_found = 1;
 8000f30:	4b20      	ldr	r3, [pc, #128]	; (8000fb4 <main+0x31c>)
 8000f32:	2201      	movs	r2, #1
 8000f34:	701a      	strb	r2, [r3, #0]
					sw_state = 0;
 8000f36:	4b1e      	ldr	r3, [pc, #120]	; (8000fb0 <main+0x318>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	701a      	strb	r2, [r3, #0]
				{
					// Get index of closing bracket
					close_idx = (uint16_t)(close_bracket - message);
					sw_state = 4;
				}
				break;
 8000f3c:	e240      	b.n	80013c0 <main+0x728>
					close_idx = (uint16_t)(close_bracket - message);
 8000f3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000f42:	4a18      	ldr	r2, [pc, #96]	; (8000fa4 <main+0x30c>)
 8000f44:	1a9b      	subs	r3, r3, r2
 8000f46:	f8a7 30bc 	strh.w	r3, [r7, #188]	; 0xbc
					sw_state = 4;
 8000f4a:	4b19      	ldr	r3, [pc, #100]	; (8000fb0 <main+0x318>)
 8000f4c:	2204      	movs	r2, #4
 8000f4e:	701a      	strb	r2, [r3, #0]
				break;
 8000f50:	e236      	b.n	80013c0 <main+0x728>

			case 4:
				// Calculate parameter length in chars - basic CRC
				param_length = (close_idx - open_idx) - 1;
 8000f52:	f8b7 20bc 	ldrh.w	r2, [r7, #188]	; 0xbc
 8000f56:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8000f5a:	1ad3      	subs	r3, r2, r3
 8000f5c:	b29b      	uxth	r3, r3
 8000f5e:	3b01      	subs	r3, #1
 8000f60:	b29b      	uxth	r3, r3
 8000f62:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6

				// Place chars between the brackets into temporary command array
				char command[BUFFER_LENGTH];
				command_length = 0;
 8000f66:	4b14      	ldr	r3, [pc, #80]	; (8000fb8 <main+0x320>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	801a      	strh	r2, [r3, #0]
				uint8_t j = 0;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	f887 30ba 	strb.w	r3, [r7, #186]	; 0xba
				for (uint16_t y=open_idx+1; y<close_idx; y++)
 8000f72:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8000f76:	3301      	adds	r3, #1
 8000f78:	f8a7 30b8 	strh.w	r3, [r7, #184]	; 0xb8
 8000f7c:	e041      	b.n	8001002 <main+0x36a>
 8000f7e:	bf00      	nop
 8000f80:	200001e4 	.word	0x200001e4
 8000f84:	2000008c 	.word	0x2000008c
 8000f88:	20000230 	.word	0x20000230
 8000f8c:	08006948 	.word	0x08006948
 8000f90:	0046464f 	.word	0x0046464f
 8000f94:	0800694c 	.word	0x0800694c
 8000f98:	08006954 	.word	0x08006954
 8000f9c:	0800695c 	.word	0x0800695c
 8000fa0:	08006978 	.word	0x08006978
 8000fa4:	200000f8 	.word	0x200000f8
 8000fa8:	2000012a 	.word	0x2000012a
 8000fac:	200001a0 	.word	0x200001a0
 8000fb0:	2000012b 	.word	0x2000012b
 8000fb4:	200001a4 	.word	0x200001a4
 8000fb8:	200001da 	.word	0x200001da
				{
					command[j] = message[y];
 8000fbc:	f8b7 20b8 	ldrh.w	r2, [r7, #184]	; 0xb8
 8000fc0:	f897 30ba 	ldrb.w	r3, [r7, #186]	; 0xba
 8000fc4:	49af      	ldr	r1, [pc, #700]	; (8001284 <main+0x5ec>)
 8000fc6:	5c8a      	ldrb	r2, [r1, r2]
 8000fc8:	33c0      	adds	r3, #192	; 0xc0
 8000fca:	443b      	add	r3, r7
 8000fcc:	f803 2cbc 	strb.w	r2, [r3, #-188]
					temp_command[j] = command[j];
 8000fd0:	f897 20ba 	ldrb.w	r2, [r7, #186]	; 0xba
 8000fd4:	f897 30ba 	ldrb.w	r3, [r7, #186]	; 0xba
 8000fd8:	32c0      	adds	r2, #192	; 0xc0
 8000fda:	443a      	add	r2, r7
 8000fdc:	f812 1cbc 	ldrb.w	r1, [r2, #-188]
 8000fe0:	4aa9      	ldr	r2, [pc, #676]	; (8001288 <main+0x5f0>)
 8000fe2:	54d1      	strb	r1, [r2, r3]
					j++;
 8000fe4:	f897 30ba 	ldrb.w	r3, [r7, #186]	; 0xba
 8000fe8:	3301      	adds	r3, #1
 8000fea:	f887 30ba 	strb.w	r3, [r7, #186]	; 0xba
					command_length = j;
 8000fee:	f897 30ba 	ldrb.w	r3, [r7, #186]	; 0xba
 8000ff2:	b29a      	uxth	r2, r3
 8000ff4:	4ba5      	ldr	r3, [pc, #660]	; (800128c <main+0x5f4>)
 8000ff6:	801a      	strh	r2, [r3, #0]
				for (uint16_t y=open_idx+1; y<close_idx; y++)
 8000ff8:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	f8a7 30b8 	strh.w	r3, [r7, #184]	; 0xb8
 8001002:	f8b7 20b8 	ldrh.w	r2, [r7, #184]	; 0xb8
 8001006:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 800100a:	429a      	cmp	r2, r3
 800100c:	d3d6      	bcc.n	8000fbc <main+0x324>
				}

				if (command_length == param_length)
 800100e:	4b9f      	ldr	r3, [pc, #636]	; (800128c <main+0x5f4>)
 8001010:	881a      	ldrh	r2, [r3, #0]
 8001012:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8001016:	b29b      	uxth	r3, r3
 8001018:	429a      	cmp	r2, r3
 800101a:	d103      	bne.n	8001024 <main+0x38c>
					sw_state = 5;
 800101c:	4b9c      	ldr	r3, [pc, #624]	; (8001290 <main+0x5f8>)
 800101e:	2205      	movs	r2, #5
 8001020:	701a      	strb	r2, [r3, #0]
				else
					sw_state = 0;
				break;
 8001022:	e1cd      	b.n	80013c0 <main+0x728>
					sw_state = 0;
 8001024:	4b9a      	ldr	r3, [pc, #616]	; (8001290 <main+0x5f8>)
 8001026:	2200      	movs	r2, #0
 8001028:	701a      	strb	r2, [r3, #0]
				break;
 800102a:	e1c9      	b.n	80013c0 <main+0x728>

			case 5:
				// Check for command separator
				if (message[close_idx+1] != ';')
 800102c:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 8001030:	3301      	adds	r3, #1
 8001032:	4a94      	ldr	r2, [pc, #592]	; (8001284 <main+0x5ec>)
 8001034:	5cd3      	ldrb	r3, [r2, r3]
 8001036:	2b3b      	cmp	r3, #59	; 0x3b
 8001038:	d008      	beq.n	800104c <main+0x3b4>
				{
					send_response(missing_separator);
 800103a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800103e:	4618      	mov	r0, r3
 8001040:	f7ff fcc0 	bl	80009c4 <send_response>
					sw_state = 0;
 8001044:	4b92      	ldr	r3, [pc, #584]	; (8001290 <main+0x5f8>)
 8001046:	2200      	movs	r2, #0
 8001048:	701a      	strb	r2, [r3, #0]
					break;
 800104a:	e1b9      	b.n	80013c0 <main+0x728>
				}

				// Print executed command
				char CMD[] = "COMMAND: ";
 800104c:	4a91      	ldr	r2, [pc, #580]	; (8001294 <main+0x5fc>)
 800104e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001052:	ca07      	ldmia	r2, {r0, r1, r2}
 8001054:	c303      	stmia	r3!, {r0, r1}
 8001056:	801a      	strh	r2, [r3, #0]
				char NEWLINE[] = "\r\n";
 8001058:	4a8f      	ldr	r2, [pc, #572]	; (8001298 <main+0x600>)
 800105a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800105e:	6812      	ldr	r2, [r2, #0]
 8001060:	4611      	mov	r1, r2
 8001062:	8019      	strh	r1, [r3, #0]
 8001064:	3302      	adds	r3, #2
 8001066:	0c12      	lsrs	r2, r2, #16
 8001068:	701a      	strb	r2, [r3, #0]

				send_response(CMD);
 800106a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800106e:	4618      	mov	r0, r3
 8001070:	f7ff fca8 	bl	80009c4 <send_response>
				send_response(temp_command);
 8001074:	4884      	ldr	r0, [pc, #528]	; (8001288 <main+0x5f0>)
 8001076:	f7ff fca5 	bl	80009c4 <send_response>
				send_response(NEWLINE);
 800107a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800107e:	4618      	mov	r0, r3
 8001080:	f7ff fca0 	bl	80009c4 <send_response>

				// Clear temp array
				for (uint8_t y=0; y<command_length; y++)
 8001084:	2300      	movs	r3, #0
 8001086:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
 800108a:	e009      	b.n	80010a0 <main+0x408>
					temp_command[y] = '\0';
 800108c:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 8001090:	4a7d      	ldr	r2, [pc, #500]	; (8001288 <main+0x5f0>)
 8001092:	2100      	movs	r1, #0
 8001094:	54d1      	strb	r1, [r2, r3]
				for (uint8_t y=0; y<command_length; y++)
 8001096:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 800109a:	3301      	adds	r3, #1
 800109c:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
 80010a0:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 80010a4:	b29a      	uxth	r2, r3
 80010a6:	4b79      	ldr	r3, [pc, #484]	; (800128c <main+0x5f4>)
 80010a8:	881b      	ldrh	r3, [r3, #0]
 80010aa:	429a      	cmp	r2, r3
 80010ac:	d3ee      	bcc.n	800108c <main+0x3f4>

				// Compare char arrays and execute the command
				__IO size_t len = param_length;
 80010ae:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 80010b2:	b29b      	uxth	r3, r3
 80010b4:	63bb      	str	r3, [r7, #56]	; 0x38
				if (strncmp(command, on_cmd, len) == 0)
 80010b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80010b8:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 80010bc:	1d3b      	adds	r3, r7, #4
 80010be:	4618      	mov	r0, r3
 80010c0:	f004 fe91 	bl	8005de6 <strncmp>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d13b      	bne.n	8001142 <main+0x4aa>
				{
					// Store last command in a separate array
					for (uint8_t y=0; y<7; y++)
 80010ca:	2300      	movs	r3, #0
 80010cc:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
 80010d0:	e010      	b.n	80010f4 <main+0x45c>
						single_command[y] = message[close_idx-6+y];
 80010d2:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 80010d6:	1f9a      	subs	r2, r3, #6
 80010d8:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 80010dc:	441a      	add	r2, r3
 80010de:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 80010e2:	4968      	ldr	r1, [pc, #416]	; (8001284 <main+0x5ec>)
 80010e4:	5c89      	ldrb	r1, [r1, r2]
 80010e6:	4a6d      	ldr	r2, [pc, #436]	; (800129c <main+0x604>)
 80010e8:	54d1      	strb	r1, [r2, r3]
					for (uint8_t y=0; y<7; y++)
 80010ea:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 80010ee:	3301      	adds	r3, #1
 80010f0:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
 80010f4:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 80010f8:	2b06      	cmp	r3, #6
 80010fa:	d9ea      	bls.n	80010d2 <main+0x43a>

					// Validate last command
					temp_check = validate_command(single_command);
 80010fc:	4867      	ldr	r0, [pc, #412]	; (800129c <main+0x604>)
 80010fe:	f7ff fd2d 	bl	8000b5c <validate_command>
 8001102:	4603      	mov	r3, r0
 8001104:	461a      	mov	r2, r3
 8001106:	4b66      	ldr	r3, [pc, #408]	; (80012a0 <main+0x608>)
 8001108:	701a      	strb	r2, [r3, #0]
					if (temp_check == 1)
 800110a:	4b65      	ldr	r3, [pc, #404]	; (80012a0 <main+0x608>)
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	b2db      	uxtb	r3, r3
 8001110:	2b01      	cmp	r3, #1
 8001112:	d10f      	bne.n	8001134 <main+0x49c>
					{
						i = i+param_length;
 8001114:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8001118:	b29b      	uxth	r3, r3
 800111a:	b2da      	uxtb	r2, r3
 800111c:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8001120:	4413      	add	r3, r2
 8001122:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
						error_found = 0;
 8001126:	4b5f      	ldr	r3, [pc, #380]	; (80012a4 <main+0x60c>)
 8001128:	2200      	movs	r2, #0
 800112a:	701a      	strb	r2, [r3, #0]

						// Turn on LED
						led_action = 1;
 800112c:	2301      	movs	r3, #1
 800112e:	f887 30a5 	strb.w	r3, [r7, #165]	; 0xa5
 8001132:	e120      	b.n	8001376 <main+0x6de>
					}
					else
					{
						error_found = 1;
 8001134:	4b5b      	ldr	r3, [pc, #364]	; (80012a4 <main+0x60c>)
 8001136:	2201      	movs	r2, #1
 8001138:	701a      	strb	r2, [r3, #0]
						sw_state = 0;
 800113a:	4b55      	ldr	r3, [pc, #340]	; (8001290 <main+0x5f8>)
 800113c:	2200      	movs	r2, #0
 800113e:	701a      	strb	r2, [r3, #0]
 8001140:	e119      	b.n	8001376 <main+0x6de>
					}
				}
				else if (strncmp(command, off_cmd, len) == 0)
 8001142:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001144:	f107 019c 	add.w	r1, r7, #156	; 0x9c
 8001148:	1d3b      	adds	r3, r7, #4
 800114a:	4618      	mov	r0, r3
 800114c:	f004 fe4b 	bl	8005de6 <strncmp>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d13b      	bne.n	80011ce <main+0x536>
				{
					// Store last command in a separate array
					for (uint8_t y=0; y<8; y++)
 8001156:	2300      	movs	r3, #0
 8001158:	f887 30b5 	strb.w	r3, [r7, #181]	; 0xb5
 800115c:	e010      	b.n	8001180 <main+0x4e8>
						single_command[y] = message[close_idx-7+y];
 800115e:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 8001162:	1fda      	subs	r2, r3, #7
 8001164:	f897 30b5 	ldrb.w	r3, [r7, #181]	; 0xb5
 8001168:	441a      	add	r2, r3
 800116a:	f897 30b5 	ldrb.w	r3, [r7, #181]	; 0xb5
 800116e:	4945      	ldr	r1, [pc, #276]	; (8001284 <main+0x5ec>)
 8001170:	5c89      	ldrb	r1, [r1, r2]
 8001172:	4a4a      	ldr	r2, [pc, #296]	; (800129c <main+0x604>)
 8001174:	54d1      	strb	r1, [r2, r3]
					for (uint8_t y=0; y<8; y++)
 8001176:	f897 30b5 	ldrb.w	r3, [r7, #181]	; 0xb5
 800117a:	3301      	adds	r3, #1
 800117c:	f887 30b5 	strb.w	r3, [r7, #181]	; 0xb5
 8001180:	f897 30b5 	ldrb.w	r3, [r7, #181]	; 0xb5
 8001184:	2b07      	cmp	r3, #7
 8001186:	d9ea      	bls.n	800115e <main+0x4c6>

					// Validate last command
					temp_check = validate_command(single_command);
 8001188:	4844      	ldr	r0, [pc, #272]	; (800129c <main+0x604>)
 800118a:	f7ff fce7 	bl	8000b5c <validate_command>
 800118e:	4603      	mov	r3, r0
 8001190:	461a      	mov	r2, r3
 8001192:	4b43      	ldr	r3, [pc, #268]	; (80012a0 <main+0x608>)
 8001194:	701a      	strb	r2, [r3, #0]
					if (temp_check == 1)
 8001196:	4b42      	ldr	r3, [pc, #264]	; (80012a0 <main+0x608>)
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	b2db      	uxtb	r3, r3
 800119c:	2b01      	cmp	r3, #1
 800119e:	d10f      	bne.n	80011c0 <main+0x528>
					{
						i = i+param_length;
 80011a0:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 80011a4:	b29b      	uxth	r3, r3
 80011a6:	b2da      	uxtb	r2, r3
 80011a8:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 80011ac:	4413      	add	r3, r2
 80011ae:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
						error_found = 0;
 80011b2:	4b3c      	ldr	r3, [pc, #240]	; (80012a4 <main+0x60c>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	701a      	strb	r2, [r3, #0]

						// Turn off LED
						led_action = 0;
 80011b8:	2300      	movs	r3, #0
 80011ba:	f887 30a5 	strb.w	r3, [r7, #165]	; 0xa5
 80011be:	e0da      	b.n	8001376 <main+0x6de>
					}
					else
					{
						error_found = 1;
 80011c0:	4b38      	ldr	r3, [pc, #224]	; (80012a4 <main+0x60c>)
 80011c2:	2201      	movs	r2, #1
 80011c4:	701a      	strb	r2, [r3, #0]
						sw_state = 0;
 80011c6:	4b32      	ldr	r3, [pc, #200]	; (8001290 <main+0x5f8>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	701a      	strb	r2, [r3, #0]
 80011cc:	e0d3      	b.n	8001376 <main+0x6de>
					}
				}
				else if (strncmp(command, blink_cmd, len-1) == 0)
 80011ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80011d0:	1e5a      	subs	r2, r3, #1
 80011d2:	f107 0194 	add.w	r1, r7, #148	; 0x94
 80011d6:	1d3b      	adds	r3, r7, #4
 80011d8:	4618      	mov	r0, r3
 80011da:	f004 fe04 	bl	8005de6 <strncmp>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d13f      	bne.n	8001264 <main+0x5cc>
				{
					// Store last command in a separate array
					for (uint8_t y=0; y<12; y++)
 80011e4:	2300      	movs	r3, #0
 80011e6:	f887 30b4 	strb.w	r3, [r7, #180]	; 0xb4
 80011ea:	e011      	b.n	8001210 <main+0x578>
						single_command[y] = message[close_idx-11+y];
 80011ec:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 80011f0:	f1a3 020b 	sub.w	r2, r3, #11
 80011f4:	f897 30b4 	ldrb.w	r3, [r7, #180]	; 0xb4
 80011f8:	441a      	add	r2, r3
 80011fa:	f897 30b4 	ldrb.w	r3, [r7, #180]	; 0xb4
 80011fe:	4921      	ldr	r1, [pc, #132]	; (8001284 <main+0x5ec>)
 8001200:	5c89      	ldrb	r1, [r1, r2]
 8001202:	4a26      	ldr	r2, [pc, #152]	; (800129c <main+0x604>)
 8001204:	54d1      	strb	r1, [r2, r3]
					for (uint8_t y=0; y<12; y++)
 8001206:	f897 30b4 	ldrb.w	r3, [r7, #180]	; 0xb4
 800120a:	3301      	adds	r3, #1
 800120c:	f887 30b4 	strb.w	r3, [r7, #180]	; 0xb4
 8001210:	f897 30b4 	ldrb.w	r3, [r7, #180]	; 0xb4
 8001214:	2b0b      	cmp	r3, #11
 8001216:	d9e9      	bls.n	80011ec <main+0x554>

					// Validate last command
					temp_check = validate_command(single_command);
 8001218:	4820      	ldr	r0, [pc, #128]	; (800129c <main+0x604>)
 800121a:	f7ff fc9f 	bl	8000b5c <validate_command>
 800121e:	4603      	mov	r3, r0
 8001220:	461a      	mov	r2, r3
 8001222:	4b1f      	ldr	r3, [pc, #124]	; (80012a0 <main+0x608>)
 8001224:	701a      	strb	r2, [r3, #0]
					if (temp_check == 1)
 8001226:	4b1e      	ldr	r3, [pc, #120]	; (80012a0 <main+0x608>)
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	b2db      	uxtb	r3, r3
 800122c:	2b01      	cmp	r3, #1
 800122e:	d112      	bne.n	8001256 <main+0x5be>
					{
						i = i+param_length;
 8001230:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8001234:	b29b      	uxth	r3, r3
 8001236:	b2da      	uxtb	r2, r3
 8001238:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 800123c:	4413      	add	r3, r2
 800123e:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
						error_found = 0;
 8001242:	4b18      	ldr	r3, [pc, #96]	; (80012a4 <main+0x60c>)
 8001244:	2200      	movs	r2, #0
 8001246:	701a      	strb	r2, [r3, #0]

						// Enable LED blink
						blink_setup = 1;
 8001248:	4b17      	ldr	r3, [pc, #92]	; (80012a8 <main+0x610>)
 800124a:	2201      	movs	r2, #1
 800124c:	701a      	strb	r2, [r3, #0]
						led_action = 2;
 800124e:	2302      	movs	r3, #2
 8001250:	f887 30a5 	strb.w	r3, [r7, #165]	; 0xa5
 8001254:	e08f      	b.n	8001376 <main+0x6de>
					}
					else
					{
						error_found = 1;
 8001256:	4b13      	ldr	r3, [pc, #76]	; (80012a4 <main+0x60c>)
 8001258:	2201      	movs	r2, #1
 800125a:	701a      	strb	r2, [r3, #0]
						sw_state = 0;
 800125c:	4b0c      	ldr	r3, [pc, #48]	; (8001290 <main+0x5f8>)
 800125e:	2200      	movs	r2, #0
 8001260:	701a      	strb	r2, [r3, #0]
 8001262:	e088      	b.n	8001376 <main+0x6de>
					}
				}
				else if (strncmp(command, delay_cmd, len-4) == 0)
 8001264:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001266:	1f1a      	subs	r2, r3, #4
 8001268:	f107 018c 	add.w	r1, r7, #140	; 0x8c
 800126c:	1d3b      	adds	r3, r7, #4
 800126e:	4618      	mov	r0, r3
 8001270:	f004 fdb9 	bl	8005de6 <strncmp>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d17d      	bne.n	8001376 <main+0x6de>
				{
					// Check if delay is a digit
					for (uint8_t y=0; y<4; y++)
 800127a:	2300      	movs	r3, #0
 800127c:	f887 30b3 	strb.w	r3, [r7, #179]	; 0xb3
 8001280:	e039      	b.n	80012f6 <main+0x65e>
 8001282:	bf00      	nop
 8001284:	200000f8 	.word	0x200000f8
 8001288:	20000138 	.word	0x20000138
 800128c:	200001da 	.word	0x200001da
 8001290:	2000012b 	.word	0x2000012b
 8001294:	0800699c 	.word	0x0800699c
 8001298:	080069a8 	.word	0x080069a8
 800129c:	2000016c 	.word	0x2000016c
 80012a0:	200001a5 	.word	0x200001a5
 80012a4:	200001a4 	.word	0x200001a4
 80012a8:	2000012c 	.word	0x2000012c
						if (message[close_idx-4+y] >= 0x30 && message[close_idx-4+y] <= 0x39)
 80012ac:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 80012b0:	1f1a      	subs	r2, r3, #4
 80012b2:	f897 30b3 	ldrb.w	r3, [r7, #179]	; 0xb3
 80012b6:	4413      	add	r3, r2
 80012b8:	4a91      	ldr	r2, [pc, #580]	; (8001500 <main+0x868>)
 80012ba:	5cd3      	ldrb	r3, [r2, r3]
 80012bc:	2b2f      	cmp	r3, #47	; 0x2f
 80012be:	d91e      	bls.n	80012fe <main+0x666>
 80012c0:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 80012c4:	1f1a      	subs	r2, r3, #4
 80012c6:	f897 30b3 	ldrb.w	r3, [r7, #179]	; 0xb3
 80012ca:	4413      	add	r3, r2
 80012cc:	4a8c      	ldr	r2, [pc, #560]	; (8001500 <main+0x868>)
 80012ce:	5cd3      	ldrb	r3, [r2, r3]
 80012d0:	2b39      	cmp	r3, #57	; 0x39
 80012d2:	d814      	bhi.n	80012fe <main+0x666>
							// Assign delay to temporary array
							temp[y] = message[close_idx-4+y];
 80012d4:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 80012d8:	1f1a      	subs	r2, r3, #4
 80012da:	f897 30b3 	ldrb.w	r3, [r7, #179]	; 0xb3
 80012de:	441a      	add	r2, r3
 80012e0:	f897 30b3 	ldrb.w	r3, [r7, #179]	; 0xb3
 80012e4:	4986      	ldr	r1, [pc, #536]	; (8001500 <main+0x868>)
 80012e6:	5c89      	ldrb	r1, [r1, r2]
 80012e8:	4a86      	ldr	r2, [pc, #536]	; (8001504 <main+0x86c>)
 80012ea:	54d1      	strb	r1, [r2, r3]
					for (uint8_t y=0; y<4; y++)
 80012ec:	f897 30b3 	ldrb.w	r3, [r7, #179]	; 0xb3
 80012f0:	3301      	adds	r3, #1
 80012f2:	f887 30b3 	strb.w	r3, [r7, #179]	; 0xb3
 80012f6:	f897 30b3 	ldrb.w	r3, [r7, #179]	; 0xb3
 80012fa:	2b03      	cmp	r3, #3
 80012fc:	d9d6      	bls.n	80012ac <main+0x614>
						else
							break;

					// Store last command in a separate array
					for (uint8_t y=0; y<18; y++)
 80012fe:	2300      	movs	r3, #0
 8001300:	f887 30b2 	strb.w	r3, [r7, #178]	; 0xb2
 8001304:	e011      	b.n	800132a <main+0x692>
						single_command[y] = message[close_idx-17+y];
 8001306:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 800130a:	f1a3 0211 	sub.w	r2, r3, #17
 800130e:	f897 30b2 	ldrb.w	r3, [r7, #178]	; 0xb2
 8001312:	441a      	add	r2, r3
 8001314:	f897 30b2 	ldrb.w	r3, [r7, #178]	; 0xb2
 8001318:	4979      	ldr	r1, [pc, #484]	; (8001500 <main+0x868>)
 800131a:	5c89      	ldrb	r1, [r1, r2]
 800131c:	4a7a      	ldr	r2, [pc, #488]	; (8001508 <main+0x870>)
 800131e:	54d1      	strb	r1, [r2, r3]
					for (uint8_t y=0; y<18; y++)
 8001320:	f897 30b2 	ldrb.w	r3, [r7, #178]	; 0xb2
 8001324:	3301      	adds	r3, #1
 8001326:	f887 30b2 	strb.w	r3, [r7, #178]	; 0xb2
 800132a:	f897 30b2 	ldrb.w	r3, [r7, #178]	; 0xb2
 800132e:	2b11      	cmp	r3, #17
 8001330:	d9e9      	bls.n	8001306 <main+0x66e>

					// Validate last command
					temp_check = validate_command(single_command);
 8001332:	4875      	ldr	r0, [pc, #468]	; (8001508 <main+0x870>)
 8001334:	f7ff fc12 	bl	8000b5c <validate_command>
 8001338:	4603      	mov	r3, r0
 800133a:	461a      	mov	r2, r3
 800133c:	4b73      	ldr	r3, [pc, #460]	; (800150c <main+0x874>)
 800133e:	701a      	strb	r2, [r3, #0]
					if (temp_check == 1)
 8001340:	4b72      	ldr	r3, [pc, #456]	; (800150c <main+0x874>)
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	b2db      	uxtb	r3, r3
 8001346:	2b01      	cmp	r3, #1
 8001348:	d10f      	bne.n	800136a <main+0x6d2>
					{
						i = i+param_length;
 800134a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 800134e:	b29b      	uxth	r3, r3
 8001350:	b2da      	uxtb	r2, r3
 8001352:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 8001356:	4413      	add	r3, r2
 8001358:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
						error_found = 0;
 800135c:	4b6c      	ldr	r3, [pc, #432]	; (8001510 <main+0x878>)
 800135e:	2200      	movs	r2, #0
 8001360:	701a      	strb	r2, [r3, #0]

						// Enable the delay
						led_action = 3;
 8001362:	2303      	movs	r3, #3
 8001364:	f887 30a5 	strb.w	r3, [r7, #165]	; 0xa5
 8001368:	e005      	b.n	8001376 <main+0x6de>
					}
					else
					{
						error_found = 1;
 800136a:	4b69      	ldr	r3, [pc, #420]	; (8001510 <main+0x878>)
 800136c:	2201      	movs	r2, #1
 800136e:	701a      	strb	r2, [r3, #0]
						sw_state = 0;
 8001370:	4b68      	ldr	r3, [pc, #416]	; (8001514 <main+0x87c>)
 8001372:	2200      	movs	r2, #0
 8001374:	701a      	strb	r2, [r3, #0]
					}
				}

				// Replace bracket chars at the current opening and closing indexes
				message[open_idx] = '#';
 8001376:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800137a:	4a61      	ldr	r2, [pc, #388]	; (8001500 <main+0x868>)
 800137c:	2123      	movs	r1, #35	; 0x23
 800137e:	54d1      	strb	r1, [r2, r3]
				message[close_idx] = '#';
 8001380:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 8001384:	4a5e      	ldr	r2, [pc, #376]	; (8001500 <main+0x868>)
 8001386:	2123      	movs	r1, #35	; 0x23
 8001388:	54d1      	strb	r1, [r2, r3]

				// Clear the single_command array
				for (uint8_t y=0; y<BUFFER_LENGTH; y++)
 800138a:	2300      	movs	r3, #0
 800138c:	f887 30b1 	strb.w	r3, [r7, #177]	; 0xb1
 8001390:	e009      	b.n	80013a6 <main+0x70e>
					single_command[y] = '\0';
 8001392:	f897 30b1 	ldrb.w	r3, [r7, #177]	; 0xb1
 8001396:	4a5c      	ldr	r2, [pc, #368]	; (8001508 <main+0x870>)
 8001398:	2100      	movs	r1, #0
 800139a:	54d1      	strb	r1, [r2, r3]
				for (uint8_t y=0; y<BUFFER_LENGTH; y++)
 800139c:	f897 30b1 	ldrb.w	r3, [r7, #177]	; 0xb1
 80013a0:	3301      	adds	r3, #1
 80013a2:	f887 30b1 	strb.w	r3, [r7, #177]	; 0xb1
 80013a6:	f897 30b1 	ldrb.w	r3, [r7, #177]	; 0xb1
 80013aa:	2b31      	cmp	r3, #49	; 0x31
 80013ac:	d9f1      	bls.n	8001392 <main+0x6fa>

				// Reset sw_state
				i = i-1;
 80013ae:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 80013b2:	3b01      	subs	r3, #1
 80013b4:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
				sw_state = 0;
 80013b8:	4b56      	ldr	r3, [pc, #344]	; (8001514 <main+0x87c>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	701a      	strb	r2, [r3, #0]
				break;
 80013be:	bf00      	nop
			} /* sw_state switch end */

			// Display error alert
			if (error_found == 1)
 80013c0:	4b53      	ldr	r3, [pc, #332]	; (8001510 <main+0x878>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	b2db      	uxtb	r3, r3
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d119      	bne.n	80013fe <main+0x766>
			{
				while (message[i] != ';')
 80013ca:	e004      	b.n	80013d6 <main+0x73e>
					i++;
 80013cc:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 80013d0:	3301      	adds	r3, #1
 80013d2:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
				while (message[i] != ';')
 80013d6:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 80013da:	4a49      	ldr	r2, [pc, #292]	; (8001500 <main+0x868>)
 80013dc:	5cd3      	ldrb	r3, [r2, r3]
 80013de:	2b3b      	cmp	r3, #59	; 0x3b
 80013e0:	d1f4      	bne.n	80013cc <main+0x734>
				if (message[i] == ';')
 80013e2:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 80013e6:	4a46      	ldr	r2, [pc, #280]	; (8001500 <main+0x868>)
 80013e8:	5cd3      	ldrb	r3, [r2, r3]
 80013ea:	2b3b      	cmp	r3, #59	; 0x3b
 80013ec:	d104      	bne.n	80013f8 <main+0x760>
					send_response(invalid_command);
 80013ee:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80013f2:	4618      	mov	r0, r3
 80013f4:	f7ff fae6 	bl	80009c4 <send_response>
				error_found = 0;
 80013f8:	4b45      	ldr	r3, [pc, #276]	; (8001510 <main+0x878>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	701a      	strb	r2, [r3, #0]
			}

			// Diode control switch
			switch (led_action)
 80013fe:	f897 30a5 	ldrb.w	r3, [r7, #165]	; 0xa5
 8001402:	b2db      	uxtb	r3, r3
 8001404:	2b03      	cmp	r3, #3
 8001406:	d83f      	bhi.n	8001488 <main+0x7f0>
 8001408:	a201      	add	r2, pc, #4	; (adr r2, 8001410 <main+0x778>)
 800140a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800140e:	bf00      	nop
 8001410:	08001421 	.word	0x08001421
 8001414:	08001427 	.word	0x08001427
 8001418:	0800142d 	.word	0x0800142d
 800141c:	08001477 	.word	0x08001477
			{
			case 0:
				// Turn off LED
				turn_off_led();
 8001420:	f7ff fb46 	bl	8000ab0 <turn_off_led>
				break;
 8001424:	e030      	b.n	8001488 <main+0x7f0>

			case 1:
				// Turn on LED
				turn_on_led();
 8001426:	f7ff fb37 	bl	8000a98 <turn_on_led>
				break;
 800142a:	e02d      	b.n	8001488 <main+0x7f0>

			case 2:
				// Set blink interval
				if (blink_setup == 1)
 800142c:	4b3a      	ldr	r3, [pc, #232]	; (8001518 <main+0x880>)
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	b2db      	uxtb	r3, r3
 8001432:	2b01      	cmp	r3, #1
 8001434:	d127      	bne.n	8001486 <main+0x7ee>
				{
					delay = message[close_idx-1] - '0';
 8001436:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 800143a:	3b01      	subs	r3, #1
 800143c:	4a30      	ldr	r2, [pc, #192]	; (8001500 <main+0x868>)
 800143e:	5cd3      	ldrb	r3, [r2, r3]
 8001440:	3b30      	subs	r3, #48	; 0x30
 8001442:	b2da      	uxtb	r2, r3
 8001444:	4b35      	ldr	r3, [pc, #212]	; (800151c <main+0x884>)
 8001446:	701a      	strb	r2, [r3, #0]
					if (delay == 0)
 8001448:	4b34      	ldr	r3, [pc, #208]	; (800151c <main+0x884>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	b2db      	uxtb	r3, r3
 800144e:	2b00      	cmp	r3, #0
 8001450:	d103      	bne.n	800145a <main+0x7c2>
						blink_ms = 0;
 8001452:	4b33      	ldr	r3, [pc, #204]	; (8001520 <main+0x888>)
 8001454:	2200      	movs	r2, #0
 8001456:	801a      	strh	r2, [r3, #0]
 8001458:	e009      	b.n	800146e <main+0x7d6>
					else
						 blink_ms = calculate_delay(delay);
 800145a:	4b30      	ldr	r3, [pc, #192]	; (800151c <main+0x884>)
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	b2db      	uxtb	r3, r3
 8001460:	4618      	mov	r0, r3
 8001462:	f7ff fb31 	bl	8000ac8 <calculate_delay>
 8001466:	4603      	mov	r3, r0
 8001468:	461a      	mov	r2, r3
 800146a:	4b2d      	ldr	r3, [pc, #180]	; (8001520 <main+0x888>)
 800146c:	801a      	strh	r2, [r3, #0]
					blink_setup = 0;
 800146e:	4b2a      	ldr	r3, [pc, #168]	; (8001518 <main+0x880>)
 8001470:	2200      	movs	r2, #0
 8001472:	701a      	strb	r2, [r3, #0]
				}
				break;
 8001474:	e007      	b.n	8001486 <main+0x7ee>

			case 3:
				// Set delay interval
				loop_delay = atoi(temp);
 8001476:	4823      	ldr	r0, [pc, #140]	; (8001504 <main+0x86c>)
 8001478:	f004 fc71 	bl	8005d5e <atoi>
 800147c:	4603      	mov	r3, r0
 800147e:	b29a      	uxth	r2, r3
 8001480:	4b28      	ldr	r3, [pc, #160]	; (8001524 <main+0x88c>)
 8001482:	801a      	strh	r2, [r3, #0]
				break;
 8001484:	e000      	b.n	8001488 <main+0x7f0>
				break;
 8001486:	bf00      	nop
		for (uint8_t i=0; i<message_length; i++)
 8001488:	f897 30bb 	ldrb.w	r3, [r7, #187]	; 0xbb
 800148c:	3301      	adds	r3, #1
 800148e:	f887 30bb 	strb.w	r3, [r7, #187]	; 0xbb
 8001492:	4b25      	ldr	r3, [pc, #148]	; (8001528 <main+0x890>)
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	b2db      	uxtb	r3, r3
 8001498:	f897 20bb 	ldrb.w	r2, [r7, #187]	; 0xbb
 800149c:	429a      	cmp	r2, r3
 800149e:	f4ff ac68 	bcc.w	8000d72 <main+0xda>
	} /* if statement end */
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	// Command: LED[BLINK,x]
	if (blink_ms != 0 && (led_action == 2 || led_action == 3))
 80014a2:	4b1f      	ldr	r3, [pc, #124]	; (8001520 <main+0x888>)
 80014a4:	881b      	ldrh	r3, [r3, #0]
 80014a6:	b29b      	uxth	r3, r3
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d014      	beq.n	80014d6 <main+0x83e>
 80014ac:	f897 30a5 	ldrb.w	r3, [r7, #165]	; 0xa5
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	2b02      	cmp	r3, #2
 80014b4:	d004      	beq.n	80014c0 <main+0x828>
 80014b6:	f897 30a5 	ldrb.w	r3, [r7, #165]	; 0xa5
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	2b03      	cmp	r3, #3
 80014be:	d10a      	bne.n	80014d6 <main+0x83e>
	{
		// Blink LED with delay
		HAL_GPIO_TogglePin(LED_Blue_GPIO_Port, LED_Blue_Pin);
 80014c0:	2180      	movs	r1, #128	; 0x80
 80014c2:	481a      	ldr	r0, [pc, #104]	; (800152c <main+0x894>)
 80014c4:	f000 ff85 	bl	80023d2 <HAL_GPIO_TogglePin>
		timer_delay(blink_ms);
 80014c8:	4b15      	ldr	r3, [pc, #84]	; (8001520 <main+0x888>)
 80014ca:	881b      	ldrh	r3, [r3, #0]
 80014cc:	b29b      	uxth	r3, r3
 80014ce:	4618      	mov	r0, r3
 80014d0:	f7ff f9f0 	bl	80008b4 <timer_delay>
 80014d4:	e00c      	b.n	80014f0 <main+0x858>
	}
	// Command: LED[ON] / LED[OFF]
	else if (led_action != 2 || led_action != 3)
 80014d6:	f897 30a5 	ldrb.w	r3, [r7, #165]	; 0xa5
 80014da:	b2db      	uxtb	r3, r3
 80014dc:	2b02      	cmp	r3, #2
 80014de:	d104      	bne.n	80014ea <main+0x852>
 80014e0:	f897 30a5 	ldrb.w	r3, [r7, #165]	; 0xa5
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	2b03      	cmp	r3, #3
 80014e8:	d002      	beq.n	80014f0 <main+0x858>
		// Disable LED blink with other commands
		blink_ms = 0;
 80014ea:	4b0d      	ldr	r3, [pc, #52]	; (8001520 <main+0x888>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	801a      	strh	r2, [r3, #0]

	// Set the delay
	timer_delay(loop_delay);
 80014f0:	4b0c      	ldr	r3, [pc, #48]	; (8001524 <main+0x88c>)
 80014f2:	881b      	ldrh	r3, [r3, #0]
 80014f4:	b29b      	uxth	r3, r3
 80014f6:	4618      	mov	r0, r3
 80014f8:	f7ff f9dc 	bl	80008b4 <timer_delay>
	if (character == '\n' || character == '\r')
 80014fc:	e420      	b.n	8000d40 <main+0xa8>
 80014fe:	bf00      	nop
 8001500:	200000f8 	.word	0x200000f8
 8001504:	20000134 	.word	0x20000134
 8001508:	2000016c 	.word	0x2000016c
 800150c:	200001a5 	.word	0x200001a5
 8001510:	200001a4 	.word	0x200001a4
 8001514:	2000012b 	.word	0x2000012b
 8001518:	2000012c 	.word	0x2000012c
 800151c:	2000012d 	.word	0x2000012d
 8001520:	2000012e 	.word	0x2000012e
 8001524:	20000130 	.word	0x20000130
 8001528:	2000012a 	.word	0x2000012a
 800152c:	40020400 	.word	0x40020400

08001530 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b094      	sub	sp, #80	; 0x50
 8001534:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001536:	f107 031c 	add.w	r3, r7, #28
 800153a:	2234      	movs	r2, #52	; 0x34
 800153c:	2100      	movs	r1, #0
 800153e:	4618      	mov	r0, r3
 8001540:	f004 fc3c 	bl	8005dbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001544:	f107 0308 	add.w	r3, r7, #8
 8001548:	2200      	movs	r2, #0
 800154a:	601a      	str	r2, [r3, #0]
 800154c:	605a      	str	r2, [r3, #4]
 800154e:	609a      	str	r2, [r3, #8]
 8001550:	60da      	str	r2, [r3, #12]
 8001552:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001554:	4b2d      	ldr	r3, [pc, #180]	; (800160c <SystemClock_Config+0xdc>)
 8001556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001558:	4a2c      	ldr	r2, [pc, #176]	; (800160c <SystemClock_Config+0xdc>)
 800155a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800155e:	6413      	str	r3, [r2, #64]	; 0x40
 8001560:	4b2a      	ldr	r3, [pc, #168]	; (800160c <SystemClock_Config+0xdc>)
 8001562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001564:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001568:	607b      	str	r3, [r7, #4]
 800156a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800156c:	4b28      	ldr	r3, [pc, #160]	; (8001610 <SystemClock_Config+0xe0>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001574:	4a26      	ldr	r2, [pc, #152]	; (8001610 <SystemClock_Config+0xe0>)
 8001576:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800157a:	6013      	str	r3, [r2, #0]
 800157c:	4b24      	ldr	r3, [pc, #144]	; (8001610 <SystemClock_Config+0xe0>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001584:	603b      	str	r3, [r7, #0]
 8001586:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8001588:	2303      	movs	r3, #3
 800158a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800158c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001590:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001592:	2301      	movs	r3, #1
 8001594:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001596:	2310      	movs	r3, #16
 8001598:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800159a:	2302      	movs	r3, #2
 800159c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800159e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80015a2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 25;
 80015a4:	2319      	movs	r3, #25
 80015a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 80015a8:	23d8      	movs	r3, #216	; 0xd8
 80015aa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015ac:	2302      	movs	r3, #2
 80015ae:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80015b0:	2302      	movs	r3, #2
 80015b2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80015b4:	2302      	movs	r3, #2
 80015b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015b8:	f107 031c 	add.w	r3, r7, #28
 80015bc:	4618      	mov	r0, r3
 80015be:	f000 ff73 	bl	80024a8 <HAL_RCC_OscConfig>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80015c8:	f000 f8a6 	bl	8001718 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80015cc:	f000 ff1c 	bl	8002408 <HAL_PWREx_EnableOverDrive>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80015d6:	f000 f89f 	bl	8001718 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015da:	230f      	movs	r3, #15
 80015dc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015de:	2302      	movs	r3, #2
 80015e0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80015e2:	2380      	movs	r3, #128	; 0x80
 80015e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015e6:	2300      	movs	r3, #0
 80015e8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015ea:	2300      	movs	r3, #0
 80015ec:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80015ee:	f107 0308 	add.w	r3, r7, #8
 80015f2:	2101      	movs	r1, #1
 80015f4:	4618      	mov	r0, r3
 80015f6:	f001 fa05 	bl	8002a04 <HAL_RCC_ClockConfig>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001600:	f000 f88a 	bl	8001718 <Error_Handler>
  }
}
 8001604:	bf00      	nop
 8001606:	3750      	adds	r7, #80	; 0x50
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	40023800 	.word	0x40023800
 8001610:	40007000 	.word	0x40007000

08001614 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
// Reception callback
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
	// Send character to terminal
	uart_print(character);
 800161c:	4b0e      	ldr	r3, [pc, #56]	; (8001658 <HAL_UART_RxCpltCallback+0x44>)
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	4618      	mov	r0, r3
 8001622:	f7ff f8a7 	bl	8000774 <uart_print>

	// Handle USART3 reception callback
	if(huart->Instance == USART3)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4a0c      	ldr	r2, [pc, #48]	; (800165c <HAL_UART_RxCpltCallback+0x48>)
 800162c:	4293      	cmp	r3, r2
 800162e:	d10e      	bne.n	800164e <HAL_UART_RxCpltCallback+0x3a>
	{
		// Store character in reception buffer
		rx_buffer[rx_empty] = character;
 8001630:	4b0b      	ldr	r3, [pc, #44]	; (8001660 <HAL_UART_RxCpltCallback+0x4c>)
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	b2db      	uxtb	r3, r3
 8001636:	461a      	mov	r2, r3
 8001638:	4b07      	ldr	r3, [pc, #28]	; (8001658 <HAL_UART_RxCpltCallback+0x44>)
 800163a:	7819      	ldrb	r1, [r3, #0]
 800163c:	4b09      	ldr	r3, [pc, #36]	; (8001664 <HAL_UART_RxCpltCallback+0x50>)
 800163e:	5499      	strb	r1, [r3, r2]

		// Increase empty index
		increase_rx_empty();
 8001640:	f7ff f8da 	bl	80007f8 <increase_rx_empty>

		// Await next character
		HAL_UART_Receive_IT(&huart3, &character, 1);
 8001644:	2201      	movs	r2, #1
 8001646:	4904      	ldr	r1, [pc, #16]	; (8001658 <HAL_UART_RxCpltCallback+0x44>)
 8001648:	4807      	ldr	r0, [pc, #28]	; (8001668 <HAL_UART_RxCpltCallback+0x54>)
 800164a:	f003 f897 	bl	800477c <HAL_UART_Receive_IT>
	}
}
 800164e:	bf00      	nop
 8001650:	3708      	adds	r7, #8
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	2000008c 	.word	0x2000008c
 800165c:	40004800 	.word	0x40004800
 8001660:	200000c2 	.word	0x200000c2
 8001664:	20000090 	.word	0x20000090
 8001668:	20000230 	.word	0x20000230

0800166c <HAL_UART_TxCpltCallback>:

// Transmission callback
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a0d      	ldr	r2, [pc, #52]	; (80016b0 <HAL_UART_TxCpltCallback+0x44>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d113      	bne.n	80016a6 <HAL_UART_TxCpltCallback+0x3a>
	{
		if(tx_has_data() == 1)
 800167e:	f7ff f8eb 	bl	8000858 <tx_has_data>
 8001682:	4603      	mov	r3, r0
 8001684:	2b01      	cmp	r3, #1
 8001686:	d10e      	bne.n	80016a6 <HAL_UART_TxCpltCallback+0x3a>
		{
			static uint8_t tmp;
			tmp = tx_buffer[tx_busy];
 8001688:	4b0a      	ldr	r3, [pc, #40]	; (80016b4 <HAL_UART_TxCpltCallback+0x48>)
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	b2db      	uxtb	r3, r3
 800168e:	461a      	mov	r2, r3
 8001690:	4b09      	ldr	r3, [pc, #36]	; (80016b8 <HAL_UART_TxCpltCallback+0x4c>)
 8001692:	5c9a      	ldrb	r2, [r3, r2]
 8001694:	4b09      	ldr	r3, [pc, #36]	; (80016bc <HAL_UART_TxCpltCallback+0x50>)
 8001696:	701a      	strb	r2, [r3, #0]

			increase_tx_busy();
 8001698:	f7ff f8f4 	bl	8000884 <increase_tx_busy>
			HAL_UART_Transmit_IT(huart, &tmp, 1);
 800169c:	2201      	movs	r2, #1
 800169e:	4907      	ldr	r1, [pc, #28]	; (80016bc <HAL_UART_TxCpltCallback+0x50>)
 80016a0:	6878      	ldr	r0, [r7, #4]
 80016a2:	f003 f80d 	bl	80046c0 <HAL_UART_Transmit_IT>
		}
	}
}
 80016a6:	bf00      	nop
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	40004800 	.word	0x40004800
 80016b4:	200000f7 	.word	0x200000f7
 80016b8:	200000c4 	.word	0x200000c4
 80016bc:	200001dc 	.word	0x200001dc

080016c0 <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80016c6:	463b      	mov	r3, r7
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	605a      	str	r2, [r3, #4]
 80016ce:	609a      	str	r2, [r3, #8]
 80016d0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80016d2:	f000 fbab 	bl	8001e2c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80016d6:	2301      	movs	r3, #1
 80016d8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80016da:	2300      	movs	r3, #0
 80016dc:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80016de:	2300      	movs	r3, #0
 80016e0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80016e2:	231f      	movs	r3, #31
 80016e4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80016e6:	2387      	movs	r3, #135	; 0x87
 80016e8:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80016ea:	2300      	movs	r3, #0
 80016ec:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80016ee:	2300      	movs	r3, #0
 80016f0:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80016f2:	2301      	movs	r3, #1
 80016f4:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80016f6:	2301      	movs	r3, #1
 80016f8:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80016fa:	2300      	movs	r3, #0
 80016fc:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80016fe:	2300      	movs	r3, #0
 8001700:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001702:	463b      	mov	r3, r7
 8001704:	4618      	mov	r0, r3
 8001706:	f000 fbc9 	bl	8001e9c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800170a:	2004      	movs	r0, #4
 800170c:	f000 fba6 	bl	8001e5c <HAL_MPU_Enable>

}
 8001710:	bf00      	nop
 8001712:	3710      	adds	r7, #16
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}

08001718 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800171c:	b672      	cpsid	i
}
 800171e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001720:	e7fe      	b.n	8001720 <Error_Handler+0x8>
	...

08001724 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800172a:	4b12      	ldr	r3, [pc, #72]	; (8001774 <HAL_MspInit+0x50>)
 800172c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800172e:	4a11      	ldr	r2, [pc, #68]	; (8001774 <HAL_MspInit+0x50>)
 8001730:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001734:	6413      	str	r3, [r2, #64]	; 0x40
 8001736:	4b0f      	ldr	r3, [pc, #60]	; (8001774 <HAL_MspInit+0x50>)
 8001738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800173a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800173e:	607b      	str	r3, [r7, #4]
 8001740:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001742:	4b0c      	ldr	r3, [pc, #48]	; (8001774 <HAL_MspInit+0x50>)
 8001744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001746:	4a0b      	ldr	r2, [pc, #44]	; (8001774 <HAL_MspInit+0x50>)
 8001748:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800174c:	6453      	str	r3, [r2, #68]	; 0x44
 800174e:	4b09      	ldr	r3, [pc, #36]	; (8001774 <HAL_MspInit+0x50>)
 8001750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001752:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001756:	603b      	str	r3, [r7, #0]
 8001758:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 800175a:	2200      	movs	r2, #0
 800175c:	2100      	movs	r1, #0
 800175e:	2005      	movs	r0, #5
 8001760:	f000 fb2d 	bl	8001dbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001764:	2005      	movs	r0, #5
 8001766:	f000 fb46 	bl	8001df6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800176a:	bf00      	nop
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	40023800 	.word	0x40023800

08001778 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800177c:	e7fe      	b.n	800177c <NMI_Handler+0x4>

0800177e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800177e:	b480      	push	{r7}
 8001780:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001782:	e7fe      	b.n	8001782 <HardFault_Handler+0x4>

08001784 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001788:	e7fe      	b.n	8001788 <MemManage_Handler+0x4>

0800178a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800178a:	b480      	push	{r7}
 800178c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800178e:	e7fe      	b.n	800178e <BusFault_Handler+0x4>

08001790 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001794:	e7fe      	b.n	8001794 <UsageFault_Handler+0x4>

08001796 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001796:	b480      	push	{r7}
 8001798:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800179a:	bf00      	nop
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr

080017a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017a8:	bf00      	nop
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr

080017b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017b2:	b480      	push	{r7}
 80017b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017b6:	bf00      	nop
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr

080017c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017c4:	f000 fa00 	bl	8001bc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017c8:	bf00      	nop
 80017ca:	bd80      	pop	{r7, pc}

080017cc <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80017d0:	bf00      	nop
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
	...

080017dc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80017e0:	4802      	ldr	r0, [pc, #8]	; (80017ec <TIM3_IRQHandler+0x10>)
 80017e2:	f002 f846 	bl	8003872 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
//  HAL_GPIO_TogglePin(LED_Blue_GPIO_Port, LED_Blue_Pin);
  /* USER CODE END TIM3_IRQn 1 */
}
 80017e6:	bf00      	nop
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	200001e4 	.word	0x200001e4

080017f0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80017f4:	4802      	ldr	r0, [pc, #8]	; (8001800 <USART3_IRQHandler+0x10>)
 80017f6:	f003 f805 	bl	8004804 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80017fa:	bf00      	nop
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	20000230 	.word	0x20000230

08001804 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b086      	sub	sp, #24
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800180c:	4a14      	ldr	r2, [pc, #80]	; (8001860 <_sbrk+0x5c>)
 800180e:	4b15      	ldr	r3, [pc, #84]	; (8001864 <_sbrk+0x60>)
 8001810:	1ad3      	subs	r3, r2, r3
 8001812:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001818:	4b13      	ldr	r3, [pc, #76]	; (8001868 <_sbrk+0x64>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d102      	bne.n	8001826 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001820:	4b11      	ldr	r3, [pc, #68]	; (8001868 <_sbrk+0x64>)
 8001822:	4a12      	ldr	r2, [pc, #72]	; (800186c <_sbrk+0x68>)
 8001824:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001826:	4b10      	ldr	r3, [pc, #64]	; (8001868 <_sbrk+0x64>)
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	4413      	add	r3, r2
 800182e:	693a      	ldr	r2, [r7, #16]
 8001830:	429a      	cmp	r2, r3
 8001832:	d207      	bcs.n	8001844 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001834:	f004 fa98 	bl	8005d68 <__errno>
 8001838:	4603      	mov	r3, r0
 800183a:	220c      	movs	r2, #12
 800183c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800183e:	f04f 33ff 	mov.w	r3, #4294967295
 8001842:	e009      	b.n	8001858 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001844:	4b08      	ldr	r3, [pc, #32]	; (8001868 <_sbrk+0x64>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800184a:	4b07      	ldr	r3, [pc, #28]	; (8001868 <_sbrk+0x64>)
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	4413      	add	r3, r2
 8001852:	4a05      	ldr	r2, [pc, #20]	; (8001868 <_sbrk+0x64>)
 8001854:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001856:	68fb      	ldr	r3, [r7, #12]
}
 8001858:	4618      	mov	r0, r3
 800185a:	3718      	adds	r7, #24
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	20080000 	.word	0x20080000
 8001864:	00000400 	.word	0x00000400
 8001868:	200001e0 	.word	0x200001e0
 800186c:	200002d0 	.word	0x200002d0

08001870 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001874:	4b06      	ldr	r3, [pc, #24]	; (8001890 <SystemInit+0x20>)
 8001876:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800187a:	4a05      	ldr	r2, [pc, #20]	; (8001890 <SystemInit+0x20>)
 800187c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001880:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001884:	bf00      	nop
 8001886:	46bd      	mov	sp, r7
 8001888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	e000ed00 	.word	0xe000ed00

08001894 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b08e      	sub	sp, #56	; 0x38
 8001898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800189a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800189e:	2200      	movs	r2, #0
 80018a0:	601a      	str	r2, [r3, #0]
 80018a2:	605a      	str	r2, [r3, #4]
 80018a4:	609a      	str	r2, [r3, #8]
 80018a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018a8:	f107 031c 	add.w	r3, r7, #28
 80018ac:	2200      	movs	r2, #0
 80018ae:	601a      	str	r2, [r3, #0]
 80018b0:	605a      	str	r2, [r3, #4]
 80018b2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018b4:	463b      	mov	r3, r7
 80018b6:	2200      	movs	r2, #0
 80018b8:	601a      	str	r2, [r3, #0]
 80018ba:	605a      	str	r2, [r3, #4]
 80018bc:	609a      	str	r2, [r3, #8]
 80018be:	60da      	str	r2, [r3, #12]
 80018c0:	611a      	str	r2, [r3, #16]
 80018c2:	615a      	str	r2, [r3, #20]
 80018c4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80018c6:	4b2c      	ldr	r3, [pc, #176]	; (8001978 <MX_TIM3_Init+0xe4>)
 80018c8:	4a2c      	ldr	r2, [pc, #176]	; (800197c <MX_TIM3_Init+0xe8>)
 80018ca:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10799;
 80018cc:	4b2a      	ldr	r3, [pc, #168]	; (8001978 <MX_TIM3_Init+0xe4>)
 80018ce:	f642 222f 	movw	r2, #10799	; 0x2a2f
 80018d2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018d4:	4b28      	ldr	r3, [pc, #160]	; (8001978 <MX_TIM3_Init+0xe4>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 80018da:	4b27      	ldr	r3, [pc, #156]	; (8001978 <MX_TIM3_Init+0xe4>)
 80018dc:	f242 720f 	movw	r2, #9999	; 0x270f
 80018e0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018e2:	4b25      	ldr	r3, [pc, #148]	; (8001978 <MX_TIM3_Init+0xe4>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018e8:	4b23      	ldr	r3, [pc, #140]	; (8001978 <MX_TIM3_Init+0xe4>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80018ee:	4822      	ldr	r0, [pc, #136]	; (8001978 <MX_TIM3_Init+0xe4>)
 80018f0:	f001 fe96 	bl	8003620 <HAL_TIM_Base_Init>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 80018fa:	f7ff ff0d 	bl	8001718 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001902:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001904:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001908:	4619      	mov	r1, r3
 800190a:	481b      	ldr	r0, [pc, #108]	; (8001978 <MX_TIM3_Init+0xe4>)
 800190c:	f002 f94a 	bl	8003ba4 <HAL_TIM_ConfigClockSource>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8001916:	f7ff feff 	bl	8001718 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 800191a:	4817      	ldr	r0, [pc, #92]	; (8001978 <MX_TIM3_Init+0xe4>)
 800191c:	f001 ff48 	bl	80037b0 <HAL_TIM_OC_Init>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d001      	beq.n	800192a <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8001926:	f7ff fef7 	bl	8001718 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800192a:	2300      	movs	r3, #0
 800192c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800192e:	2300      	movs	r3, #0
 8001930:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001932:	f107 031c 	add.w	r3, r7, #28
 8001936:	4619      	mov	r1, r3
 8001938:	480f      	ldr	r0, [pc, #60]	; (8001978 <MX_TIM3_Init+0xe4>)
 800193a:	f002 fdc7 	bl	80044cc <HAL_TIMEx_MasterConfigSynchronization>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8001944:	f7ff fee8 	bl	8001718 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001948:	2300      	movs	r3, #0
 800194a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800194c:	2300      	movs	r3, #0
 800194e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001950:	2300      	movs	r3, #0
 8001952:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001954:	2300      	movs	r3, #0
 8001956:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001958:	463b      	mov	r3, r7
 800195a:	2200      	movs	r2, #0
 800195c:	4619      	mov	r1, r3
 800195e:	4806      	ldr	r0, [pc, #24]	; (8001978 <MX_TIM3_Init+0xe4>)
 8001960:	f002 f8a6 	bl	8003ab0 <HAL_TIM_OC_ConfigChannel>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d001      	beq.n	800196e <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 800196a:	f7ff fed5 	bl	8001718 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800196e:	bf00      	nop
 8001970:	3738      	adds	r7, #56	; 0x38
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	200001e4 	.word	0x200001e4
 800197c:	40000400 	.word	0x40000400

08001980 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a0d      	ldr	r2, [pc, #52]	; (80019c4 <HAL_TIM_Base_MspInit+0x44>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d113      	bne.n	80019ba <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001992:	4b0d      	ldr	r3, [pc, #52]	; (80019c8 <HAL_TIM_Base_MspInit+0x48>)
 8001994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001996:	4a0c      	ldr	r2, [pc, #48]	; (80019c8 <HAL_TIM_Base_MspInit+0x48>)
 8001998:	f043 0302 	orr.w	r3, r3, #2
 800199c:	6413      	str	r3, [r2, #64]	; 0x40
 800199e:	4b0a      	ldr	r3, [pc, #40]	; (80019c8 <HAL_TIM_Base_MspInit+0x48>)
 80019a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a2:	f003 0302 	and.w	r3, r3, #2
 80019a6:	60fb      	str	r3, [r7, #12]
 80019a8:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80019aa:	2200      	movs	r2, #0
 80019ac:	2100      	movs	r1, #0
 80019ae:	201d      	movs	r0, #29
 80019b0:	f000 fa05 	bl	8001dbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80019b4:	201d      	movs	r0, #29
 80019b6:	f000 fa1e 	bl	8001df6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80019ba:	bf00      	nop
 80019bc:	3710      	adds	r7, #16
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	40000400 	.word	0x40000400
 80019c8:	40023800 	.word	0x40023800

080019cc <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80019d0:	4b14      	ldr	r3, [pc, #80]	; (8001a24 <MX_USART3_UART_Init+0x58>)
 80019d2:	4a15      	ldr	r2, [pc, #84]	; (8001a28 <MX_USART3_UART_Init+0x5c>)
 80019d4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80019d6:	4b13      	ldr	r3, [pc, #76]	; (8001a24 <MX_USART3_UART_Init+0x58>)
 80019d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019dc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80019de:	4b11      	ldr	r3, [pc, #68]	; (8001a24 <MX_USART3_UART_Init+0x58>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80019e4:	4b0f      	ldr	r3, [pc, #60]	; (8001a24 <MX_USART3_UART_Init+0x58>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80019ea:	4b0e      	ldr	r3, [pc, #56]	; (8001a24 <MX_USART3_UART_Init+0x58>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80019f0:	4b0c      	ldr	r3, [pc, #48]	; (8001a24 <MX_USART3_UART_Init+0x58>)
 80019f2:	220c      	movs	r2, #12
 80019f4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019f6:	4b0b      	ldr	r3, [pc, #44]	; (8001a24 <MX_USART3_UART_Init+0x58>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80019fc:	4b09      	ldr	r3, [pc, #36]	; (8001a24 <MX_USART3_UART_Init+0x58>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a02:	4b08      	ldr	r3, [pc, #32]	; (8001a24 <MX_USART3_UART_Init+0x58>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a08:	4b06      	ldr	r3, [pc, #24]	; (8001a24 <MX_USART3_UART_Init+0x58>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001a0e:	4805      	ldr	r0, [pc, #20]	; (8001a24 <MX_USART3_UART_Init+0x58>)
 8001a10:	f002 fe08 	bl	8004624 <HAL_UART_Init>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d001      	beq.n	8001a1e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001a1a:	f7ff fe7d 	bl	8001718 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001a1e:	bf00      	nop
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	20000230 	.word	0x20000230
 8001a28:	40004800 	.word	0x40004800

08001a2c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b0ae      	sub	sp, #184	; 0xb8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a34:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001a38:	2200      	movs	r2, #0
 8001a3a:	601a      	str	r2, [r3, #0]
 8001a3c:	605a      	str	r2, [r3, #4]
 8001a3e:	609a      	str	r2, [r3, #8]
 8001a40:	60da      	str	r2, [r3, #12]
 8001a42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a44:	f107 0314 	add.w	r3, r7, #20
 8001a48:	2290      	movs	r2, #144	; 0x90
 8001a4a:	2100      	movs	r1, #0
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f004 f9b5 	bl	8005dbc <memset>
  if(uartHandle->Instance==USART3)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a26      	ldr	r2, [pc, #152]	; (8001af0 <HAL_UART_MspInit+0xc4>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d144      	bne.n	8001ae6 <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001a5c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a60:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_HSI;
 8001a62:	2320      	movs	r3, #32
 8001a64:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a66:	f107 0314 	add.w	r3, r7, #20
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f001 f9b0 	bl	8002dd0 <HAL_RCCEx_PeriphCLKConfig>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d001      	beq.n	8001a7a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001a76:	f7ff fe4f 	bl	8001718 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001a7a:	4b1e      	ldr	r3, [pc, #120]	; (8001af4 <HAL_UART_MspInit+0xc8>)
 8001a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a7e:	4a1d      	ldr	r2, [pc, #116]	; (8001af4 <HAL_UART_MspInit+0xc8>)
 8001a80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a84:	6413      	str	r3, [r2, #64]	; 0x40
 8001a86:	4b1b      	ldr	r3, [pc, #108]	; (8001af4 <HAL_UART_MspInit+0xc8>)
 8001a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a8e:	613b      	str	r3, [r7, #16]
 8001a90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a92:	4b18      	ldr	r3, [pc, #96]	; (8001af4 <HAL_UART_MspInit+0xc8>)
 8001a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a96:	4a17      	ldr	r2, [pc, #92]	; (8001af4 <HAL_UART_MspInit+0xc8>)
 8001a98:	f043 0308 	orr.w	r3, r3, #8
 8001a9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a9e:	4b15      	ldr	r3, [pc, #84]	; (8001af4 <HAL_UART_MspInit+0xc8>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa2:	f003 0308 	and.w	r3, r3, #8
 8001aa6:	60fb      	str	r3, [r7, #12]
 8001aa8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001aaa:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001aae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001ac4:	2307      	movs	r3, #7
 8001ac6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001aca:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001ace:	4619      	mov	r1, r3
 8001ad0:	4809      	ldr	r0, [pc, #36]	; (8001af8 <HAL_UART_MspInit+0xcc>)
 8001ad2:	f000 fab9 	bl	8002048 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	2100      	movs	r1, #0
 8001ada:	2027      	movs	r0, #39	; 0x27
 8001adc:	f000 f96f 	bl	8001dbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001ae0:	2027      	movs	r0, #39	; 0x27
 8001ae2:	f000 f988 	bl	8001df6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001ae6:	bf00      	nop
 8001ae8:	37b8      	adds	r7, #184	; 0xb8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	40004800 	.word	0x40004800
 8001af4:	40023800 	.word	0x40023800
 8001af8:	40020c00 	.word	0x40020c00

08001afc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001afc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b34 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b00:	480d      	ldr	r0, [pc, #52]	; (8001b38 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001b02:	490e      	ldr	r1, [pc, #56]	; (8001b3c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001b04:	4a0e      	ldr	r2, [pc, #56]	; (8001b40 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b08:	e002      	b.n	8001b10 <LoopCopyDataInit>

08001b0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b0e:	3304      	adds	r3, #4

08001b10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b14:	d3f9      	bcc.n	8001b0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b16:	4a0b      	ldr	r2, [pc, #44]	; (8001b44 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001b18:	4c0b      	ldr	r4, [pc, #44]	; (8001b48 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001b1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b1c:	e001      	b.n	8001b22 <LoopFillZerobss>

08001b1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b20:	3204      	adds	r2, #4

08001b22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b24:	d3fb      	bcc.n	8001b1e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b26:	f7ff fea3 	bl	8001870 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b2a:	f004 f923 	bl	8005d74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b2e:	f7ff f8b3 	bl	8000c98 <main>
  bx  lr    
 8001b32:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b34:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001b38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b3c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001b40:	08006b08 	.word	0x08006b08
  ldr r2, =_sbss
 8001b44:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001b48:	200002cc 	.word	0x200002cc

08001b4c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b4c:	e7fe      	b.n	8001b4c <ADC_IRQHandler>

08001b4e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b52:	2003      	movs	r0, #3
 8001b54:	f000 f928 	bl	8001da8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b58:	200f      	movs	r0, #15
 8001b5a:	f000 f805 	bl	8001b68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b5e:	f7ff fde1 	bl	8001724 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b62:	2300      	movs	r3, #0
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	bd80      	pop	{r7, pc}

08001b68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b70:	4b12      	ldr	r3, [pc, #72]	; (8001bbc <HAL_InitTick+0x54>)
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	4b12      	ldr	r3, [pc, #72]	; (8001bc0 <HAL_InitTick+0x58>)
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	4619      	mov	r1, r3
 8001b7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b82:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b86:	4618      	mov	r0, r3
 8001b88:	f000 f943 	bl	8001e12 <HAL_SYSTICK_Config>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
 8001b94:	e00e      	b.n	8001bb4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2b0f      	cmp	r3, #15
 8001b9a:	d80a      	bhi.n	8001bb2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	6879      	ldr	r1, [r7, #4]
 8001ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ba4:	f000 f90b 	bl	8001dbe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ba8:	4a06      	ldr	r2, [pc, #24]	; (8001bc4 <HAL_InitTick+0x5c>)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	e000      	b.n	8001bb4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3708      	adds	r7, #8
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	20000000 	.word	0x20000000
 8001bc0:	20000008 	.word	0x20000008
 8001bc4:	20000004 	.word	0x20000004

08001bc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bcc:	4b06      	ldr	r3, [pc, #24]	; (8001be8 <HAL_IncTick+0x20>)
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	4b06      	ldr	r3, [pc, #24]	; (8001bec <HAL_IncTick+0x24>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4413      	add	r3, r2
 8001bd8:	4a04      	ldr	r2, [pc, #16]	; (8001bec <HAL_IncTick+0x24>)
 8001bda:	6013      	str	r3, [r2, #0]
}
 8001bdc:	bf00      	nop
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	20000008 	.word	0x20000008
 8001bec:	200002b8 	.word	0x200002b8

08001bf0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
  return uwTick;
 8001bf4:	4b03      	ldr	r3, [pc, #12]	; (8001c04 <HAL_GetTick+0x14>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop
 8001c04:	200002b8 	.word	0x200002b8

08001c08 <__NVIC_SetPriorityGrouping>:
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b085      	sub	sp, #20
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	f003 0307 	and.w	r3, r3, #7
 8001c16:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c18:	4b0b      	ldr	r3, [pc, #44]	; (8001c48 <__NVIC_SetPriorityGrouping+0x40>)
 8001c1a:	68db      	ldr	r3, [r3, #12]
 8001c1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c1e:	68ba      	ldr	r2, [r7, #8]
 8001c20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c24:	4013      	ands	r3, r2
 8001c26:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c2c:	68bb      	ldr	r3, [r7, #8]
 8001c2e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001c30:	4b06      	ldr	r3, [pc, #24]	; (8001c4c <__NVIC_SetPriorityGrouping+0x44>)
 8001c32:	4313      	orrs	r3, r2
 8001c34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c36:	4a04      	ldr	r2, [pc, #16]	; (8001c48 <__NVIC_SetPriorityGrouping+0x40>)
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	60d3      	str	r3, [r2, #12]
}
 8001c3c:	bf00      	nop
 8001c3e:	3714      	adds	r7, #20
 8001c40:	46bd      	mov	sp, r7
 8001c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c46:	4770      	bx	lr
 8001c48:	e000ed00 	.word	0xe000ed00
 8001c4c:	05fa0000 	.word	0x05fa0000

08001c50 <__NVIC_GetPriorityGrouping>:
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c54:	4b04      	ldr	r3, [pc, #16]	; (8001c68 <__NVIC_GetPriorityGrouping+0x18>)
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	0a1b      	lsrs	r3, r3, #8
 8001c5a:	f003 0307 	and.w	r3, r3, #7
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	46bd      	mov	sp, r7
 8001c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c66:	4770      	bx	lr
 8001c68:	e000ed00 	.word	0xe000ed00

08001c6c <__NVIC_EnableIRQ>:
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	4603      	mov	r3, r0
 8001c74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	db0b      	blt.n	8001c96 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c7e:	79fb      	ldrb	r3, [r7, #7]
 8001c80:	f003 021f 	and.w	r2, r3, #31
 8001c84:	4907      	ldr	r1, [pc, #28]	; (8001ca4 <__NVIC_EnableIRQ+0x38>)
 8001c86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c8a:	095b      	lsrs	r3, r3, #5
 8001c8c:	2001      	movs	r0, #1
 8001c8e:	fa00 f202 	lsl.w	r2, r0, r2
 8001c92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001c96:	bf00      	nop
 8001c98:	370c      	adds	r7, #12
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop
 8001ca4:	e000e100 	.word	0xe000e100

08001ca8 <__NVIC_SetPriority>:
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	4603      	mov	r3, r0
 8001cb0:	6039      	str	r1, [r7, #0]
 8001cb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	db0a      	blt.n	8001cd2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	b2da      	uxtb	r2, r3
 8001cc0:	490c      	ldr	r1, [pc, #48]	; (8001cf4 <__NVIC_SetPriority+0x4c>)
 8001cc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cc6:	0112      	lsls	r2, r2, #4
 8001cc8:	b2d2      	uxtb	r2, r2
 8001cca:	440b      	add	r3, r1
 8001ccc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001cd0:	e00a      	b.n	8001ce8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	b2da      	uxtb	r2, r3
 8001cd6:	4908      	ldr	r1, [pc, #32]	; (8001cf8 <__NVIC_SetPriority+0x50>)
 8001cd8:	79fb      	ldrb	r3, [r7, #7]
 8001cda:	f003 030f 	and.w	r3, r3, #15
 8001cde:	3b04      	subs	r3, #4
 8001ce0:	0112      	lsls	r2, r2, #4
 8001ce2:	b2d2      	uxtb	r2, r2
 8001ce4:	440b      	add	r3, r1
 8001ce6:	761a      	strb	r2, [r3, #24]
}
 8001ce8:	bf00      	nop
 8001cea:	370c      	adds	r7, #12
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr
 8001cf4:	e000e100 	.word	0xe000e100
 8001cf8:	e000ed00 	.word	0xe000ed00

08001cfc <NVIC_EncodePriority>:
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b089      	sub	sp, #36	; 0x24
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	60f8      	str	r0, [r7, #12]
 8001d04:	60b9      	str	r1, [r7, #8]
 8001d06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	f003 0307 	and.w	r3, r3, #7
 8001d0e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d10:	69fb      	ldr	r3, [r7, #28]
 8001d12:	f1c3 0307 	rsb	r3, r3, #7
 8001d16:	2b04      	cmp	r3, #4
 8001d18:	bf28      	it	cs
 8001d1a:	2304      	movcs	r3, #4
 8001d1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d1e:	69fb      	ldr	r3, [r7, #28]
 8001d20:	3304      	adds	r3, #4
 8001d22:	2b06      	cmp	r3, #6
 8001d24:	d902      	bls.n	8001d2c <NVIC_EncodePriority+0x30>
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	3b03      	subs	r3, #3
 8001d2a:	e000      	b.n	8001d2e <NVIC_EncodePriority+0x32>
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d30:	f04f 32ff 	mov.w	r2, #4294967295
 8001d34:	69bb      	ldr	r3, [r7, #24]
 8001d36:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3a:	43da      	mvns	r2, r3
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	401a      	ands	r2, r3
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d44:	f04f 31ff 	mov.w	r1, #4294967295
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d4e:	43d9      	mvns	r1, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d54:	4313      	orrs	r3, r2
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3724      	adds	r7, #36	; 0x24
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
	...

08001d64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	3b01      	subs	r3, #1
 8001d70:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d74:	d301      	bcc.n	8001d7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d76:	2301      	movs	r3, #1
 8001d78:	e00f      	b.n	8001d9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d7a:	4a0a      	ldr	r2, [pc, #40]	; (8001da4 <SysTick_Config+0x40>)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	3b01      	subs	r3, #1
 8001d80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d82:	210f      	movs	r1, #15
 8001d84:	f04f 30ff 	mov.w	r0, #4294967295
 8001d88:	f7ff ff8e 	bl	8001ca8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d8c:	4b05      	ldr	r3, [pc, #20]	; (8001da4 <SysTick_Config+0x40>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d92:	4b04      	ldr	r3, [pc, #16]	; (8001da4 <SysTick_Config+0x40>)
 8001d94:	2207      	movs	r2, #7
 8001d96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d98:	2300      	movs	r3, #0
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3708      	adds	r7, #8
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	e000e010 	.word	0xe000e010

08001da8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b082      	sub	sp, #8
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001db0:	6878      	ldr	r0, [r7, #4]
 8001db2:	f7ff ff29 	bl	8001c08 <__NVIC_SetPriorityGrouping>
}
 8001db6:	bf00      	nop
 8001db8:	3708      	adds	r7, #8
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}

08001dbe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001dbe:	b580      	push	{r7, lr}
 8001dc0:	b086      	sub	sp, #24
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	60b9      	str	r1, [r7, #8]
 8001dc8:	607a      	str	r2, [r7, #4]
 8001dca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001dd0:	f7ff ff3e 	bl	8001c50 <__NVIC_GetPriorityGrouping>
 8001dd4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dd6:	687a      	ldr	r2, [r7, #4]
 8001dd8:	68b9      	ldr	r1, [r7, #8]
 8001dda:	6978      	ldr	r0, [r7, #20]
 8001ddc:	f7ff ff8e 	bl	8001cfc <NVIC_EncodePriority>
 8001de0:	4602      	mov	r2, r0
 8001de2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001de6:	4611      	mov	r1, r2
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7ff ff5d 	bl	8001ca8 <__NVIC_SetPriority>
}
 8001dee:	bf00      	nop
 8001df0:	3718      	adds	r7, #24
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}

08001df6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001df6:	b580      	push	{r7, lr}
 8001df8:	b082      	sub	sp, #8
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7ff ff31 	bl	8001c6c <__NVIC_EnableIRQ>
}
 8001e0a:	bf00      	nop
 8001e0c:	3708      	adds	r7, #8
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}

08001e12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e12:	b580      	push	{r7, lr}
 8001e14:	b082      	sub	sp, #8
 8001e16:	af00      	add	r7, sp, #0
 8001e18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e1a:	6878      	ldr	r0, [r7, #4]
 8001e1c:	f7ff ffa2 	bl	8001d64 <SysTick_Config>
 8001e20:	4603      	mov	r3, r0
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3708      	adds	r7, #8
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
	...

08001e2c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001e30:	f3bf 8f5f 	dmb	sy
}
 8001e34:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001e36:	4b07      	ldr	r3, [pc, #28]	; (8001e54 <HAL_MPU_Disable+0x28>)
 8001e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e3a:	4a06      	ldr	r2, [pc, #24]	; (8001e54 <HAL_MPU_Disable+0x28>)
 8001e3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e40:	6253      	str	r3, [r2, #36]	; 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001e42:	4b05      	ldr	r3, [pc, #20]	; (8001e58 <HAL_MPU_Disable+0x2c>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	605a      	str	r2, [r3, #4]
}
 8001e48:	bf00      	nop
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop
 8001e54:	e000ed00 	.word	0xe000ed00
 8001e58:	e000ed90 	.word	0xe000ed90

08001e5c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001e64:	4a0b      	ldr	r2, [pc, #44]	; (8001e94 <HAL_MPU_Enable+0x38>)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	f043 0301 	orr.w	r3, r3, #1
 8001e6c:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001e6e:	4b0a      	ldr	r3, [pc, #40]	; (8001e98 <HAL_MPU_Enable+0x3c>)
 8001e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e72:	4a09      	ldr	r2, [pc, #36]	; (8001e98 <HAL_MPU_Enable+0x3c>)
 8001e74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e78:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001e7a:	f3bf 8f4f 	dsb	sy
}
 8001e7e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001e80:	f3bf 8f6f 	isb	sy
}
 8001e84:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001e86:	bf00      	nop
 8001e88:	370c      	adds	r7, #12
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr
 8001e92:	bf00      	nop
 8001e94:	e000ed90 	.word	0xe000ed90
 8001e98:	e000ed00 	.word	0xe000ed00

08001e9c <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	785a      	ldrb	r2, [r3, #1]
 8001ea8:	4b1d      	ldr	r3, [pc, #116]	; (8001f20 <HAL_MPU_ConfigRegion+0x84>)
 8001eaa:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != RESET)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d029      	beq.n	8001f08 <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
    
    MPU->RBAR = MPU_Init->BaseAddress;
 8001eb4:	4a1a      	ldr	r2, [pc, #104]	; (8001f20 <HAL_MPU_ConfigRegion+0x84>)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	7b1b      	ldrb	r3, [r3, #12]
 8001ec0:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	7adb      	ldrb	r3, [r3, #11]
 8001ec6:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001ec8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	7a9b      	ldrb	r3, [r3, #10]
 8001ece:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001ed0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	7b5b      	ldrb	r3, [r3, #13]
 8001ed6:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001ed8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	7b9b      	ldrb	r3, [r3, #14]
 8001ede:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001ee0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	7bdb      	ldrb	r3, [r3, #15]
 8001ee6:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001ee8:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	7a5b      	ldrb	r3, [r3, #9]
 8001eee:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001ef0:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	7a1b      	ldrb	r3, [r3, #8]
 8001ef6:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001ef8:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001efa:	687a      	ldr	r2, [r7, #4]
 8001efc:	7812      	ldrb	r2, [r2, #0]
 8001efe:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001f00:	4a07      	ldr	r2, [pc, #28]	; (8001f20 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001f02:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001f04:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8001f06:	e005      	b.n	8001f14 <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8001f08:	4b05      	ldr	r3, [pc, #20]	; (8001f20 <HAL_MPU_ConfigRegion+0x84>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 8001f0e:	4b04      	ldr	r3, [pc, #16]	; (8001f20 <HAL_MPU_ConfigRegion+0x84>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	611a      	str	r2, [r3, #16]
}
 8001f14:	bf00      	nop
 8001f16:	370c      	adds	r7, #12
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr
 8001f20:	e000ed90 	.word	0xe000ed90

08001f24 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f30:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001f32:	f7ff fe5d 	bl	8001bf0 <HAL_GetTick>
 8001f36:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	2b02      	cmp	r3, #2
 8001f42:	d008      	beq.n	8001f56 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2280      	movs	r2, #128	; 0x80
 8001f48:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e052      	b.n	8001ffc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f022 0216 	bic.w	r2, r2, #22
 8001f64:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	695a      	ldr	r2, [r3, #20]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001f74:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d103      	bne.n	8001f86 <HAL_DMA_Abort+0x62>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d007      	beq.n	8001f96 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f022 0208 	bic.w	r2, r2, #8
 8001f94:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f022 0201 	bic.w	r2, r2, #1
 8001fa4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001fa6:	e013      	b.n	8001fd0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001fa8:	f7ff fe22 	bl	8001bf0 <HAL_GetTick>
 8001fac:	4602      	mov	r2, r0
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	2b05      	cmp	r3, #5
 8001fb4:	d90c      	bls.n	8001fd0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2220      	movs	r2, #32
 8001fba:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2203      	movs	r2, #3
 8001fc0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8001fcc:	2303      	movs	r3, #3
 8001fce:	e015      	b.n	8001ffc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f003 0301 	and.w	r3, r3, #1
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d1e4      	bne.n	8001fa8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fe2:	223f      	movs	r2, #63	; 0x3f
 8001fe4:	409a      	lsls	r2, r3
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2201      	movs	r2, #1
 8001fee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8001ffa:	2300      	movs	r3, #0
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3710      	adds	r7, #16
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}

08002004 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002012:	b2db      	uxtb	r3, r3
 8002014:	2b02      	cmp	r3, #2
 8002016:	d004      	beq.n	8002022 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2280      	movs	r2, #128	; 0x80
 800201c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	e00c      	b.n	800203c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2205      	movs	r2, #5
 8002026:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f022 0201 	bic.w	r2, r2, #1
 8002038:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800203a:	2300      	movs	r3, #0
}
 800203c:	4618      	mov	r0, r3
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002048:	b480      	push	{r7}
 800204a:	b089      	sub	sp, #36	; 0x24
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
 8002050:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002052:	2300      	movs	r3, #0
 8002054:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002056:	2300      	movs	r3, #0
 8002058:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800205a:	2300      	movs	r3, #0
 800205c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800205e:	2300      	movs	r3, #0
 8002060:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002062:	2300      	movs	r3, #0
 8002064:	61fb      	str	r3, [r7, #28]
 8002066:	e175      	b.n	8002354 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002068:	2201      	movs	r2, #1
 800206a:	69fb      	ldr	r3, [r7, #28]
 800206c:	fa02 f303 	lsl.w	r3, r2, r3
 8002070:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	697a      	ldr	r2, [r7, #20]
 8002078:	4013      	ands	r3, r2
 800207a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800207c:	693a      	ldr	r2, [r7, #16]
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	429a      	cmp	r2, r3
 8002082:	f040 8164 	bne.w	800234e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	f003 0303 	and.w	r3, r3, #3
 800208e:	2b01      	cmp	r3, #1
 8002090:	d005      	beq.n	800209e <HAL_GPIO_Init+0x56>
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	f003 0303 	and.w	r3, r3, #3
 800209a:	2b02      	cmp	r3, #2
 800209c:	d130      	bne.n	8002100 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80020a4:	69fb      	ldr	r3, [r7, #28]
 80020a6:	005b      	lsls	r3, r3, #1
 80020a8:	2203      	movs	r2, #3
 80020aa:	fa02 f303 	lsl.w	r3, r2, r3
 80020ae:	43db      	mvns	r3, r3
 80020b0:	69ba      	ldr	r2, [r7, #24]
 80020b2:	4013      	ands	r3, r2
 80020b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	68da      	ldr	r2, [r3, #12]
 80020ba:	69fb      	ldr	r3, [r7, #28]
 80020bc:	005b      	lsls	r3, r3, #1
 80020be:	fa02 f303 	lsl.w	r3, r2, r3
 80020c2:	69ba      	ldr	r2, [r7, #24]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	69ba      	ldr	r2, [r7, #24]
 80020cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020d4:	2201      	movs	r2, #1
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	fa02 f303 	lsl.w	r3, r2, r3
 80020dc:	43db      	mvns	r3, r3
 80020de:	69ba      	ldr	r2, [r7, #24]
 80020e0:	4013      	ands	r3, r2
 80020e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	091b      	lsrs	r3, r3, #4
 80020ea:	f003 0201 	and.w	r2, r3, #1
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	fa02 f303 	lsl.w	r3, r2, r3
 80020f4:	69ba      	ldr	r2, [r7, #24]
 80020f6:	4313      	orrs	r3, r2
 80020f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	69ba      	ldr	r2, [r7, #24]
 80020fe:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f003 0303 	and.w	r3, r3, #3
 8002108:	2b03      	cmp	r3, #3
 800210a:	d017      	beq.n	800213c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002112:	69fb      	ldr	r3, [r7, #28]
 8002114:	005b      	lsls	r3, r3, #1
 8002116:	2203      	movs	r2, #3
 8002118:	fa02 f303 	lsl.w	r3, r2, r3
 800211c:	43db      	mvns	r3, r3
 800211e:	69ba      	ldr	r2, [r7, #24]
 8002120:	4013      	ands	r3, r2
 8002122:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	689a      	ldr	r2, [r3, #8]
 8002128:	69fb      	ldr	r3, [r7, #28]
 800212a:	005b      	lsls	r3, r3, #1
 800212c:	fa02 f303 	lsl.w	r3, r2, r3
 8002130:	69ba      	ldr	r2, [r7, #24]
 8002132:	4313      	orrs	r3, r2
 8002134:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	69ba      	ldr	r2, [r7, #24]
 800213a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f003 0303 	and.w	r3, r3, #3
 8002144:	2b02      	cmp	r3, #2
 8002146:	d123      	bne.n	8002190 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	08da      	lsrs	r2, r3, #3
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	3208      	adds	r2, #8
 8002150:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002154:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	f003 0307 	and.w	r3, r3, #7
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	220f      	movs	r2, #15
 8002160:	fa02 f303 	lsl.w	r3, r2, r3
 8002164:	43db      	mvns	r3, r3
 8002166:	69ba      	ldr	r2, [r7, #24]
 8002168:	4013      	ands	r3, r2
 800216a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	691a      	ldr	r2, [r3, #16]
 8002170:	69fb      	ldr	r3, [r7, #28]
 8002172:	f003 0307 	and.w	r3, r3, #7
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	fa02 f303 	lsl.w	r3, r2, r3
 800217c:	69ba      	ldr	r2, [r7, #24]
 800217e:	4313      	orrs	r3, r2
 8002180:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	08da      	lsrs	r2, r3, #3
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	3208      	adds	r2, #8
 800218a:	69b9      	ldr	r1, [r7, #24]
 800218c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	005b      	lsls	r3, r3, #1
 800219a:	2203      	movs	r2, #3
 800219c:	fa02 f303 	lsl.w	r3, r2, r3
 80021a0:	43db      	mvns	r3, r3
 80021a2:	69ba      	ldr	r2, [r7, #24]
 80021a4:	4013      	ands	r3, r2
 80021a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f003 0203 	and.w	r2, r3, #3
 80021b0:	69fb      	ldr	r3, [r7, #28]
 80021b2:	005b      	lsls	r3, r3, #1
 80021b4:	fa02 f303 	lsl.w	r3, r2, r3
 80021b8:	69ba      	ldr	r2, [r7, #24]
 80021ba:	4313      	orrs	r3, r2
 80021bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	69ba      	ldr	r2, [r7, #24]
 80021c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	f000 80be 	beq.w	800234e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021d2:	4b66      	ldr	r3, [pc, #408]	; (800236c <HAL_GPIO_Init+0x324>)
 80021d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021d6:	4a65      	ldr	r2, [pc, #404]	; (800236c <HAL_GPIO_Init+0x324>)
 80021d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021dc:	6453      	str	r3, [r2, #68]	; 0x44
 80021de:	4b63      	ldr	r3, [pc, #396]	; (800236c <HAL_GPIO_Init+0x324>)
 80021e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021e6:	60fb      	str	r3, [r7, #12]
 80021e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80021ea:	4a61      	ldr	r2, [pc, #388]	; (8002370 <HAL_GPIO_Init+0x328>)
 80021ec:	69fb      	ldr	r3, [r7, #28]
 80021ee:	089b      	lsrs	r3, r3, #2
 80021f0:	3302      	adds	r3, #2
 80021f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80021f8:	69fb      	ldr	r3, [r7, #28]
 80021fa:	f003 0303 	and.w	r3, r3, #3
 80021fe:	009b      	lsls	r3, r3, #2
 8002200:	220f      	movs	r2, #15
 8002202:	fa02 f303 	lsl.w	r3, r2, r3
 8002206:	43db      	mvns	r3, r3
 8002208:	69ba      	ldr	r2, [r7, #24]
 800220a:	4013      	ands	r3, r2
 800220c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4a58      	ldr	r2, [pc, #352]	; (8002374 <HAL_GPIO_Init+0x32c>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d037      	beq.n	8002286 <HAL_GPIO_Init+0x23e>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a57      	ldr	r2, [pc, #348]	; (8002378 <HAL_GPIO_Init+0x330>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d031      	beq.n	8002282 <HAL_GPIO_Init+0x23a>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4a56      	ldr	r2, [pc, #344]	; (800237c <HAL_GPIO_Init+0x334>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d02b      	beq.n	800227e <HAL_GPIO_Init+0x236>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4a55      	ldr	r2, [pc, #340]	; (8002380 <HAL_GPIO_Init+0x338>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d025      	beq.n	800227a <HAL_GPIO_Init+0x232>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4a54      	ldr	r2, [pc, #336]	; (8002384 <HAL_GPIO_Init+0x33c>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d01f      	beq.n	8002276 <HAL_GPIO_Init+0x22e>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4a53      	ldr	r2, [pc, #332]	; (8002388 <HAL_GPIO_Init+0x340>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d019      	beq.n	8002272 <HAL_GPIO_Init+0x22a>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a52      	ldr	r2, [pc, #328]	; (800238c <HAL_GPIO_Init+0x344>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d013      	beq.n	800226e <HAL_GPIO_Init+0x226>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a51      	ldr	r2, [pc, #324]	; (8002390 <HAL_GPIO_Init+0x348>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d00d      	beq.n	800226a <HAL_GPIO_Init+0x222>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a50      	ldr	r2, [pc, #320]	; (8002394 <HAL_GPIO_Init+0x34c>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d007      	beq.n	8002266 <HAL_GPIO_Init+0x21e>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4a4f      	ldr	r2, [pc, #316]	; (8002398 <HAL_GPIO_Init+0x350>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d101      	bne.n	8002262 <HAL_GPIO_Init+0x21a>
 800225e:	2309      	movs	r3, #9
 8002260:	e012      	b.n	8002288 <HAL_GPIO_Init+0x240>
 8002262:	230a      	movs	r3, #10
 8002264:	e010      	b.n	8002288 <HAL_GPIO_Init+0x240>
 8002266:	2308      	movs	r3, #8
 8002268:	e00e      	b.n	8002288 <HAL_GPIO_Init+0x240>
 800226a:	2307      	movs	r3, #7
 800226c:	e00c      	b.n	8002288 <HAL_GPIO_Init+0x240>
 800226e:	2306      	movs	r3, #6
 8002270:	e00a      	b.n	8002288 <HAL_GPIO_Init+0x240>
 8002272:	2305      	movs	r3, #5
 8002274:	e008      	b.n	8002288 <HAL_GPIO_Init+0x240>
 8002276:	2304      	movs	r3, #4
 8002278:	e006      	b.n	8002288 <HAL_GPIO_Init+0x240>
 800227a:	2303      	movs	r3, #3
 800227c:	e004      	b.n	8002288 <HAL_GPIO_Init+0x240>
 800227e:	2302      	movs	r3, #2
 8002280:	e002      	b.n	8002288 <HAL_GPIO_Init+0x240>
 8002282:	2301      	movs	r3, #1
 8002284:	e000      	b.n	8002288 <HAL_GPIO_Init+0x240>
 8002286:	2300      	movs	r3, #0
 8002288:	69fa      	ldr	r2, [r7, #28]
 800228a:	f002 0203 	and.w	r2, r2, #3
 800228e:	0092      	lsls	r2, r2, #2
 8002290:	4093      	lsls	r3, r2
 8002292:	69ba      	ldr	r2, [r7, #24]
 8002294:	4313      	orrs	r3, r2
 8002296:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002298:	4935      	ldr	r1, [pc, #212]	; (8002370 <HAL_GPIO_Init+0x328>)
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	089b      	lsrs	r3, r3, #2
 800229e:	3302      	adds	r3, #2
 80022a0:	69ba      	ldr	r2, [r7, #24]
 80022a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022a6:	4b3d      	ldr	r3, [pc, #244]	; (800239c <HAL_GPIO_Init+0x354>)
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022ac:	693b      	ldr	r3, [r7, #16]
 80022ae:	43db      	mvns	r3, r3
 80022b0:	69ba      	ldr	r2, [r7, #24]
 80022b2:	4013      	ands	r3, r2
 80022b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d003      	beq.n	80022ca <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80022c2:	69ba      	ldr	r2, [r7, #24]
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	4313      	orrs	r3, r2
 80022c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022ca:	4a34      	ldr	r2, [pc, #208]	; (800239c <HAL_GPIO_Init+0x354>)
 80022cc:	69bb      	ldr	r3, [r7, #24]
 80022ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022d0:	4b32      	ldr	r3, [pc, #200]	; (800239c <HAL_GPIO_Init+0x354>)
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	43db      	mvns	r3, r3
 80022da:	69ba      	ldr	r2, [r7, #24]
 80022dc:	4013      	ands	r3, r2
 80022de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d003      	beq.n	80022f4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80022ec:	69ba      	ldr	r2, [r7, #24]
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	4313      	orrs	r3, r2
 80022f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022f4:	4a29      	ldr	r2, [pc, #164]	; (800239c <HAL_GPIO_Init+0x354>)
 80022f6:	69bb      	ldr	r3, [r7, #24]
 80022f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80022fa:	4b28      	ldr	r3, [pc, #160]	; (800239c <HAL_GPIO_Init+0x354>)
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	43db      	mvns	r3, r3
 8002304:	69ba      	ldr	r2, [r7, #24]
 8002306:	4013      	ands	r3, r2
 8002308:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d003      	beq.n	800231e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002316:	69ba      	ldr	r2, [r7, #24]
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	4313      	orrs	r3, r2
 800231c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800231e:	4a1f      	ldr	r2, [pc, #124]	; (800239c <HAL_GPIO_Init+0x354>)
 8002320:	69bb      	ldr	r3, [r7, #24]
 8002322:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002324:	4b1d      	ldr	r3, [pc, #116]	; (800239c <HAL_GPIO_Init+0x354>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	43db      	mvns	r3, r3
 800232e:	69ba      	ldr	r2, [r7, #24]
 8002330:	4013      	ands	r3, r2
 8002332:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800233c:	2b00      	cmp	r3, #0
 800233e:	d003      	beq.n	8002348 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002340:	69ba      	ldr	r2, [r7, #24]
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	4313      	orrs	r3, r2
 8002346:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002348:	4a14      	ldr	r2, [pc, #80]	; (800239c <HAL_GPIO_Init+0x354>)
 800234a:	69bb      	ldr	r3, [r7, #24]
 800234c:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	3301      	adds	r3, #1
 8002352:	61fb      	str	r3, [r7, #28]
 8002354:	69fb      	ldr	r3, [r7, #28]
 8002356:	2b0f      	cmp	r3, #15
 8002358:	f67f ae86 	bls.w	8002068 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800235c:	bf00      	nop
 800235e:	bf00      	nop
 8002360:	3724      	adds	r7, #36	; 0x24
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	40023800 	.word	0x40023800
 8002370:	40013800 	.word	0x40013800
 8002374:	40020000 	.word	0x40020000
 8002378:	40020400 	.word	0x40020400
 800237c:	40020800 	.word	0x40020800
 8002380:	40020c00 	.word	0x40020c00
 8002384:	40021000 	.word	0x40021000
 8002388:	40021400 	.word	0x40021400
 800238c:	40021800 	.word	0x40021800
 8002390:	40021c00 	.word	0x40021c00
 8002394:	40022000 	.word	0x40022000
 8002398:	40022400 	.word	0x40022400
 800239c:	40013c00 	.word	0x40013c00

080023a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b083      	sub	sp, #12
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
 80023a8:	460b      	mov	r3, r1
 80023aa:	807b      	strh	r3, [r7, #2]
 80023ac:	4613      	mov	r3, r2
 80023ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80023b0:	787b      	ldrb	r3, [r7, #1]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d003      	beq.n	80023be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023b6:	887a      	ldrh	r2, [r7, #2]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80023bc:	e003      	b.n	80023c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80023be:	887b      	ldrh	r3, [r7, #2]
 80023c0:	041a      	lsls	r2, r3, #16
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	619a      	str	r2, [r3, #24]
}
 80023c6:	bf00      	nop
 80023c8:	370c      	adds	r7, #12
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr

080023d2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80023d2:	b480      	push	{r7}
 80023d4:	b085      	sub	sp, #20
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	6078      	str	r0, [r7, #4]
 80023da:	460b      	mov	r3, r1
 80023dc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	695b      	ldr	r3, [r3, #20]
 80023e2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80023e4:	887a      	ldrh	r2, [r7, #2]
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	4013      	ands	r3, r2
 80023ea:	041a      	lsls	r2, r3, #16
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	43d9      	mvns	r1, r3
 80023f0:	887b      	ldrh	r3, [r7, #2]
 80023f2:	400b      	ands	r3, r1
 80023f4:	431a      	orrs	r2, r3
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	619a      	str	r2, [r3, #24]
}
 80023fa:	bf00      	nop
 80023fc:	3714      	adds	r7, #20
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr
	...

08002408 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800240e:	2300      	movs	r3, #0
 8002410:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002412:	4b23      	ldr	r3, [pc, #140]	; (80024a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002416:	4a22      	ldr	r2, [pc, #136]	; (80024a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002418:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800241c:	6413      	str	r3, [r2, #64]	; 0x40
 800241e:	4b20      	ldr	r3, [pc, #128]	; (80024a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002422:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002426:	603b      	str	r3, [r7, #0]
 8002428:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800242a:	4b1e      	ldr	r3, [pc, #120]	; (80024a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a1d      	ldr	r2, [pc, #116]	; (80024a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002430:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002434:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002436:	f7ff fbdb 	bl	8001bf0 <HAL_GetTick>
 800243a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800243c:	e009      	b.n	8002452 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800243e:	f7ff fbd7 	bl	8001bf0 <HAL_GetTick>
 8002442:	4602      	mov	r2, r0
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	1ad3      	subs	r3, r2, r3
 8002448:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800244c:	d901      	bls.n	8002452 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800244e:	2303      	movs	r3, #3
 8002450:	e022      	b.n	8002498 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002452:	4b14      	ldr	r3, [pc, #80]	; (80024a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800245a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800245e:	d1ee      	bne.n	800243e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002460:	4b10      	ldr	r3, [pc, #64]	; (80024a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a0f      	ldr	r2, [pc, #60]	; (80024a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002466:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800246a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800246c:	f7ff fbc0 	bl	8001bf0 <HAL_GetTick>
 8002470:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002472:	e009      	b.n	8002488 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002474:	f7ff fbbc 	bl	8001bf0 <HAL_GetTick>
 8002478:	4602      	mov	r2, r0
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002482:	d901      	bls.n	8002488 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002484:	2303      	movs	r3, #3
 8002486:	e007      	b.n	8002498 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002488:	4b06      	ldr	r3, [pc, #24]	; (80024a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002490:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002494:	d1ee      	bne.n	8002474 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002496:	2300      	movs	r3, #0
}
 8002498:	4618      	mov	r0, r3
 800249a:	3708      	adds	r7, #8
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	40023800 	.word	0x40023800
 80024a4:	40007000 	.word	0x40007000

080024a8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b086      	sub	sp, #24
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80024b0:	2300      	movs	r3, #0
 80024b2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d101      	bne.n	80024be <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e29b      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0301 	and.w	r3, r3, #1
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	f000 8087 	beq.w	80025da <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80024cc:	4b96      	ldr	r3, [pc, #600]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	f003 030c 	and.w	r3, r3, #12
 80024d4:	2b04      	cmp	r3, #4
 80024d6:	d00c      	beq.n	80024f2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024d8:	4b93      	ldr	r3, [pc, #588]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	f003 030c 	and.w	r3, r3, #12
 80024e0:	2b08      	cmp	r3, #8
 80024e2:	d112      	bne.n	800250a <HAL_RCC_OscConfig+0x62>
 80024e4:	4b90      	ldr	r3, [pc, #576]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80024f0:	d10b      	bne.n	800250a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024f2:	4b8d      	ldr	r3, [pc, #564]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d06c      	beq.n	80025d8 <HAL_RCC_OscConfig+0x130>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d168      	bne.n	80025d8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	e275      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002512:	d106      	bne.n	8002522 <HAL_RCC_OscConfig+0x7a>
 8002514:	4b84      	ldr	r3, [pc, #528]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a83      	ldr	r2, [pc, #524]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 800251a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800251e:	6013      	str	r3, [r2, #0]
 8002520:	e02e      	b.n	8002580 <HAL_RCC_OscConfig+0xd8>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d10c      	bne.n	8002544 <HAL_RCC_OscConfig+0x9c>
 800252a:	4b7f      	ldr	r3, [pc, #508]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a7e      	ldr	r2, [pc, #504]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002530:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002534:	6013      	str	r3, [r2, #0]
 8002536:	4b7c      	ldr	r3, [pc, #496]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a7b      	ldr	r2, [pc, #492]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 800253c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002540:	6013      	str	r3, [r2, #0]
 8002542:	e01d      	b.n	8002580 <HAL_RCC_OscConfig+0xd8>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800254c:	d10c      	bne.n	8002568 <HAL_RCC_OscConfig+0xc0>
 800254e:	4b76      	ldr	r3, [pc, #472]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a75      	ldr	r2, [pc, #468]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002554:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002558:	6013      	str	r3, [r2, #0]
 800255a:	4b73      	ldr	r3, [pc, #460]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a72      	ldr	r2, [pc, #456]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002560:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002564:	6013      	str	r3, [r2, #0]
 8002566:	e00b      	b.n	8002580 <HAL_RCC_OscConfig+0xd8>
 8002568:	4b6f      	ldr	r3, [pc, #444]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a6e      	ldr	r2, [pc, #440]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 800256e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002572:	6013      	str	r3, [r2, #0]
 8002574:	4b6c      	ldr	r3, [pc, #432]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a6b      	ldr	r2, [pc, #428]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 800257a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800257e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d013      	beq.n	80025b0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002588:	f7ff fb32 	bl	8001bf0 <HAL_GetTick>
 800258c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800258e:	e008      	b.n	80025a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002590:	f7ff fb2e 	bl	8001bf0 <HAL_GetTick>
 8002594:	4602      	mov	r2, r0
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	2b64      	cmp	r3, #100	; 0x64
 800259c:	d901      	bls.n	80025a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800259e:	2303      	movs	r3, #3
 80025a0:	e229      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025a2:	4b61      	ldr	r3, [pc, #388]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d0f0      	beq.n	8002590 <HAL_RCC_OscConfig+0xe8>
 80025ae:	e014      	b.n	80025da <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025b0:	f7ff fb1e 	bl	8001bf0 <HAL_GetTick>
 80025b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025b6:	e008      	b.n	80025ca <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025b8:	f7ff fb1a 	bl	8001bf0 <HAL_GetTick>
 80025bc:	4602      	mov	r2, r0
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	2b64      	cmp	r3, #100	; 0x64
 80025c4:	d901      	bls.n	80025ca <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80025c6:	2303      	movs	r3, #3
 80025c8:	e215      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025ca:	4b57      	ldr	r3, [pc, #348]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d1f0      	bne.n	80025b8 <HAL_RCC_OscConfig+0x110>
 80025d6:	e000      	b.n	80025da <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f003 0302 	and.w	r3, r3, #2
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d069      	beq.n	80026ba <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80025e6:	4b50      	ldr	r3, [pc, #320]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	f003 030c 	and.w	r3, r3, #12
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d00b      	beq.n	800260a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025f2:	4b4d      	ldr	r3, [pc, #308]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	f003 030c 	and.w	r3, r3, #12
 80025fa:	2b08      	cmp	r3, #8
 80025fc:	d11c      	bne.n	8002638 <HAL_RCC_OscConfig+0x190>
 80025fe:	4b4a      	ldr	r3, [pc, #296]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002606:	2b00      	cmp	r3, #0
 8002608:	d116      	bne.n	8002638 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800260a:	4b47      	ldr	r3, [pc, #284]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0302 	and.w	r3, r3, #2
 8002612:	2b00      	cmp	r3, #0
 8002614:	d005      	beq.n	8002622 <HAL_RCC_OscConfig+0x17a>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	68db      	ldr	r3, [r3, #12]
 800261a:	2b01      	cmp	r3, #1
 800261c:	d001      	beq.n	8002622 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	e1e9      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002622:	4b41      	ldr	r3, [pc, #260]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	691b      	ldr	r3, [r3, #16]
 800262e:	00db      	lsls	r3, r3, #3
 8002630:	493d      	ldr	r1, [pc, #244]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002632:	4313      	orrs	r3, r2
 8002634:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002636:	e040      	b.n	80026ba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	68db      	ldr	r3, [r3, #12]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d023      	beq.n	8002688 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002640:	4b39      	ldr	r3, [pc, #228]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a38      	ldr	r2, [pc, #224]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002646:	f043 0301 	orr.w	r3, r3, #1
 800264a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800264c:	f7ff fad0 	bl	8001bf0 <HAL_GetTick>
 8002650:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002652:	e008      	b.n	8002666 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002654:	f7ff facc 	bl	8001bf0 <HAL_GetTick>
 8002658:	4602      	mov	r2, r0
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	2b02      	cmp	r3, #2
 8002660:	d901      	bls.n	8002666 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002662:	2303      	movs	r3, #3
 8002664:	e1c7      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002666:	4b30      	ldr	r3, [pc, #192]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 0302 	and.w	r3, r3, #2
 800266e:	2b00      	cmp	r3, #0
 8002670:	d0f0      	beq.n	8002654 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002672:	4b2d      	ldr	r3, [pc, #180]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	691b      	ldr	r3, [r3, #16]
 800267e:	00db      	lsls	r3, r3, #3
 8002680:	4929      	ldr	r1, [pc, #164]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002682:	4313      	orrs	r3, r2
 8002684:	600b      	str	r3, [r1, #0]
 8002686:	e018      	b.n	80026ba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002688:	4b27      	ldr	r3, [pc, #156]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a26      	ldr	r2, [pc, #152]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 800268e:	f023 0301 	bic.w	r3, r3, #1
 8002692:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002694:	f7ff faac 	bl	8001bf0 <HAL_GetTick>
 8002698:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800269a:	e008      	b.n	80026ae <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800269c:	f7ff faa8 	bl	8001bf0 <HAL_GetTick>
 80026a0:	4602      	mov	r2, r0
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	1ad3      	subs	r3, r2, r3
 80026a6:	2b02      	cmp	r3, #2
 80026a8:	d901      	bls.n	80026ae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80026aa:	2303      	movs	r3, #3
 80026ac:	e1a3      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026ae:	4b1e      	ldr	r3, [pc, #120]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 0302 	and.w	r3, r3, #2
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d1f0      	bne.n	800269c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f003 0308 	and.w	r3, r3, #8
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d038      	beq.n	8002738 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	695b      	ldr	r3, [r3, #20]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d019      	beq.n	8002702 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026ce:	4b16      	ldr	r3, [pc, #88]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 80026d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026d2:	4a15      	ldr	r2, [pc, #84]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 80026d4:	f043 0301 	orr.w	r3, r3, #1
 80026d8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026da:	f7ff fa89 	bl	8001bf0 <HAL_GetTick>
 80026de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026e0:	e008      	b.n	80026f4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026e2:	f7ff fa85 	bl	8001bf0 <HAL_GetTick>
 80026e6:	4602      	mov	r2, r0
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	2b02      	cmp	r3, #2
 80026ee:	d901      	bls.n	80026f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80026f0:	2303      	movs	r3, #3
 80026f2:	e180      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026f4:	4b0c      	ldr	r3, [pc, #48]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 80026f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026f8:	f003 0302 	and.w	r3, r3, #2
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d0f0      	beq.n	80026e2 <HAL_RCC_OscConfig+0x23a>
 8002700:	e01a      	b.n	8002738 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002702:	4b09      	ldr	r3, [pc, #36]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002704:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002706:	4a08      	ldr	r2, [pc, #32]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002708:	f023 0301 	bic.w	r3, r3, #1
 800270c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800270e:	f7ff fa6f 	bl	8001bf0 <HAL_GetTick>
 8002712:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002714:	e00a      	b.n	800272c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002716:	f7ff fa6b 	bl	8001bf0 <HAL_GetTick>
 800271a:	4602      	mov	r2, r0
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	1ad3      	subs	r3, r2, r3
 8002720:	2b02      	cmp	r3, #2
 8002722:	d903      	bls.n	800272c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002724:	2303      	movs	r3, #3
 8002726:	e166      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
 8002728:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800272c:	4b92      	ldr	r3, [pc, #584]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 800272e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002730:	f003 0302 	and.w	r3, r3, #2
 8002734:	2b00      	cmp	r3, #0
 8002736:	d1ee      	bne.n	8002716 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 0304 	and.w	r3, r3, #4
 8002740:	2b00      	cmp	r3, #0
 8002742:	f000 80a4 	beq.w	800288e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002746:	4b8c      	ldr	r3, [pc, #560]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800274a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800274e:	2b00      	cmp	r3, #0
 8002750:	d10d      	bne.n	800276e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002752:	4b89      	ldr	r3, [pc, #548]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002756:	4a88      	ldr	r2, [pc, #544]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002758:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800275c:	6413      	str	r3, [r2, #64]	; 0x40
 800275e:	4b86      	ldr	r3, [pc, #536]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002762:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002766:	60bb      	str	r3, [r7, #8]
 8002768:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800276a:	2301      	movs	r3, #1
 800276c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800276e:	4b83      	ldr	r3, [pc, #524]	; (800297c <HAL_RCC_OscConfig+0x4d4>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002776:	2b00      	cmp	r3, #0
 8002778:	d118      	bne.n	80027ac <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800277a:	4b80      	ldr	r3, [pc, #512]	; (800297c <HAL_RCC_OscConfig+0x4d4>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a7f      	ldr	r2, [pc, #508]	; (800297c <HAL_RCC_OscConfig+0x4d4>)
 8002780:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002784:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002786:	f7ff fa33 	bl	8001bf0 <HAL_GetTick>
 800278a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800278c:	e008      	b.n	80027a0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800278e:	f7ff fa2f 	bl	8001bf0 <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	2b64      	cmp	r3, #100	; 0x64
 800279a:	d901      	bls.n	80027a0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800279c:	2303      	movs	r3, #3
 800279e:	e12a      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027a0:	4b76      	ldr	r3, [pc, #472]	; (800297c <HAL_RCC_OscConfig+0x4d4>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d0f0      	beq.n	800278e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	d106      	bne.n	80027c2 <HAL_RCC_OscConfig+0x31a>
 80027b4:	4b70      	ldr	r3, [pc, #448]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 80027b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027b8:	4a6f      	ldr	r2, [pc, #444]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 80027ba:	f043 0301 	orr.w	r3, r3, #1
 80027be:	6713      	str	r3, [r2, #112]	; 0x70
 80027c0:	e02d      	b.n	800281e <HAL_RCC_OscConfig+0x376>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d10c      	bne.n	80027e4 <HAL_RCC_OscConfig+0x33c>
 80027ca:	4b6b      	ldr	r3, [pc, #428]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 80027cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027ce:	4a6a      	ldr	r2, [pc, #424]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 80027d0:	f023 0301 	bic.w	r3, r3, #1
 80027d4:	6713      	str	r3, [r2, #112]	; 0x70
 80027d6:	4b68      	ldr	r3, [pc, #416]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 80027d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027da:	4a67      	ldr	r2, [pc, #412]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 80027dc:	f023 0304 	bic.w	r3, r3, #4
 80027e0:	6713      	str	r3, [r2, #112]	; 0x70
 80027e2:	e01c      	b.n	800281e <HAL_RCC_OscConfig+0x376>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	2b05      	cmp	r3, #5
 80027ea:	d10c      	bne.n	8002806 <HAL_RCC_OscConfig+0x35e>
 80027ec:	4b62      	ldr	r3, [pc, #392]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 80027ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027f0:	4a61      	ldr	r2, [pc, #388]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 80027f2:	f043 0304 	orr.w	r3, r3, #4
 80027f6:	6713      	str	r3, [r2, #112]	; 0x70
 80027f8:	4b5f      	ldr	r3, [pc, #380]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 80027fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027fc:	4a5e      	ldr	r2, [pc, #376]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 80027fe:	f043 0301 	orr.w	r3, r3, #1
 8002802:	6713      	str	r3, [r2, #112]	; 0x70
 8002804:	e00b      	b.n	800281e <HAL_RCC_OscConfig+0x376>
 8002806:	4b5c      	ldr	r3, [pc, #368]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002808:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800280a:	4a5b      	ldr	r2, [pc, #364]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 800280c:	f023 0301 	bic.w	r3, r3, #1
 8002810:	6713      	str	r3, [r2, #112]	; 0x70
 8002812:	4b59      	ldr	r3, [pc, #356]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002814:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002816:	4a58      	ldr	r2, [pc, #352]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002818:	f023 0304 	bic.w	r3, r3, #4
 800281c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d015      	beq.n	8002852 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002826:	f7ff f9e3 	bl	8001bf0 <HAL_GetTick>
 800282a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800282c:	e00a      	b.n	8002844 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800282e:	f7ff f9df 	bl	8001bf0 <HAL_GetTick>
 8002832:	4602      	mov	r2, r0
 8002834:	693b      	ldr	r3, [r7, #16]
 8002836:	1ad3      	subs	r3, r2, r3
 8002838:	f241 3288 	movw	r2, #5000	; 0x1388
 800283c:	4293      	cmp	r3, r2
 800283e:	d901      	bls.n	8002844 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002840:	2303      	movs	r3, #3
 8002842:	e0d8      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002844:	4b4c      	ldr	r3, [pc, #304]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002846:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002848:	f003 0302 	and.w	r3, r3, #2
 800284c:	2b00      	cmp	r3, #0
 800284e:	d0ee      	beq.n	800282e <HAL_RCC_OscConfig+0x386>
 8002850:	e014      	b.n	800287c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002852:	f7ff f9cd 	bl	8001bf0 <HAL_GetTick>
 8002856:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002858:	e00a      	b.n	8002870 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800285a:	f7ff f9c9 	bl	8001bf0 <HAL_GetTick>
 800285e:	4602      	mov	r2, r0
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	f241 3288 	movw	r2, #5000	; 0x1388
 8002868:	4293      	cmp	r3, r2
 800286a:	d901      	bls.n	8002870 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800286c:	2303      	movs	r3, #3
 800286e:	e0c2      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002870:	4b41      	ldr	r3, [pc, #260]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002872:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002874:	f003 0302 	and.w	r3, r3, #2
 8002878:	2b00      	cmp	r3, #0
 800287a:	d1ee      	bne.n	800285a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800287c:	7dfb      	ldrb	r3, [r7, #23]
 800287e:	2b01      	cmp	r3, #1
 8002880:	d105      	bne.n	800288e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002882:	4b3d      	ldr	r3, [pc, #244]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002886:	4a3c      	ldr	r2, [pc, #240]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002888:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800288c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	699b      	ldr	r3, [r3, #24]
 8002892:	2b00      	cmp	r3, #0
 8002894:	f000 80ae 	beq.w	80029f4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002898:	4b37      	ldr	r3, [pc, #220]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	f003 030c 	and.w	r3, r3, #12
 80028a0:	2b08      	cmp	r3, #8
 80028a2:	d06d      	beq.n	8002980 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	699b      	ldr	r3, [r3, #24]
 80028a8:	2b02      	cmp	r3, #2
 80028aa:	d14b      	bne.n	8002944 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028ac:	4b32      	ldr	r3, [pc, #200]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a31      	ldr	r2, [pc, #196]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 80028b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80028b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028b8:	f7ff f99a 	bl	8001bf0 <HAL_GetTick>
 80028bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028be:	e008      	b.n	80028d2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028c0:	f7ff f996 	bl	8001bf0 <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d901      	bls.n	80028d2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e091      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028d2:	4b29      	ldr	r3, [pc, #164]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d1f0      	bne.n	80028c0 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	69da      	ldr	r2, [r3, #28]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6a1b      	ldr	r3, [r3, #32]
 80028e6:	431a      	orrs	r2, r3
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ec:	019b      	lsls	r3, r3, #6
 80028ee:	431a      	orrs	r2, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028f4:	085b      	lsrs	r3, r3, #1
 80028f6:	3b01      	subs	r3, #1
 80028f8:	041b      	lsls	r3, r3, #16
 80028fa:	431a      	orrs	r2, r3
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002900:	061b      	lsls	r3, r3, #24
 8002902:	431a      	orrs	r2, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002908:	071b      	lsls	r3, r3, #28
 800290a:	491b      	ldr	r1, [pc, #108]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 800290c:	4313      	orrs	r3, r2
 800290e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002910:	4b19      	ldr	r3, [pc, #100]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a18      	ldr	r2, [pc, #96]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002916:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800291a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800291c:	f7ff f968 	bl	8001bf0 <HAL_GetTick>
 8002920:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002922:	e008      	b.n	8002936 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002924:	f7ff f964 	bl	8001bf0 <HAL_GetTick>
 8002928:	4602      	mov	r2, r0
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	2b02      	cmp	r3, #2
 8002930:	d901      	bls.n	8002936 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002932:	2303      	movs	r3, #3
 8002934:	e05f      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002936:	4b10      	ldr	r3, [pc, #64]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d0f0      	beq.n	8002924 <HAL_RCC_OscConfig+0x47c>
 8002942:	e057      	b.n	80029f4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002944:	4b0c      	ldr	r3, [pc, #48]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a0b      	ldr	r2, [pc, #44]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 800294a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800294e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002950:	f7ff f94e 	bl	8001bf0 <HAL_GetTick>
 8002954:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002956:	e008      	b.n	800296a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002958:	f7ff f94a 	bl	8001bf0 <HAL_GetTick>
 800295c:	4602      	mov	r2, r0
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	2b02      	cmp	r3, #2
 8002964:	d901      	bls.n	800296a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002966:	2303      	movs	r3, #3
 8002968:	e045      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800296a:	4b03      	ldr	r3, [pc, #12]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002972:	2b00      	cmp	r3, #0
 8002974:	d1f0      	bne.n	8002958 <HAL_RCC_OscConfig+0x4b0>
 8002976:	e03d      	b.n	80029f4 <HAL_RCC_OscConfig+0x54c>
 8002978:	40023800 	.word	0x40023800
 800297c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002980:	4b1f      	ldr	r3, [pc, #124]	; (8002a00 <HAL_RCC_OscConfig+0x558>)
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	699b      	ldr	r3, [r3, #24]
 800298a:	2b01      	cmp	r3, #1
 800298c:	d030      	beq.n	80029f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002998:	429a      	cmp	r2, r3
 800299a:	d129      	bne.n	80029f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d122      	bne.n	80029f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80029aa:	68fa      	ldr	r2, [r7, #12]
 80029ac:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80029b0:	4013      	ands	r3, r2
 80029b2:	687a      	ldr	r2, [r7, #4]
 80029b4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80029b6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d119      	bne.n	80029f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029c6:	085b      	lsrs	r3, r3, #1
 80029c8:	3b01      	subs	r3, #1
 80029ca:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d10f      	bne.n	80029f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029da:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80029dc:	429a      	cmp	r2, r3
 80029de:	d107      	bne.n	80029f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ea:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d001      	beq.n	80029f4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	e000      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80029f4:	2300      	movs	r3, #0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3718      	adds	r7, #24
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	40023800 	.word	0x40023800

08002a04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b084      	sub	sp, #16
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
 8002a0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d101      	bne.n	8002a1c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e0d0      	b.n	8002bbe <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a1c:	4b6a      	ldr	r3, [pc, #424]	; (8002bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f003 030f 	and.w	r3, r3, #15
 8002a24:	683a      	ldr	r2, [r7, #0]
 8002a26:	429a      	cmp	r2, r3
 8002a28:	d910      	bls.n	8002a4c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a2a:	4b67      	ldr	r3, [pc, #412]	; (8002bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f023 020f 	bic.w	r2, r3, #15
 8002a32:	4965      	ldr	r1, [pc, #404]	; (8002bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	4313      	orrs	r3, r2
 8002a38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a3a:	4b63      	ldr	r3, [pc, #396]	; (8002bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 030f 	and.w	r3, r3, #15
 8002a42:	683a      	ldr	r2, [r7, #0]
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d001      	beq.n	8002a4c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e0b8      	b.n	8002bbe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0302 	and.w	r3, r3, #2
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d020      	beq.n	8002a9a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0304 	and.w	r3, r3, #4
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d005      	beq.n	8002a70 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a64:	4b59      	ldr	r3, [pc, #356]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	4a58      	ldr	r2, [pc, #352]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002a6a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002a6e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f003 0308 	and.w	r3, r3, #8
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d005      	beq.n	8002a88 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a7c:	4b53      	ldr	r3, [pc, #332]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	4a52      	ldr	r2, [pc, #328]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002a82:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002a86:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a88:	4b50      	ldr	r3, [pc, #320]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	494d      	ldr	r1, [pc, #308]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002a96:	4313      	orrs	r3, r2
 8002a98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 0301 	and.w	r3, r3, #1
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d040      	beq.n	8002b28 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	2b01      	cmp	r3, #1
 8002aac:	d107      	bne.n	8002abe <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aae:	4b47      	ldr	r3, [pc, #284]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d115      	bne.n	8002ae6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e07f      	b.n	8002bbe <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	2b02      	cmp	r3, #2
 8002ac4:	d107      	bne.n	8002ad6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ac6:	4b41      	ldr	r3, [pc, #260]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d109      	bne.n	8002ae6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e073      	b.n	8002bbe <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ad6:	4b3d      	ldr	r3, [pc, #244]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 0302 	and.w	r3, r3, #2
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d101      	bne.n	8002ae6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e06b      	b.n	8002bbe <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ae6:	4b39      	ldr	r3, [pc, #228]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	f023 0203 	bic.w	r2, r3, #3
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	4936      	ldr	r1, [pc, #216]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002af4:	4313      	orrs	r3, r2
 8002af6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002af8:	f7ff f87a 	bl	8001bf0 <HAL_GetTick>
 8002afc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002afe:	e00a      	b.n	8002b16 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b00:	f7ff f876 	bl	8001bf0 <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d901      	bls.n	8002b16 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002b12:	2303      	movs	r3, #3
 8002b14:	e053      	b.n	8002bbe <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b16:	4b2d      	ldr	r3, [pc, #180]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	f003 020c 	and.w	r2, r3, #12
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d1eb      	bne.n	8002b00 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b28:	4b27      	ldr	r3, [pc, #156]	; (8002bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 030f 	and.w	r3, r3, #15
 8002b30:	683a      	ldr	r2, [r7, #0]
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d210      	bcs.n	8002b58 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b36:	4b24      	ldr	r3, [pc, #144]	; (8002bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f023 020f 	bic.w	r2, r3, #15
 8002b3e:	4922      	ldr	r1, [pc, #136]	; (8002bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	4313      	orrs	r3, r2
 8002b44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b46:	4b20      	ldr	r3, [pc, #128]	; (8002bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 030f 	and.w	r3, r3, #15
 8002b4e:	683a      	ldr	r2, [r7, #0]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d001      	beq.n	8002b58 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	e032      	b.n	8002bbe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0304 	and.w	r3, r3, #4
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d008      	beq.n	8002b76 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b64:	4b19      	ldr	r3, [pc, #100]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	68db      	ldr	r3, [r3, #12]
 8002b70:	4916      	ldr	r1, [pc, #88]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002b72:	4313      	orrs	r3, r2
 8002b74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f003 0308 	and.w	r3, r3, #8
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d009      	beq.n	8002b96 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b82:	4b12      	ldr	r3, [pc, #72]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	691b      	ldr	r3, [r3, #16]
 8002b8e:	00db      	lsls	r3, r3, #3
 8002b90:	490e      	ldr	r1, [pc, #56]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002b92:	4313      	orrs	r3, r2
 8002b94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b96:	f000 f821 	bl	8002bdc <HAL_RCC_GetSysClockFreq>
 8002b9a:	4602      	mov	r2, r0
 8002b9c:	4b0b      	ldr	r3, [pc, #44]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	091b      	lsrs	r3, r3, #4
 8002ba2:	f003 030f 	and.w	r3, r3, #15
 8002ba6:	490a      	ldr	r1, [pc, #40]	; (8002bd0 <HAL_RCC_ClockConfig+0x1cc>)
 8002ba8:	5ccb      	ldrb	r3, [r1, r3]
 8002baa:	fa22 f303 	lsr.w	r3, r2, r3
 8002bae:	4a09      	ldr	r2, [pc, #36]	; (8002bd4 <HAL_RCC_ClockConfig+0x1d0>)
 8002bb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002bb2:	4b09      	ldr	r3, [pc, #36]	; (8002bd8 <HAL_RCC_ClockConfig+0x1d4>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f7fe ffd6 	bl	8001b68 <HAL_InitTick>

  return HAL_OK;
 8002bbc:	2300      	movs	r3, #0
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	3710      	adds	r7, #16
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	40023c00 	.word	0x40023c00
 8002bcc:	40023800 	.word	0x40023800
 8002bd0:	080069ac 	.word	0x080069ac
 8002bd4:	20000000 	.word	0x20000000
 8002bd8:	20000004 	.word	0x20000004

08002bdc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bdc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002be0:	b090      	sub	sp, #64	; 0x40
 8002be2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002be4:	2300      	movs	r3, #0
 8002be6:	637b      	str	r3, [r7, #52]	; 0x34
 8002be8:	2300      	movs	r3, #0
 8002bea:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002bec:	2300      	movs	r3, #0
 8002bee:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002bf4:	4b59      	ldr	r3, [pc, #356]	; (8002d5c <HAL_RCC_GetSysClockFreq+0x180>)
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	f003 030c 	and.w	r3, r3, #12
 8002bfc:	2b08      	cmp	r3, #8
 8002bfe:	d00d      	beq.n	8002c1c <HAL_RCC_GetSysClockFreq+0x40>
 8002c00:	2b08      	cmp	r3, #8
 8002c02:	f200 80a1 	bhi.w	8002d48 <HAL_RCC_GetSysClockFreq+0x16c>
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d002      	beq.n	8002c10 <HAL_RCC_GetSysClockFreq+0x34>
 8002c0a:	2b04      	cmp	r3, #4
 8002c0c:	d003      	beq.n	8002c16 <HAL_RCC_GetSysClockFreq+0x3a>
 8002c0e:	e09b      	b.n	8002d48 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c10:	4b53      	ldr	r3, [pc, #332]	; (8002d60 <HAL_RCC_GetSysClockFreq+0x184>)
 8002c12:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002c14:	e09b      	b.n	8002d4e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c16:	4b53      	ldr	r3, [pc, #332]	; (8002d64 <HAL_RCC_GetSysClockFreq+0x188>)
 8002c18:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002c1a:	e098      	b.n	8002d4e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c1c:	4b4f      	ldr	r3, [pc, #316]	; (8002d5c <HAL_RCC_GetSysClockFreq+0x180>)
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002c24:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002c26:	4b4d      	ldr	r3, [pc, #308]	; (8002d5c <HAL_RCC_GetSysClockFreq+0x180>)
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d028      	beq.n	8002c84 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c32:	4b4a      	ldr	r3, [pc, #296]	; (8002d5c <HAL_RCC_GetSysClockFreq+0x180>)
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	099b      	lsrs	r3, r3, #6
 8002c38:	2200      	movs	r2, #0
 8002c3a:	623b      	str	r3, [r7, #32]
 8002c3c:	627a      	str	r2, [r7, #36]	; 0x24
 8002c3e:	6a3b      	ldr	r3, [r7, #32]
 8002c40:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002c44:	2100      	movs	r1, #0
 8002c46:	4b47      	ldr	r3, [pc, #284]	; (8002d64 <HAL_RCC_GetSysClockFreq+0x188>)
 8002c48:	fb03 f201 	mul.w	r2, r3, r1
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	fb00 f303 	mul.w	r3, r0, r3
 8002c52:	4413      	add	r3, r2
 8002c54:	4a43      	ldr	r2, [pc, #268]	; (8002d64 <HAL_RCC_GetSysClockFreq+0x188>)
 8002c56:	fba0 1202 	umull	r1, r2, r0, r2
 8002c5a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002c5c:	460a      	mov	r2, r1
 8002c5e:	62ba      	str	r2, [r7, #40]	; 0x28
 8002c60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c62:	4413      	add	r3, r2
 8002c64:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c68:	2200      	movs	r2, #0
 8002c6a:	61bb      	str	r3, [r7, #24]
 8002c6c:	61fa      	str	r2, [r7, #28]
 8002c6e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c72:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002c76:	f7fd fb3b 	bl	80002f0 <__aeabi_uldivmod>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	460b      	mov	r3, r1
 8002c7e:	4613      	mov	r3, r2
 8002c80:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c82:	e053      	b.n	8002d2c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c84:	4b35      	ldr	r3, [pc, #212]	; (8002d5c <HAL_RCC_GetSysClockFreq+0x180>)
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	099b      	lsrs	r3, r3, #6
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	613b      	str	r3, [r7, #16]
 8002c8e:	617a      	str	r2, [r7, #20]
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002c96:	f04f 0b00 	mov.w	fp, #0
 8002c9a:	4652      	mov	r2, sl
 8002c9c:	465b      	mov	r3, fp
 8002c9e:	f04f 0000 	mov.w	r0, #0
 8002ca2:	f04f 0100 	mov.w	r1, #0
 8002ca6:	0159      	lsls	r1, r3, #5
 8002ca8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002cac:	0150      	lsls	r0, r2, #5
 8002cae:	4602      	mov	r2, r0
 8002cb0:	460b      	mov	r3, r1
 8002cb2:	ebb2 080a 	subs.w	r8, r2, sl
 8002cb6:	eb63 090b 	sbc.w	r9, r3, fp
 8002cba:	f04f 0200 	mov.w	r2, #0
 8002cbe:	f04f 0300 	mov.w	r3, #0
 8002cc2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002cc6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002cca:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002cce:	ebb2 0408 	subs.w	r4, r2, r8
 8002cd2:	eb63 0509 	sbc.w	r5, r3, r9
 8002cd6:	f04f 0200 	mov.w	r2, #0
 8002cda:	f04f 0300 	mov.w	r3, #0
 8002cde:	00eb      	lsls	r3, r5, #3
 8002ce0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002ce4:	00e2      	lsls	r2, r4, #3
 8002ce6:	4614      	mov	r4, r2
 8002ce8:	461d      	mov	r5, r3
 8002cea:	eb14 030a 	adds.w	r3, r4, sl
 8002cee:	603b      	str	r3, [r7, #0]
 8002cf0:	eb45 030b 	adc.w	r3, r5, fp
 8002cf4:	607b      	str	r3, [r7, #4]
 8002cf6:	f04f 0200 	mov.w	r2, #0
 8002cfa:	f04f 0300 	mov.w	r3, #0
 8002cfe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002d02:	4629      	mov	r1, r5
 8002d04:	028b      	lsls	r3, r1, #10
 8002d06:	4621      	mov	r1, r4
 8002d08:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002d0c:	4621      	mov	r1, r4
 8002d0e:	028a      	lsls	r2, r1, #10
 8002d10:	4610      	mov	r0, r2
 8002d12:	4619      	mov	r1, r3
 8002d14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d16:	2200      	movs	r2, #0
 8002d18:	60bb      	str	r3, [r7, #8]
 8002d1a:	60fa      	str	r2, [r7, #12]
 8002d1c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d20:	f7fd fae6 	bl	80002f0 <__aeabi_uldivmod>
 8002d24:	4602      	mov	r2, r0
 8002d26:	460b      	mov	r3, r1
 8002d28:	4613      	mov	r3, r2
 8002d2a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002d2c:	4b0b      	ldr	r3, [pc, #44]	; (8002d5c <HAL_RCC_GetSysClockFreq+0x180>)
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	0c1b      	lsrs	r3, r3, #16
 8002d32:	f003 0303 	and.w	r3, r3, #3
 8002d36:	3301      	adds	r3, #1
 8002d38:	005b      	lsls	r3, r3, #1
 8002d3a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8002d3c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d40:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d44:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002d46:	e002      	b.n	8002d4e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002d48:	4b05      	ldr	r3, [pc, #20]	; (8002d60 <HAL_RCC_GetSysClockFreq+0x184>)
 8002d4a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002d4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3740      	adds	r7, #64	; 0x40
 8002d54:	46bd      	mov	sp, r7
 8002d56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d5a:	bf00      	nop
 8002d5c:	40023800 	.word	0x40023800
 8002d60:	00f42400 	.word	0x00f42400
 8002d64:	017d7840 	.word	0x017d7840

08002d68 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d6c:	4b03      	ldr	r3, [pc, #12]	; (8002d7c <HAL_RCC_GetHCLKFreq+0x14>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	46bd      	mov	sp, r7
 8002d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d78:	4770      	bx	lr
 8002d7a:	bf00      	nop
 8002d7c:	20000000 	.word	0x20000000

08002d80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d84:	f7ff fff0 	bl	8002d68 <HAL_RCC_GetHCLKFreq>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	4b05      	ldr	r3, [pc, #20]	; (8002da0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d8c:	689b      	ldr	r3, [r3, #8]
 8002d8e:	0a9b      	lsrs	r3, r3, #10
 8002d90:	f003 0307 	and.w	r3, r3, #7
 8002d94:	4903      	ldr	r1, [pc, #12]	; (8002da4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d96:	5ccb      	ldrb	r3, [r1, r3]
 8002d98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	40023800 	.word	0x40023800
 8002da4:	080069bc 	.word	0x080069bc

08002da8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002dac:	f7ff ffdc 	bl	8002d68 <HAL_RCC_GetHCLKFreq>
 8002db0:	4602      	mov	r2, r0
 8002db2:	4b05      	ldr	r3, [pc, #20]	; (8002dc8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	0b5b      	lsrs	r3, r3, #13
 8002db8:	f003 0307 	and.w	r3, r3, #7
 8002dbc:	4903      	ldr	r1, [pc, #12]	; (8002dcc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002dbe:	5ccb      	ldrb	r3, [r1, r3]
 8002dc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	40023800 	.word	0x40023800
 8002dcc:	080069bc 	.word	0x080069bc

08002dd0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b088      	sub	sp, #32
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002de0:	2300      	movs	r3, #0
 8002de2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002de4:	2300      	movs	r3, #0
 8002de6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002de8:	2300      	movs	r3, #0
 8002dea:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f003 0301 	and.w	r3, r3, #1
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d012      	beq.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002df8:	4b69      	ldr	r3, [pc, #420]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	4a68      	ldr	r2, [pc, #416]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002dfe:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002e02:	6093      	str	r3, [r2, #8]
 8002e04:	4b66      	ldr	r3, [pc, #408]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e06:	689a      	ldr	r2, [r3, #8]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e0c:	4964      	ldr	r1, [pc, #400]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d101      	bne.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d017      	beq.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002e2a:	4b5d      	ldr	r3, [pc, #372]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002e30:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e38:	4959      	ldr	r1, [pc, #356]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e44:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002e48:	d101      	bne.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d101      	bne.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002e56:	2301      	movs	r3, #1
 8002e58:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d017      	beq.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002e66:	4b4e      	ldr	r3, [pc, #312]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e68:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002e6c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e74:	494a      	ldr	r1, [pc, #296]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e76:	4313      	orrs	r3, r2
 8002e78:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e80:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e84:	d101      	bne.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002e86:	2301      	movs	r3, #1
 8002e88:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d101      	bne.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002e92:	2301      	movs	r3, #1
 8002e94:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d001      	beq.n	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f003 0320 	and.w	r3, r3, #32
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	f000 808b 	beq.w	8002fca <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002eb4:	4b3a      	ldr	r3, [pc, #232]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb8:	4a39      	ldr	r2, [pc, #228]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002eba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ebe:	6413      	str	r3, [r2, #64]	; 0x40
 8002ec0:	4b37      	ldr	r3, [pc, #220]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ec8:	60bb      	str	r3, [r7, #8]
 8002eca:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002ecc:	4b35      	ldr	r3, [pc, #212]	; (8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a34      	ldr	r2, [pc, #208]	; (8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002ed2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ed6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ed8:	f7fe fe8a 	bl	8001bf0 <HAL_GetTick>
 8002edc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002ede:	e008      	b.n	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ee0:	f7fe fe86 	bl	8001bf0 <HAL_GetTick>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	697b      	ldr	r3, [r7, #20]
 8002ee8:	1ad3      	subs	r3, r2, r3
 8002eea:	2b64      	cmp	r3, #100	; 0x64
 8002eec:	d901      	bls.n	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	e38f      	b.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002ef2:	4b2c      	ldr	r3, [pc, #176]	; (8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d0f0      	beq.n	8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002efe:	4b28      	ldr	r3, [pc, #160]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f06:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d035      	beq.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f16:	693a      	ldr	r2, [r7, #16]
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	d02e      	beq.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f1c:	4b20      	ldr	r3, [pc, #128]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f24:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002f26:	4b1e      	ldr	r3, [pc, #120]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f2a:	4a1d      	ldr	r2, [pc, #116]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f30:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002f32:	4b1b      	ldr	r3, [pc, #108]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f36:	4a1a      	ldr	r2, [pc, #104]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f3c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002f3e:	4a18      	ldr	r2, [pc, #96]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002f44:	4b16      	ldr	r3, [pc, #88]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f48:	f003 0301 	and.w	r3, r3, #1
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d114      	bne.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f50:	f7fe fe4e 	bl	8001bf0 <HAL_GetTick>
 8002f54:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f56:	e00a      	b.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f58:	f7fe fe4a 	bl	8001bf0 <HAL_GetTick>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d901      	bls.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e351      	b.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f6e:	4b0c      	ldr	r3, [pc, #48]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f72:	f003 0302 	and.w	r3, r3, #2
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d0ee      	beq.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f82:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002f86:	d111      	bne.n	8002fac <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002f88:	4b05      	ldr	r3, [pc, #20]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002f94:	4b04      	ldr	r3, [pc, #16]	; (8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002f96:	400b      	ands	r3, r1
 8002f98:	4901      	ldr	r1, [pc, #4]	; (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	608b      	str	r3, [r1, #8]
 8002f9e:	e00b      	b.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002fa0:	40023800 	.word	0x40023800
 8002fa4:	40007000 	.word	0x40007000
 8002fa8:	0ffffcff 	.word	0x0ffffcff
 8002fac:	4bac      	ldr	r3, [pc, #688]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	4aab      	ldr	r2, [pc, #684]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fb2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002fb6:	6093      	str	r3, [r2, #8]
 8002fb8:	4ba9      	ldr	r3, [pc, #676]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fba:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fc4:	49a6      	ldr	r1, [pc, #664]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f003 0310 	and.w	r3, r3, #16
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d010      	beq.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002fd6:	4ba2      	ldr	r3, [pc, #648]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002fdc:	4aa0      	ldr	r2, [pc, #640]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fde:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002fe2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002fe6:	4b9e      	ldr	r3, [pc, #632]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fe8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ff0:	499b      	ldr	r1, [pc, #620]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003000:	2b00      	cmp	r3, #0
 8003002:	d00a      	beq.n	800301a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003004:	4b96      	ldr	r3, [pc, #600]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003006:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800300a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003012:	4993      	ldr	r1, [pc, #588]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003014:	4313      	orrs	r3, r2
 8003016:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003022:	2b00      	cmp	r3, #0
 8003024:	d00a      	beq.n	800303c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003026:	4b8e      	ldr	r3, [pc, #568]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003028:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800302c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003034:	498a      	ldr	r1, [pc, #552]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003036:	4313      	orrs	r3, r2
 8003038:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003044:	2b00      	cmp	r3, #0
 8003046:	d00a      	beq.n	800305e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003048:	4b85      	ldr	r3, [pc, #532]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800304a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800304e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003056:	4982      	ldr	r1, [pc, #520]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003058:	4313      	orrs	r3, r2
 800305a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003066:	2b00      	cmp	r3, #0
 8003068:	d00a      	beq.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800306a:	4b7d      	ldr	r3, [pc, #500]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800306c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003070:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003078:	4979      	ldr	r1, [pc, #484]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800307a:	4313      	orrs	r3, r2
 800307c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003088:	2b00      	cmp	r3, #0
 800308a:	d00a      	beq.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800308c:	4b74      	ldr	r3, [pc, #464]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800308e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003092:	f023 0203 	bic.w	r2, r3, #3
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800309a:	4971      	ldr	r1, [pc, #452]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800309c:	4313      	orrs	r3, r2
 800309e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d00a      	beq.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80030ae:	4b6c      	ldr	r3, [pc, #432]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030b4:	f023 020c 	bic.w	r2, r3, #12
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030bc:	4968      	ldr	r1, [pc, #416]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030be:	4313      	orrs	r3, r2
 80030c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d00a      	beq.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80030d0:	4b63      	ldr	r3, [pc, #396]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030d6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030de:	4960      	ldr	r1, [pc, #384]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030e0:	4313      	orrs	r3, r2
 80030e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d00a      	beq.n	8003108 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80030f2:	4b5b      	ldr	r3, [pc, #364]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030f8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003100:	4957      	ldr	r1, [pc, #348]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003102:	4313      	orrs	r3, r2
 8003104:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003110:	2b00      	cmp	r3, #0
 8003112:	d00a      	beq.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003114:	4b52      	ldr	r3, [pc, #328]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003116:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800311a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003122:	494f      	ldr	r1, [pc, #316]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003124:	4313      	orrs	r3, r2
 8003126:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003132:	2b00      	cmp	r3, #0
 8003134:	d00a      	beq.n	800314c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003136:	4b4a      	ldr	r3, [pc, #296]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003138:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800313c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003144:	4946      	ldr	r1, [pc, #280]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003146:	4313      	orrs	r3, r2
 8003148:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003154:	2b00      	cmp	r3, #0
 8003156:	d00a      	beq.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003158:	4b41      	ldr	r3, [pc, #260]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800315a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800315e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003166:	493e      	ldr	r1, [pc, #248]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003168:	4313      	orrs	r3, r2
 800316a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003176:	2b00      	cmp	r3, #0
 8003178:	d00a      	beq.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800317a:	4b39      	ldr	r3, [pc, #228]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800317c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003180:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003188:	4935      	ldr	r1, [pc, #212]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800318a:	4313      	orrs	r3, r2
 800318c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003198:	2b00      	cmp	r3, #0
 800319a:	d00a      	beq.n	80031b2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800319c:	4b30      	ldr	r3, [pc, #192]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800319e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031a2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80031aa:	492d      	ldr	r1, [pc, #180]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031ac:	4313      	orrs	r3, r2
 80031ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d011      	beq.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80031be:	4b28      	ldr	r3, [pc, #160]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031c4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80031cc:	4924      	ldr	r1, [pc, #144]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031ce:	4313      	orrs	r3, r2
 80031d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80031d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80031dc:	d101      	bne.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80031de:	2301      	movs	r3, #1
 80031e0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f003 0308 	and.w	r3, r3, #8
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d001      	beq.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80031ee:	2301      	movs	r3, #1
 80031f0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d00a      	beq.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80031fe:	4b18      	ldr	r3, [pc, #96]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003200:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003204:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800320c:	4914      	ldr	r1, [pc, #80]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800320e:	4313      	orrs	r3, r2
 8003210:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800321c:	2b00      	cmp	r3, #0
 800321e:	d00b      	beq.n	8003238 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003220:	4b0f      	ldr	r3, [pc, #60]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003222:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003226:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003230:	490b      	ldr	r1, [pc, #44]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003232:	4313      	orrs	r3, r2
 8003234:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003240:	2b00      	cmp	r3, #0
 8003242:	d00f      	beq.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003244:	4b06      	ldr	r3, [pc, #24]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003246:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800324a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003254:	4902      	ldr	r1, [pc, #8]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003256:	4313      	orrs	r3, r2
 8003258:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800325c:	e002      	b.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800325e:	bf00      	nop
 8003260:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d00b      	beq.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003270:	4b8a      	ldr	r3, [pc, #552]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003272:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003276:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003280:	4986      	ldr	r1, [pc, #536]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003282:	4313      	orrs	r3, r2
 8003284:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003290:	2b00      	cmp	r3, #0
 8003292:	d00b      	beq.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003294:	4b81      	ldr	r3, [pc, #516]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003296:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800329a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80032a4:	497d      	ldr	r1, [pc, #500]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80032a6:	4313      	orrs	r3, r2
 80032a8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80032ac:	69fb      	ldr	r3, [r7, #28]
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d006      	beq.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	f000 80d6 	beq.w	800346c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80032c0:	4b76      	ldr	r3, [pc, #472]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a75      	ldr	r2, [pc, #468]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80032c6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80032ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032cc:	f7fe fc90 	bl	8001bf0 <HAL_GetTick>
 80032d0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80032d2:	e008      	b.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80032d4:	f7fe fc8c 	bl	8001bf0 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	2b64      	cmp	r3, #100	; 0x64
 80032e0:	d901      	bls.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e195      	b.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80032e6:	4b6d      	ldr	r3, [pc, #436]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d1f0      	bne.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0301 	and.w	r3, r3, #1
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d021      	beq.n	8003342 <HAL_RCCEx_PeriphCLKConfig+0x572>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003302:	2b00      	cmp	r3, #0
 8003304:	d11d      	bne.n	8003342 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003306:	4b65      	ldr	r3, [pc, #404]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003308:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800330c:	0c1b      	lsrs	r3, r3, #16
 800330e:	f003 0303 	and.w	r3, r3, #3
 8003312:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003314:	4b61      	ldr	r3, [pc, #388]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003316:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800331a:	0e1b      	lsrs	r3, r3, #24
 800331c:	f003 030f 	and.w	r3, r3, #15
 8003320:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	019a      	lsls	r2, r3, #6
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	041b      	lsls	r3, r3, #16
 800332c:	431a      	orrs	r2, r3
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	061b      	lsls	r3, r3, #24
 8003332:	431a      	orrs	r2, r3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	071b      	lsls	r3, r3, #28
 800333a:	4958      	ldr	r1, [pc, #352]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800333c:	4313      	orrs	r3, r2
 800333e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800334a:	2b00      	cmp	r3, #0
 800334c:	d004      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003352:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003356:	d00a      	beq.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003360:	2b00      	cmp	r3, #0
 8003362:	d02e      	beq.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003368:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800336c:	d129      	bne.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800336e:	4b4b      	ldr	r3, [pc, #300]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003370:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003374:	0c1b      	lsrs	r3, r3, #16
 8003376:	f003 0303 	and.w	r3, r3, #3
 800337a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800337c:	4b47      	ldr	r3, [pc, #284]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800337e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003382:	0f1b      	lsrs	r3, r3, #28
 8003384:	f003 0307 	and.w	r3, r3, #7
 8003388:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	019a      	lsls	r2, r3, #6
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	041b      	lsls	r3, r3, #16
 8003394:	431a      	orrs	r2, r3
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	68db      	ldr	r3, [r3, #12]
 800339a:	061b      	lsls	r3, r3, #24
 800339c:	431a      	orrs	r2, r3
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	071b      	lsls	r3, r3, #28
 80033a2:	493e      	ldr	r1, [pc, #248]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80033a4:	4313      	orrs	r3, r2
 80033a6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80033aa:	4b3c      	ldr	r3, [pc, #240]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80033ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80033b0:	f023 021f 	bic.w	r2, r3, #31
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b8:	3b01      	subs	r3, #1
 80033ba:	4938      	ldr	r1, [pc, #224]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80033bc:	4313      	orrs	r3, r2
 80033be:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d01d      	beq.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80033ce:	4b33      	ldr	r3, [pc, #204]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80033d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033d4:	0e1b      	lsrs	r3, r3, #24
 80033d6:	f003 030f 	and.w	r3, r3, #15
 80033da:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80033dc:	4b2f      	ldr	r3, [pc, #188]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80033de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033e2:	0f1b      	lsrs	r3, r3, #28
 80033e4:	f003 0307 	and.w	r3, r3, #7
 80033e8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	019a      	lsls	r2, r3, #6
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	691b      	ldr	r3, [r3, #16]
 80033f4:	041b      	lsls	r3, r3, #16
 80033f6:	431a      	orrs	r2, r3
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	061b      	lsls	r3, r3, #24
 80033fc:	431a      	orrs	r2, r3
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	071b      	lsls	r3, r3, #28
 8003402:	4926      	ldr	r1, [pc, #152]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003404:	4313      	orrs	r3, r2
 8003406:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003412:	2b00      	cmp	r3, #0
 8003414:	d011      	beq.n	800343a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	019a      	lsls	r2, r3, #6
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	691b      	ldr	r3, [r3, #16]
 8003420:	041b      	lsls	r3, r3, #16
 8003422:	431a      	orrs	r2, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	061b      	lsls	r3, r3, #24
 800342a:	431a      	orrs	r2, r3
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	071b      	lsls	r3, r3, #28
 8003432:	491a      	ldr	r1, [pc, #104]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003434:	4313      	orrs	r3, r2
 8003436:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800343a:	4b18      	ldr	r3, [pc, #96]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a17      	ldr	r2, [pc, #92]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003440:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003444:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003446:	f7fe fbd3 	bl	8001bf0 <HAL_GetTick>
 800344a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800344c:	e008      	b.n	8003460 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800344e:	f7fe fbcf 	bl	8001bf0 <HAL_GetTick>
 8003452:	4602      	mov	r2, r0
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	2b64      	cmp	r3, #100	; 0x64
 800345a:	d901      	bls.n	8003460 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800345c:	2303      	movs	r3, #3
 800345e:	e0d8      	b.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003460:	4b0e      	ldr	r3, [pc, #56]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003468:	2b00      	cmp	r3, #0
 800346a:	d0f0      	beq.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	2b01      	cmp	r3, #1
 8003470:	f040 80ce 	bne.w	8003610 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003474:	4b09      	ldr	r3, [pc, #36]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a08      	ldr	r2, [pc, #32]	; (800349c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800347a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800347e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003480:	f7fe fbb6 	bl	8001bf0 <HAL_GetTick>
 8003484:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003486:	e00b      	b.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003488:	f7fe fbb2 	bl	8001bf0 <HAL_GetTick>
 800348c:	4602      	mov	r2, r0
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	1ad3      	subs	r3, r2, r3
 8003492:	2b64      	cmp	r3, #100	; 0x64
 8003494:	d904      	bls.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003496:	2303      	movs	r3, #3
 8003498:	e0bb      	b.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800349a:	bf00      	nop
 800349c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80034a0:	4b5e      	ldr	r3, [pc, #376]	; (800361c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80034a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80034ac:	d0ec      	beq.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d003      	beq.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d009      	beq.n	80034d6 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d02e      	beq.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d12a      	bne.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80034d6:	4b51      	ldr	r3, [pc, #324]	; (800361c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80034d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034dc:	0c1b      	lsrs	r3, r3, #16
 80034de:	f003 0303 	and.w	r3, r3, #3
 80034e2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80034e4:	4b4d      	ldr	r3, [pc, #308]	; (800361c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80034e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034ea:	0f1b      	lsrs	r3, r3, #28
 80034ec:	f003 0307 	and.w	r3, r3, #7
 80034f0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	695b      	ldr	r3, [r3, #20]
 80034f6:	019a      	lsls	r2, r3, #6
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	041b      	lsls	r3, r3, #16
 80034fc:	431a      	orrs	r2, r3
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	699b      	ldr	r3, [r3, #24]
 8003502:	061b      	lsls	r3, r3, #24
 8003504:	431a      	orrs	r2, r3
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	071b      	lsls	r3, r3, #28
 800350a:	4944      	ldr	r1, [pc, #272]	; (800361c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800350c:	4313      	orrs	r3, r2
 800350e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003512:	4b42      	ldr	r3, [pc, #264]	; (800361c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003514:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003518:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003520:	3b01      	subs	r3, #1
 8003522:	021b      	lsls	r3, r3, #8
 8003524:	493d      	ldr	r1, [pc, #244]	; (800361c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003526:	4313      	orrs	r3, r2
 8003528:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003534:	2b00      	cmp	r3, #0
 8003536:	d022      	beq.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800353c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003540:	d11d      	bne.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003542:	4b36      	ldr	r3, [pc, #216]	; (800361c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003544:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003548:	0e1b      	lsrs	r3, r3, #24
 800354a:	f003 030f 	and.w	r3, r3, #15
 800354e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003550:	4b32      	ldr	r3, [pc, #200]	; (800361c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003552:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003556:	0f1b      	lsrs	r3, r3, #28
 8003558:	f003 0307 	and.w	r3, r3, #7
 800355c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	695b      	ldr	r3, [r3, #20]
 8003562:	019a      	lsls	r2, r3, #6
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6a1b      	ldr	r3, [r3, #32]
 8003568:	041b      	lsls	r3, r3, #16
 800356a:	431a      	orrs	r2, r3
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	061b      	lsls	r3, r3, #24
 8003570:	431a      	orrs	r2, r3
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	071b      	lsls	r3, r3, #28
 8003576:	4929      	ldr	r1, [pc, #164]	; (800361c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003578:	4313      	orrs	r3, r2
 800357a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 0308 	and.w	r3, r3, #8
 8003586:	2b00      	cmp	r3, #0
 8003588:	d028      	beq.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800358a:	4b24      	ldr	r3, [pc, #144]	; (800361c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800358c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003590:	0e1b      	lsrs	r3, r3, #24
 8003592:	f003 030f 	and.w	r3, r3, #15
 8003596:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003598:	4b20      	ldr	r3, [pc, #128]	; (800361c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800359a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800359e:	0c1b      	lsrs	r3, r3, #16
 80035a0:	f003 0303 	and.w	r3, r3, #3
 80035a4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	695b      	ldr	r3, [r3, #20]
 80035aa:	019a      	lsls	r2, r3, #6
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	041b      	lsls	r3, r3, #16
 80035b0:	431a      	orrs	r2, r3
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	061b      	lsls	r3, r3, #24
 80035b6:	431a      	orrs	r2, r3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	69db      	ldr	r3, [r3, #28]
 80035bc:	071b      	lsls	r3, r3, #28
 80035be:	4917      	ldr	r1, [pc, #92]	; (800361c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80035c0:	4313      	orrs	r3, r2
 80035c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80035c6:	4b15      	ldr	r3, [pc, #84]	; (800361c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80035c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80035cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035d4:	4911      	ldr	r1, [pc, #68]	; (800361c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80035d6:	4313      	orrs	r3, r2
 80035d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80035dc:	4b0f      	ldr	r3, [pc, #60]	; (800361c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a0e      	ldr	r2, [pc, #56]	; (800361c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80035e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035e8:	f7fe fb02 	bl	8001bf0 <HAL_GetTick>
 80035ec:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80035ee:	e008      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80035f0:	f7fe fafe 	bl	8001bf0 <HAL_GetTick>
 80035f4:	4602      	mov	r2, r0
 80035f6:	697b      	ldr	r3, [r7, #20]
 80035f8:	1ad3      	subs	r3, r2, r3
 80035fa:	2b64      	cmp	r3, #100	; 0x64
 80035fc:	d901      	bls.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80035fe:	2303      	movs	r3, #3
 8003600:	e007      	b.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003602:	4b06      	ldr	r3, [pc, #24]	; (800361c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800360a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800360e:	d1ef      	bne.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003610:	2300      	movs	r3, #0
}
 8003612:	4618      	mov	r0, r3
 8003614:	3720      	adds	r7, #32
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop
 800361c:	40023800 	.word	0x40023800

08003620 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b082      	sub	sp, #8
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d101      	bne.n	8003632 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e049      	b.n	80036c6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003638:	b2db      	uxtb	r3, r3
 800363a:	2b00      	cmp	r3, #0
 800363c:	d106      	bne.n	800364c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2200      	movs	r2, #0
 8003642:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f7fe f99a 	bl	8001980 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2202      	movs	r2, #2
 8003650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	3304      	adds	r3, #4
 800365c:	4619      	mov	r1, r3
 800365e:	4610      	mov	r0, r2
 8003660:	f000 fb9c 	bl	8003d9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2201      	movs	r2, #1
 8003668:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2201      	movs	r2, #1
 8003670:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2201      	movs	r2, #1
 8003678:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2201      	movs	r2, #1
 8003680:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2201      	movs	r2, #1
 8003688:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2201      	movs	r2, #1
 8003690:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2201      	movs	r2, #1
 8003698:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2201      	movs	r2, #1
 80036a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2201      	movs	r2, #1
 80036a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2201      	movs	r2, #1
 80036b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2201      	movs	r2, #1
 80036b8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2201      	movs	r2, #1
 80036c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80036c4:	2300      	movs	r3, #0
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	3708      	adds	r7, #8
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}
	...

080036d0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b085      	sub	sp, #20
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	2b01      	cmp	r3, #1
 80036e2:	d001      	beq.n	80036e8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e04c      	b.n	8003782 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2202      	movs	r2, #2
 80036ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a26      	ldr	r2, [pc, #152]	; (8003790 <HAL_TIM_Base_Start+0xc0>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d022      	beq.n	8003740 <HAL_TIM_Base_Start+0x70>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003702:	d01d      	beq.n	8003740 <HAL_TIM_Base_Start+0x70>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a22      	ldr	r2, [pc, #136]	; (8003794 <HAL_TIM_Base_Start+0xc4>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d018      	beq.n	8003740 <HAL_TIM_Base_Start+0x70>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a21      	ldr	r2, [pc, #132]	; (8003798 <HAL_TIM_Base_Start+0xc8>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d013      	beq.n	8003740 <HAL_TIM_Base_Start+0x70>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a1f      	ldr	r2, [pc, #124]	; (800379c <HAL_TIM_Base_Start+0xcc>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d00e      	beq.n	8003740 <HAL_TIM_Base_Start+0x70>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a1e      	ldr	r2, [pc, #120]	; (80037a0 <HAL_TIM_Base_Start+0xd0>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d009      	beq.n	8003740 <HAL_TIM_Base_Start+0x70>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a1c      	ldr	r2, [pc, #112]	; (80037a4 <HAL_TIM_Base_Start+0xd4>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d004      	beq.n	8003740 <HAL_TIM_Base_Start+0x70>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a1b      	ldr	r2, [pc, #108]	; (80037a8 <HAL_TIM_Base_Start+0xd8>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d115      	bne.n	800376c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	689a      	ldr	r2, [r3, #8]
 8003746:	4b19      	ldr	r3, [pc, #100]	; (80037ac <HAL_TIM_Base_Start+0xdc>)
 8003748:	4013      	ands	r3, r2
 800374a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2b06      	cmp	r3, #6
 8003750:	d015      	beq.n	800377e <HAL_TIM_Base_Start+0xae>
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003758:	d011      	beq.n	800377e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	681a      	ldr	r2, [r3, #0]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f042 0201 	orr.w	r2, r2, #1
 8003768:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800376a:	e008      	b.n	800377e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f042 0201 	orr.w	r2, r2, #1
 800377a:	601a      	str	r2, [r3, #0]
 800377c:	e000      	b.n	8003780 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800377e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003780:	2300      	movs	r3, #0
}
 8003782:	4618      	mov	r0, r3
 8003784:	3714      	adds	r7, #20
 8003786:	46bd      	mov	sp, r7
 8003788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378c:	4770      	bx	lr
 800378e:	bf00      	nop
 8003790:	40010000 	.word	0x40010000
 8003794:	40000400 	.word	0x40000400
 8003798:	40000800 	.word	0x40000800
 800379c:	40000c00 	.word	0x40000c00
 80037a0:	40010400 	.word	0x40010400
 80037a4:	40014000 	.word	0x40014000
 80037a8:	40001800 	.word	0x40001800
 80037ac:	00010007 	.word	0x00010007

080037b0 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d101      	bne.n	80037c2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e049      	b.n	8003856 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d106      	bne.n	80037dc <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2200      	movs	r2, #0
 80037d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f000 f841 	bl	800385e <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2202      	movs	r2, #2
 80037e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	3304      	adds	r3, #4
 80037ec:	4619      	mov	r1, r3
 80037ee:	4610      	mov	r0, r2
 80037f0:	f000 fad4 	bl	8003d9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2201      	movs	r2, #1
 80037f8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2201      	movs	r2, #1
 8003800:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2201      	movs	r2, #1
 8003808:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2201      	movs	r2, #1
 8003810:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2201      	movs	r2, #1
 8003820:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2201      	movs	r2, #1
 8003828:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2201      	movs	r2, #1
 8003830:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2201      	movs	r2, #1
 8003838:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2201      	movs	r2, #1
 8003840:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2201      	movs	r2, #1
 8003848:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003854:	2300      	movs	r3, #0
}
 8003856:	4618      	mov	r0, r3
 8003858:	3708      	adds	r7, #8
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}

0800385e <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800385e:	b480      	push	{r7}
 8003860:	b083      	sub	sp, #12
 8003862:	af00      	add	r7, sp, #0
 8003864:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8003866:	bf00      	nop
 8003868:	370c      	adds	r7, #12
 800386a:	46bd      	mov	sp, r7
 800386c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003870:	4770      	bx	lr

08003872 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003872:	b580      	push	{r7, lr}
 8003874:	b082      	sub	sp, #8
 8003876:	af00      	add	r7, sp, #0
 8003878:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	691b      	ldr	r3, [r3, #16]
 8003880:	f003 0302 	and.w	r3, r3, #2
 8003884:	2b02      	cmp	r3, #2
 8003886:	d122      	bne.n	80038ce <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	68db      	ldr	r3, [r3, #12]
 800388e:	f003 0302 	and.w	r3, r3, #2
 8003892:	2b02      	cmp	r3, #2
 8003894:	d11b      	bne.n	80038ce <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f06f 0202 	mvn.w	r2, #2
 800389e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2201      	movs	r2, #1
 80038a4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	699b      	ldr	r3, [r3, #24]
 80038ac:	f003 0303 	and.w	r3, r3, #3
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d003      	beq.n	80038bc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80038b4:	6878      	ldr	r0, [r7, #4]
 80038b6:	f000 fa53 	bl	8003d60 <HAL_TIM_IC_CaptureCallback>
 80038ba:	e005      	b.n	80038c8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80038bc:	6878      	ldr	r0, [r7, #4]
 80038be:	f000 fa45 	bl	8003d4c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	f000 fa56 	bl	8003d74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2200      	movs	r2, #0
 80038cc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	691b      	ldr	r3, [r3, #16]
 80038d4:	f003 0304 	and.w	r3, r3, #4
 80038d8:	2b04      	cmp	r3, #4
 80038da:	d122      	bne.n	8003922 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	68db      	ldr	r3, [r3, #12]
 80038e2:	f003 0304 	and.w	r3, r3, #4
 80038e6:	2b04      	cmp	r3, #4
 80038e8:	d11b      	bne.n	8003922 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f06f 0204 	mvn.w	r2, #4
 80038f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2202      	movs	r2, #2
 80038f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	699b      	ldr	r3, [r3, #24]
 8003900:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003904:	2b00      	cmp	r3, #0
 8003906:	d003      	beq.n	8003910 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003908:	6878      	ldr	r0, [r7, #4]
 800390a:	f000 fa29 	bl	8003d60 <HAL_TIM_IC_CaptureCallback>
 800390e:	e005      	b.n	800391c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	f000 fa1b 	bl	8003d4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	f000 fa2c 	bl	8003d74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2200      	movs	r2, #0
 8003920:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	691b      	ldr	r3, [r3, #16]
 8003928:	f003 0308 	and.w	r3, r3, #8
 800392c:	2b08      	cmp	r3, #8
 800392e:	d122      	bne.n	8003976 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	68db      	ldr	r3, [r3, #12]
 8003936:	f003 0308 	and.w	r3, r3, #8
 800393a:	2b08      	cmp	r3, #8
 800393c:	d11b      	bne.n	8003976 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f06f 0208 	mvn.w	r2, #8
 8003946:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2204      	movs	r2, #4
 800394c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	69db      	ldr	r3, [r3, #28]
 8003954:	f003 0303 	and.w	r3, r3, #3
 8003958:	2b00      	cmp	r3, #0
 800395a:	d003      	beq.n	8003964 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800395c:	6878      	ldr	r0, [r7, #4]
 800395e:	f000 f9ff 	bl	8003d60 <HAL_TIM_IC_CaptureCallback>
 8003962:	e005      	b.n	8003970 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	f000 f9f1 	bl	8003d4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800396a:	6878      	ldr	r0, [r7, #4]
 800396c:	f000 fa02 	bl	8003d74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2200      	movs	r2, #0
 8003974:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	691b      	ldr	r3, [r3, #16]
 800397c:	f003 0310 	and.w	r3, r3, #16
 8003980:	2b10      	cmp	r3, #16
 8003982:	d122      	bne.n	80039ca <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	68db      	ldr	r3, [r3, #12]
 800398a:	f003 0310 	and.w	r3, r3, #16
 800398e:	2b10      	cmp	r3, #16
 8003990:	d11b      	bne.n	80039ca <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f06f 0210 	mvn.w	r2, #16
 800399a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2208      	movs	r2, #8
 80039a0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	69db      	ldr	r3, [r3, #28]
 80039a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d003      	beq.n	80039b8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039b0:	6878      	ldr	r0, [r7, #4]
 80039b2:	f000 f9d5 	bl	8003d60 <HAL_TIM_IC_CaptureCallback>
 80039b6:	e005      	b.n	80039c4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	f000 f9c7 	bl	8003d4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	f000 f9d8 	bl	8003d74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2200      	movs	r2, #0
 80039c8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	691b      	ldr	r3, [r3, #16]
 80039d0:	f003 0301 	and.w	r3, r3, #1
 80039d4:	2b01      	cmp	r3, #1
 80039d6:	d10e      	bne.n	80039f6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	68db      	ldr	r3, [r3, #12]
 80039de:	f003 0301 	and.w	r3, r3, #1
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d107      	bne.n	80039f6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f06f 0201 	mvn.w	r2, #1
 80039ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80039f0:	6878      	ldr	r0, [r7, #4]
 80039f2:	f000 f9a1 	bl	8003d38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	691b      	ldr	r3, [r3, #16]
 80039fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a00:	2b80      	cmp	r3, #128	; 0x80
 8003a02:	d10e      	bne.n	8003a22 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	68db      	ldr	r3, [r3, #12]
 8003a0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a0e:	2b80      	cmp	r3, #128	; 0x80
 8003a10:	d107      	bne.n	8003a22 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003a1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003a1c:	6878      	ldr	r0, [r7, #4]
 8003a1e:	f000 fded 	bl	80045fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	691b      	ldr	r3, [r3, #16]
 8003a28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a2c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a30:	d10e      	bne.n	8003a50 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a3c:	2b80      	cmp	r3, #128	; 0x80
 8003a3e:	d107      	bne.n	8003a50 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003a48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f000 fde0 	bl	8004610 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	691b      	ldr	r3, [r3, #16]
 8003a56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a5a:	2b40      	cmp	r3, #64	; 0x40
 8003a5c:	d10e      	bne.n	8003a7c <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a68:	2b40      	cmp	r3, #64	; 0x40
 8003a6a:	d107      	bne.n	8003a7c <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003a74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	f000 f986 	bl	8003d88 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	691b      	ldr	r3, [r3, #16]
 8003a82:	f003 0320 	and.w	r3, r3, #32
 8003a86:	2b20      	cmp	r3, #32
 8003a88:	d10e      	bne.n	8003aa8 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	68db      	ldr	r3, [r3, #12]
 8003a90:	f003 0320 	and.w	r3, r3, #32
 8003a94:	2b20      	cmp	r3, #32
 8003a96:	d107      	bne.n	8003aa8 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f06f 0220 	mvn.w	r2, #32
 8003aa0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003aa2:	6878      	ldr	r0, [r7, #4]
 8003aa4:	f000 fda0 	bl	80045e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003aa8:	bf00      	nop
 8003aaa:	3708      	adds	r7, #8
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}

08003ab0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b086      	sub	sp, #24
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	60f8      	str	r0, [r7, #12]
 8003ab8:	60b9      	str	r1, [r7, #8]
 8003aba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003abc:	2300      	movs	r3, #0
 8003abe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d101      	bne.n	8003ace <HAL_TIM_OC_ConfigChannel+0x1e>
 8003aca:	2302      	movs	r3, #2
 8003acc:	e066      	b.n	8003b9c <HAL_TIM_OC_ConfigChannel+0xec>
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2b14      	cmp	r3, #20
 8003ada:	d857      	bhi.n	8003b8c <HAL_TIM_OC_ConfigChannel+0xdc>
 8003adc:	a201      	add	r2, pc, #4	; (adr r2, 8003ae4 <HAL_TIM_OC_ConfigChannel+0x34>)
 8003ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ae2:	bf00      	nop
 8003ae4:	08003b39 	.word	0x08003b39
 8003ae8:	08003b8d 	.word	0x08003b8d
 8003aec:	08003b8d 	.word	0x08003b8d
 8003af0:	08003b8d 	.word	0x08003b8d
 8003af4:	08003b47 	.word	0x08003b47
 8003af8:	08003b8d 	.word	0x08003b8d
 8003afc:	08003b8d 	.word	0x08003b8d
 8003b00:	08003b8d 	.word	0x08003b8d
 8003b04:	08003b55 	.word	0x08003b55
 8003b08:	08003b8d 	.word	0x08003b8d
 8003b0c:	08003b8d 	.word	0x08003b8d
 8003b10:	08003b8d 	.word	0x08003b8d
 8003b14:	08003b63 	.word	0x08003b63
 8003b18:	08003b8d 	.word	0x08003b8d
 8003b1c:	08003b8d 	.word	0x08003b8d
 8003b20:	08003b8d 	.word	0x08003b8d
 8003b24:	08003b71 	.word	0x08003b71
 8003b28:	08003b8d 	.word	0x08003b8d
 8003b2c:	08003b8d 	.word	0x08003b8d
 8003b30:	08003b8d 	.word	0x08003b8d
 8003b34:	08003b7f 	.word	0x08003b7f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	68b9      	ldr	r1, [r7, #8]
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f000 f9cc 	bl	8003edc <TIM_OC1_SetConfig>
      break;
 8003b44:	e025      	b.n	8003b92 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	68b9      	ldr	r1, [r7, #8]
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f000 fa37 	bl	8003fc0 <TIM_OC2_SetConfig>
      break;
 8003b52:	e01e      	b.n	8003b92 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	68b9      	ldr	r1, [r7, #8]
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f000 faa8 	bl	80040b0 <TIM_OC3_SetConfig>
      break;
 8003b60:	e017      	b.n	8003b92 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	68b9      	ldr	r1, [r7, #8]
 8003b68:	4618      	mov	r0, r3
 8003b6a:	f000 fb17 	bl	800419c <TIM_OC4_SetConfig>
      break;
 8003b6e:	e010      	b.n	8003b92 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	68b9      	ldr	r1, [r7, #8]
 8003b76:	4618      	mov	r0, r3
 8003b78:	f000 fb68 	bl	800424c <TIM_OC5_SetConfig>
      break;
 8003b7c:	e009      	b.n	8003b92 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	68b9      	ldr	r1, [r7, #8]
 8003b84:	4618      	mov	r0, r3
 8003b86:	f000 fbb3 	bl	80042f0 <TIM_OC6_SetConfig>
      break;
 8003b8a:	e002      	b.n	8003b92 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	75fb      	strb	r3, [r7, #23]
      break;
 8003b90:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2200      	movs	r2, #0
 8003b96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003b9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	3718      	adds	r7, #24
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}

08003ba4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b084      	sub	sp, #16
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
 8003bac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d101      	bne.n	8003bc0 <HAL_TIM_ConfigClockSource+0x1c>
 8003bbc:	2302      	movs	r3, #2
 8003bbe:	e0b4      	b.n	8003d2a <HAL_TIM_ConfigClockSource+0x186>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2202      	movs	r2, #2
 8003bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003bd8:	68ba      	ldr	r2, [r7, #8]
 8003bda:	4b56      	ldr	r3, [pc, #344]	; (8003d34 <HAL_TIM_ConfigClockSource+0x190>)
 8003bdc:	4013      	ands	r3, r2
 8003bde:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003be6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	68ba      	ldr	r2, [r7, #8]
 8003bee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003bf8:	d03e      	beq.n	8003c78 <HAL_TIM_ConfigClockSource+0xd4>
 8003bfa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003bfe:	f200 8087 	bhi.w	8003d10 <HAL_TIM_ConfigClockSource+0x16c>
 8003c02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c06:	f000 8086 	beq.w	8003d16 <HAL_TIM_ConfigClockSource+0x172>
 8003c0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c0e:	d87f      	bhi.n	8003d10 <HAL_TIM_ConfigClockSource+0x16c>
 8003c10:	2b70      	cmp	r3, #112	; 0x70
 8003c12:	d01a      	beq.n	8003c4a <HAL_TIM_ConfigClockSource+0xa6>
 8003c14:	2b70      	cmp	r3, #112	; 0x70
 8003c16:	d87b      	bhi.n	8003d10 <HAL_TIM_ConfigClockSource+0x16c>
 8003c18:	2b60      	cmp	r3, #96	; 0x60
 8003c1a:	d050      	beq.n	8003cbe <HAL_TIM_ConfigClockSource+0x11a>
 8003c1c:	2b60      	cmp	r3, #96	; 0x60
 8003c1e:	d877      	bhi.n	8003d10 <HAL_TIM_ConfigClockSource+0x16c>
 8003c20:	2b50      	cmp	r3, #80	; 0x50
 8003c22:	d03c      	beq.n	8003c9e <HAL_TIM_ConfigClockSource+0xfa>
 8003c24:	2b50      	cmp	r3, #80	; 0x50
 8003c26:	d873      	bhi.n	8003d10 <HAL_TIM_ConfigClockSource+0x16c>
 8003c28:	2b40      	cmp	r3, #64	; 0x40
 8003c2a:	d058      	beq.n	8003cde <HAL_TIM_ConfigClockSource+0x13a>
 8003c2c:	2b40      	cmp	r3, #64	; 0x40
 8003c2e:	d86f      	bhi.n	8003d10 <HAL_TIM_ConfigClockSource+0x16c>
 8003c30:	2b30      	cmp	r3, #48	; 0x30
 8003c32:	d064      	beq.n	8003cfe <HAL_TIM_ConfigClockSource+0x15a>
 8003c34:	2b30      	cmp	r3, #48	; 0x30
 8003c36:	d86b      	bhi.n	8003d10 <HAL_TIM_ConfigClockSource+0x16c>
 8003c38:	2b20      	cmp	r3, #32
 8003c3a:	d060      	beq.n	8003cfe <HAL_TIM_ConfigClockSource+0x15a>
 8003c3c:	2b20      	cmp	r3, #32
 8003c3e:	d867      	bhi.n	8003d10 <HAL_TIM_ConfigClockSource+0x16c>
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d05c      	beq.n	8003cfe <HAL_TIM_ConfigClockSource+0x15a>
 8003c44:	2b10      	cmp	r3, #16
 8003c46:	d05a      	beq.n	8003cfe <HAL_TIM_ConfigClockSource+0x15a>
 8003c48:	e062      	b.n	8003d10 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6818      	ldr	r0, [r3, #0]
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	6899      	ldr	r1, [r3, #8]
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	685a      	ldr	r2, [r3, #4]
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	68db      	ldr	r3, [r3, #12]
 8003c5a:	f000 fc17 	bl	800448c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003c6c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	68ba      	ldr	r2, [r7, #8]
 8003c74:	609a      	str	r2, [r3, #8]
      break;
 8003c76:	e04f      	b.n	8003d18 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6818      	ldr	r0, [r3, #0]
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	6899      	ldr	r1, [r3, #8]
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	685a      	ldr	r2, [r3, #4]
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	68db      	ldr	r3, [r3, #12]
 8003c88:	f000 fc00 	bl	800448c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	689a      	ldr	r2, [r3, #8]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003c9a:	609a      	str	r2, [r3, #8]
      break;
 8003c9c:	e03c      	b.n	8003d18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6818      	ldr	r0, [r3, #0]
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	6859      	ldr	r1, [r3, #4]
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	68db      	ldr	r3, [r3, #12]
 8003caa:	461a      	mov	r2, r3
 8003cac:	f000 fb74 	bl	8004398 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	2150      	movs	r1, #80	; 0x50
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	f000 fbcd 	bl	8004456 <TIM_ITRx_SetConfig>
      break;
 8003cbc:	e02c      	b.n	8003d18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6818      	ldr	r0, [r3, #0]
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	6859      	ldr	r1, [r3, #4]
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	461a      	mov	r2, r3
 8003ccc:	f000 fb93 	bl	80043f6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	2160      	movs	r1, #96	; 0x60
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f000 fbbd 	bl	8004456 <TIM_ITRx_SetConfig>
      break;
 8003cdc:	e01c      	b.n	8003d18 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6818      	ldr	r0, [r3, #0]
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	6859      	ldr	r1, [r3, #4]
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	68db      	ldr	r3, [r3, #12]
 8003cea:	461a      	mov	r2, r3
 8003cec:	f000 fb54 	bl	8004398 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	2140      	movs	r1, #64	; 0x40
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f000 fbad 	bl	8004456 <TIM_ITRx_SetConfig>
      break;
 8003cfc:	e00c      	b.n	8003d18 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4619      	mov	r1, r3
 8003d08:	4610      	mov	r0, r2
 8003d0a:	f000 fba4 	bl	8004456 <TIM_ITRx_SetConfig>
      break;
 8003d0e:	e003      	b.n	8003d18 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003d10:	2301      	movs	r3, #1
 8003d12:	73fb      	strb	r3, [r7, #15]
      break;
 8003d14:	e000      	b.n	8003d18 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003d16:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003d28:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	3710      	adds	r7, #16
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}
 8003d32:	bf00      	nop
 8003d34:	fffeff88 	.word	0xfffeff88

08003d38 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b083      	sub	sp, #12
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003d40:	bf00      	nop
 8003d42:	370c      	adds	r7, #12
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr

08003d4c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b083      	sub	sp, #12
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003d54:	bf00      	nop
 8003d56:	370c      	adds	r7, #12
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5e:	4770      	bx	lr

08003d60 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b083      	sub	sp, #12
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003d68:	bf00      	nop
 8003d6a:	370c      	adds	r7, #12
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d72:	4770      	bx	lr

08003d74 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b083      	sub	sp, #12
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003d7c:	bf00      	nop
 8003d7e:	370c      	adds	r7, #12
 8003d80:	46bd      	mov	sp, r7
 8003d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d86:	4770      	bx	lr

08003d88 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003d90:	bf00      	nop
 8003d92:	370c      	adds	r7, #12
 8003d94:	46bd      	mov	sp, r7
 8003d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9a:	4770      	bx	lr

08003d9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b085      	sub	sp, #20
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
 8003da4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	4a40      	ldr	r2, [pc, #256]	; (8003eb0 <TIM_Base_SetConfig+0x114>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d013      	beq.n	8003ddc <TIM_Base_SetConfig+0x40>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dba:	d00f      	beq.n	8003ddc <TIM_Base_SetConfig+0x40>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	4a3d      	ldr	r2, [pc, #244]	; (8003eb4 <TIM_Base_SetConfig+0x118>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d00b      	beq.n	8003ddc <TIM_Base_SetConfig+0x40>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	4a3c      	ldr	r2, [pc, #240]	; (8003eb8 <TIM_Base_SetConfig+0x11c>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d007      	beq.n	8003ddc <TIM_Base_SetConfig+0x40>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	4a3b      	ldr	r2, [pc, #236]	; (8003ebc <TIM_Base_SetConfig+0x120>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d003      	beq.n	8003ddc <TIM_Base_SetConfig+0x40>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	4a3a      	ldr	r2, [pc, #232]	; (8003ec0 <TIM_Base_SetConfig+0x124>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d108      	bne.n	8003dee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003de2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	68fa      	ldr	r2, [r7, #12]
 8003dea:	4313      	orrs	r3, r2
 8003dec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	4a2f      	ldr	r2, [pc, #188]	; (8003eb0 <TIM_Base_SetConfig+0x114>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d02b      	beq.n	8003e4e <TIM_Base_SetConfig+0xb2>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dfc:	d027      	beq.n	8003e4e <TIM_Base_SetConfig+0xb2>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	4a2c      	ldr	r2, [pc, #176]	; (8003eb4 <TIM_Base_SetConfig+0x118>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d023      	beq.n	8003e4e <TIM_Base_SetConfig+0xb2>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	4a2b      	ldr	r2, [pc, #172]	; (8003eb8 <TIM_Base_SetConfig+0x11c>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d01f      	beq.n	8003e4e <TIM_Base_SetConfig+0xb2>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4a2a      	ldr	r2, [pc, #168]	; (8003ebc <TIM_Base_SetConfig+0x120>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d01b      	beq.n	8003e4e <TIM_Base_SetConfig+0xb2>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4a29      	ldr	r2, [pc, #164]	; (8003ec0 <TIM_Base_SetConfig+0x124>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d017      	beq.n	8003e4e <TIM_Base_SetConfig+0xb2>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	4a28      	ldr	r2, [pc, #160]	; (8003ec4 <TIM_Base_SetConfig+0x128>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d013      	beq.n	8003e4e <TIM_Base_SetConfig+0xb2>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	4a27      	ldr	r2, [pc, #156]	; (8003ec8 <TIM_Base_SetConfig+0x12c>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d00f      	beq.n	8003e4e <TIM_Base_SetConfig+0xb2>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	4a26      	ldr	r2, [pc, #152]	; (8003ecc <TIM_Base_SetConfig+0x130>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d00b      	beq.n	8003e4e <TIM_Base_SetConfig+0xb2>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	4a25      	ldr	r2, [pc, #148]	; (8003ed0 <TIM_Base_SetConfig+0x134>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d007      	beq.n	8003e4e <TIM_Base_SetConfig+0xb2>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	4a24      	ldr	r2, [pc, #144]	; (8003ed4 <TIM_Base_SetConfig+0x138>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d003      	beq.n	8003e4e <TIM_Base_SetConfig+0xb2>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	4a23      	ldr	r2, [pc, #140]	; (8003ed8 <TIM_Base_SetConfig+0x13c>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d108      	bne.n	8003e60 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	68db      	ldr	r3, [r3, #12]
 8003e5a:	68fa      	ldr	r2, [r7, #12]
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	695b      	ldr	r3, [r3, #20]
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	68fa      	ldr	r2, [r7, #12]
 8003e72:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	689a      	ldr	r2, [r3, #8]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	4a0a      	ldr	r2, [pc, #40]	; (8003eb0 <TIM_Base_SetConfig+0x114>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d003      	beq.n	8003e94 <TIM_Base_SetConfig+0xf8>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	4a0c      	ldr	r2, [pc, #48]	; (8003ec0 <TIM_Base_SetConfig+0x124>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d103      	bne.n	8003e9c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	691a      	ldr	r2, [r3, #16]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	615a      	str	r2, [r3, #20]
}
 8003ea2:	bf00      	nop
 8003ea4:	3714      	adds	r7, #20
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eac:	4770      	bx	lr
 8003eae:	bf00      	nop
 8003eb0:	40010000 	.word	0x40010000
 8003eb4:	40000400 	.word	0x40000400
 8003eb8:	40000800 	.word	0x40000800
 8003ebc:	40000c00 	.word	0x40000c00
 8003ec0:	40010400 	.word	0x40010400
 8003ec4:	40014000 	.word	0x40014000
 8003ec8:	40014400 	.word	0x40014400
 8003ecc:	40014800 	.word	0x40014800
 8003ed0:	40001800 	.word	0x40001800
 8003ed4:	40001c00 	.word	0x40001c00
 8003ed8:	40002000 	.word	0x40002000

08003edc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b087      	sub	sp, #28
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
 8003ee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6a1b      	ldr	r3, [r3, #32]
 8003eea:	f023 0201 	bic.w	r2, r3, #1
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6a1b      	ldr	r3, [r3, #32]
 8003ef6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	699b      	ldr	r3, [r3, #24]
 8003f02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003f04:	68fa      	ldr	r2, [r7, #12]
 8003f06:	4b2b      	ldr	r3, [pc, #172]	; (8003fb4 <TIM_OC1_SetConfig+0xd8>)
 8003f08:	4013      	ands	r3, r2
 8003f0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	f023 0303 	bic.w	r3, r3, #3
 8003f12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	68fa      	ldr	r2, [r7, #12]
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	f023 0302 	bic.w	r3, r3, #2
 8003f24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	697a      	ldr	r2, [r7, #20]
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	4a21      	ldr	r2, [pc, #132]	; (8003fb8 <TIM_OC1_SetConfig+0xdc>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d003      	beq.n	8003f40 <TIM_OC1_SetConfig+0x64>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	4a20      	ldr	r2, [pc, #128]	; (8003fbc <TIM_OC1_SetConfig+0xe0>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d10c      	bne.n	8003f5a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	f023 0308 	bic.w	r3, r3, #8
 8003f46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	68db      	ldr	r3, [r3, #12]
 8003f4c:	697a      	ldr	r2, [r7, #20]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	f023 0304 	bic.w	r3, r3, #4
 8003f58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	4a16      	ldr	r2, [pc, #88]	; (8003fb8 <TIM_OC1_SetConfig+0xdc>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d003      	beq.n	8003f6a <TIM_OC1_SetConfig+0x8e>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4a15      	ldr	r2, [pc, #84]	; (8003fbc <TIM_OC1_SetConfig+0xe0>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d111      	bne.n	8003f8e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003f78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	695b      	ldr	r3, [r3, #20]
 8003f7e:	693a      	ldr	r2, [r7, #16]
 8003f80:	4313      	orrs	r3, r2
 8003f82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	699b      	ldr	r3, [r3, #24]
 8003f88:	693a      	ldr	r2, [r7, #16]
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	693a      	ldr	r2, [r7, #16]
 8003f92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	68fa      	ldr	r2, [r7, #12]
 8003f98:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	685a      	ldr	r2, [r3, #4]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	697a      	ldr	r2, [r7, #20]
 8003fa6:	621a      	str	r2, [r3, #32]
}
 8003fa8:	bf00      	nop
 8003faa:	371c      	adds	r7, #28
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr
 8003fb4:	fffeff8f 	.word	0xfffeff8f
 8003fb8:	40010000 	.word	0x40010000
 8003fbc:	40010400 	.word	0x40010400

08003fc0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b087      	sub	sp, #28
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
 8003fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6a1b      	ldr	r3, [r3, #32]
 8003fce:	f023 0210 	bic.w	r2, r3, #16
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6a1b      	ldr	r3, [r3, #32]
 8003fda:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	699b      	ldr	r3, [r3, #24]
 8003fe6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003fe8:	68fa      	ldr	r2, [r7, #12]
 8003fea:	4b2e      	ldr	r3, [pc, #184]	; (80040a4 <TIM_OC2_SetConfig+0xe4>)
 8003fec:	4013      	ands	r3, r2
 8003fee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ff6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	021b      	lsls	r3, r3, #8
 8003ffe:	68fa      	ldr	r2, [r7, #12]
 8004000:	4313      	orrs	r3, r2
 8004002:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004004:	697b      	ldr	r3, [r7, #20]
 8004006:	f023 0320 	bic.w	r3, r3, #32
 800400a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	689b      	ldr	r3, [r3, #8]
 8004010:	011b      	lsls	r3, r3, #4
 8004012:	697a      	ldr	r2, [r7, #20]
 8004014:	4313      	orrs	r3, r2
 8004016:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	4a23      	ldr	r2, [pc, #140]	; (80040a8 <TIM_OC2_SetConfig+0xe8>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d003      	beq.n	8004028 <TIM_OC2_SetConfig+0x68>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	4a22      	ldr	r2, [pc, #136]	; (80040ac <TIM_OC2_SetConfig+0xec>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d10d      	bne.n	8004044 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800402e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	68db      	ldr	r3, [r3, #12]
 8004034:	011b      	lsls	r3, r3, #4
 8004036:	697a      	ldr	r2, [r7, #20]
 8004038:	4313      	orrs	r3, r2
 800403a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004042:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	4a18      	ldr	r2, [pc, #96]	; (80040a8 <TIM_OC2_SetConfig+0xe8>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d003      	beq.n	8004054 <TIM_OC2_SetConfig+0x94>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	4a17      	ldr	r2, [pc, #92]	; (80040ac <TIM_OC2_SetConfig+0xec>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d113      	bne.n	800407c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800405a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004062:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	695b      	ldr	r3, [r3, #20]
 8004068:	009b      	lsls	r3, r3, #2
 800406a:	693a      	ldr	r2, [r7, #16]
 800406c:	4313      	orrs	r3, r2
 800406e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	699b      	ldr	r3, [r3, #24]
 8004074:	009b      	lsls	r3, r3, #2
 8004076:	693a      	ldr	r2, [r7, #16]
 8004078:	4313      	orrs	r3, r2
 800407a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	693a      	ldr	r2, [r7, #16]
 8004080:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	68fa      	ldr	r2, [r7, #12]
 8004086:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	685a      	ldr	r2, [r3, #4]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	697a      	ldr	r2, [r7, #20]
 8004094:	621a      	str	r2, [r3, #32]
}
 8004096:	bf00      	nop
 8004098:	371c      	adds	r7, #28
 800409a:	46bd      	mov	sp, r7
 800409c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a0:	4770      	bx	lr
 80040a2:	bf00      	nop
 80040a4:	feff8fff 	.word	0xfeff8fff
 80040a8:	40010000 	.word	0x40010000
 80040ac:	40010400 	.word	0x40010400

080040b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b087      	sub	sp, #28
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
 80040b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6a1b      	ldr	r3, [r3, #32]
 80040be:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6a1b      	ldr	r3, [r3, #32]
 80040ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	69db      	ldr	r3, [r3, #28]
 80040d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80040d8:	68fa      	ldr	r2, [r7, #12]
 80040da:	4b2d      	ldr	r3, [pc, #180]	; (8004190 <TIM_OC3_SetConfig+0xe0>)
 80040dc:	4013      	ands	r3, r2
 80040de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	f023 0303 	bic.w	r3, r3, #3
 80040e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	68fa      	ldr	r2, [r7, #12]
 80040ee:	4313      	orrs	r3, r2
 80040f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80040f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	021b      	lsls	r3, r3, #8
 8004100:	697a      	ldr	r2, [r7, #20]
 8004102:	4313      	orrs	r3, r2
 8004104:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	4a22      	ldr	r2, [pc, #136]	; (8004194 <TIM_OC3_SetConfig+0xe4>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d003      	beq.n	8004116 <TIM_OC3_SetConfig+0x66>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	4a21      	ldr	r2, [pc, #132]	; (8004198 <TIM_OC3_SetConfig+0xe8>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d10d      	bne.n	8004132 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800411c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	68db      	ldr	r3, [r3, #12]
 8004122:	021b      	lsls	r3, r3, #8
 8004124:	697a      	ldr	r2, [r7, #20]
 8004126:	4313      	orrs	r3, r2
 8004128:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004130:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	4a17      	ldr	r2, [pc, #92]	; (8004194 <TIM_OC3_SetConfig+0xe4>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d003      	beq.n	8004142 <TIM_OC3_SetConfig+0x92>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	4a16      	ldr	r2, [pc, #88]	; (8004198 <TIM_OC3_SetConfig+0xe8>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d113      	bne.n	800416a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004148:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004150:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	695b      	ldr	r3, [r3, #20]
 8004156:	011b      	lsls	r3, r3, #4
 8004158:	693a      	ldr	r2, [r7, #16]
 800415a:	4313      	orrs	r3, r2
 800415c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	699b      	ldr	r3, [r3, #24]
 8004162:	011b      	lsls	r3, r3, #4
 8004164:	693a      	ldr	r2, [r7, #16]
 8004166:	4313      	orrs	r3, r2
 8004168:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	693a      	ldr	r2, [r7, #16]
 800416e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	68fa      	ldr	r2, [r7, #12]
 8004174:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	685a      	ldr	r2, [r3, #4]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	697a      	ldr	r2, [r7, #20]
 8004182:	621a      	str	r2, [r3, #32]
}
 8004184:	bf00      	nop
 8004186:	371c      	adds	r7, #28
 8004188:	46bd      	mov	sp, r7
 800418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418e:	4770      	bx	lr
 8004190:	fffeff8f 	.word	0xfffeff8f
 8004194:	40010000 	.word	0x40010000
 8004198:	40010400 	.word	0x40010400

0800419c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800419c:	b480      	push	{r7}
 800419e:	b087      	sub	sp, #28
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
 80041a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6a1b      	ldr	r3, [r3, #32]
 80041aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6a1b      	ldr	r3, [r3, #32]
 80041b6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	69db      	ldr	r3, [r3, #28]
 80041c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80041c4:	68fa      	ldr	r2, [r7, #12]
 80041c6:	4b1e      	ldr	r3, [pc, #120]	; (8004240 <TIM_OC4_SetConfig+0xa4>)
 80041c8:	4013      	ands	r3, r2
 80041ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	021b      	lsls	r3, r3, #8
 80041da:	68fa      	ldr	r2, [r7, #12]
 80041dc:	4313      	orrs	r3, r2
 80041de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80041e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	031b      	lsls	r3, r3, #12
 80041ee:	693a      	ldr	r2, [r7, #16]
 80041f0:	4313      	orrs	r3, r2
 80041f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	4a13      	ldr	r2, [pc, #76]	; (8004244 <TIM_OC4_SetConfig+0xa8>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d003      	beq.n	8004204 <TIM_OC4_SetConfig+0x68>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	4a12      	ldr	r2, [pc, #72]	; (8004248 <TIM_OC4_SetConfig+0xac>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d109      	bne.n	8004218 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800420a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	695b      	ldr	r3, [r3, #20]
 8004210:	019b      	lsls	r3, r3, #6
 8004212:	697a      	ldr	r2, [r7, #20]
 8004214:	4313      	orrs	r3, r2
 8004216:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	697a      	ldr	r2, [r7, #20]
 800421c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	68fa      	ldr	r2, [r7, #12]
 8004222:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	685a      	ldr	r2, [r3, #4]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	693a      	ldr	r2, [r7, #16]
 8004230:	621a      	str	r2, [r3, #32]
}
 8004232:	bf00      	nop
 8004234:	371c      	adds	r7, #28
 8004236:	46bd      	mov	sp, r7
 8004238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423c:	4770      	bx	lr
 800423e:	bf00      	nop
 8004240:	feff8fff 	.word	0xfeff8fff
 8004244:	40010000 	.word	0x40010000
 8004248:	40010400 	.word	0x40010400

0800424c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800424c:	b480      	push	{r7}
 800424e:	b087      	sub	sp, #28
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
 8004254:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6a1b      	ldr	r3, [r3, #32]
 800425a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6a1b      	ldr	r3, [r3, #32]
 8004266:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004272:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004274:	68fa      	ldr	r2, [r7, #12]
 8004276:	4b1b      	ldr	r3, [pc, #108]	; (80042e4 <TIM_OC5_SetConfig+0x98>)
 8004278:	4013      	ands	r3, r2
 800427a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	68fa      	ldr	r2, [r7, #12]
 8004282:	4313      	orrs	r3, r2
 8004284:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800428c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	041b      	lsls	r3, r3, #16
 8004294:	693a      	ldr	r2, [r7, #16]
 8004296:	4313      	orrs	r3, r2
 8004298:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	4a12      	ldr	r2, [pc, #72]	; (80042e8 <TIM_OC5_SetConfig+0x9c>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d003      	beq.n	80042aa <TIM_OC5_SetConfig+0x5e>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	4a11      	ldr	r2, [pc, #68]	; (80042ec <TIM_OC5_SetConfig+0xa0>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d109      	bne.n	80042be <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042b0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	695b      	ldr	r3, [r3, #20]
 80042b6:	021b      	lsls	r3, r3, #8
 80042b8:	697a      	ldr	r2, [r7, #20]
 80042ba:	4313      	orrs	r3, r2
 80042bc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	697a      	ldr	r2, [r7, #20]
 80042c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	68fa      	ldr	r2, [r7, #12]
 80042c8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	685a      	ldr	r2, [r3, #4]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	693a      	ldr	r2, [r7, #16]
 80042d6:	621a      	str	r2, [r3, #32]
}
 80042d8:	bf00      	nop
 80042da:	371c      	adds	r7, #28
 80042dc:	46bd      	mov	sp, r7
 80042de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e2:	4770      	bx	lr
 80042e4:	fffeff8f 	.word	0xfffeff8f
 80042e8:	40010000 	.word	0x40010000
 80042ec:	40010400 	.word	0x40010400

080042f0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80042f0:	b480      	push	{r7}
 80042f2:	b087      	sub	sp, #28
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6a1b      	ldr	r3, [r3, #32]
 80042fe:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6a1b      	ldr	r3, [r3, #32]
 800430a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004316:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004318:	68fa      	ldr	r2, [r7, #12]
 800431a:	4b1c      	ldr	r3, [pc, #112]	; (800438c <TIM_OC6_SetConfig+0x9c>)
 800431c:	4013      	ands	r3, r2
 800431e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	021b      	lsls	r3, r3, #8
 8004326:	68fa      	ldr	r2, [r7, #12]
 8004328:	4313      	orrs	r3, r2
 800432a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004332:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	689b      	ldr	r3, [r3, #8]
 8004338:	051b      	lsls	r3, r3, #20
 800433a:	693a      	ldr	r2, [r7, #16]
 800433c:	4313      	orrs	r3, r2
 800433e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	4a13      	ldr	r2, [pc, #76]	; (8004390 <TIM_OC6_SetConfig+0xa0>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d003      	beq.n	8004350 <TIM_OC6_SetConfig+0x60>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	4a12      	ldr	r2, [pc, #72]	; (8004394 <TIM_OC6_SetConfig+0xa4>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d109      	bne.n	8004364 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004356:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	695b      	ldr	r3, [r3, #20]
 800435c:	029b      	lsls	r3, r3, #10
 800435e:	697a      	ldr	r2, [r7, #20]
 8004360:	4313      	orrs	r3, r2
 8004362:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	697a      	ldr	r2, [r7, #20]
 8004368:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	68fa      	ldr	r2, [r7, #12]
 800436e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	685a      	ldr	r2, [r3, #4]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	693a      	ldr	r2, [r7, #16]
 800437c:	621a      	str	r2, [r3, #32]
}
 800437e:	bf00      	nop
 8004380:	371c      	adds	r7, #28
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr
 800438a:	bf00      	nop
 800438c:	feff8fff 	.word	0xfeff8fff
 8004390:	40010000 	.word	0x40010000
 8004394:	40010400 	.word	0x40010400

08004398 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004398:	b480      	push	{r7}
 800439a:	b087      	sub	sp, #28
 800439c:	af00      	add	r7, sp, #0
 800439e:	60f8      	str	r0, [r7, #12]
 80043a0:	60b9      	str	r1, [r7, #8]
 80043a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	6a1b      	ldr	r3, [r3, #32]
 80043a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	6a1b      	ldr	r3, [r3, #32]
 80043ae:	f023 0201 	bic.w	r2, r3, #1
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	699b      	ldr	r3, [r3, #24]
 80043ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80043c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	011b      	lsls	r3, r3, #4
 80043c8:	693a      	ldr	r2, [r7, #16]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	f023 030a 	bic.w	r3, r3, #10
 80043d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80043d6:	697a      	ldr	r2, [r7, #20]
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	4313      	orrs	r3, r2
 80043dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	693a      	ldr	r2, [r7, #16]
 80043e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	697a      	ldr	r2, [r7, #20]
 80043e8:	621a      	str	r2, [r3, #32]
}
 80043ea:	bf00      	nop
 80043ec:	371c      	adds	r7, #28
 80043ee:	46bd      	mov	sp, r7
 80043f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f4:	4770      	bx	lr

080043f6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80043f6:	b480      	push	{r7}
 80043f8:	b087      	sub	sp, #28
 80043fa:	af00      	add	r7, sp, #0
 80043fc:	60f8      	str	r0, [r7, #12]
 80043fe:	60b9      	str	r1, [r7, #8]
 8004400:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	6a1b      	ldr	r3, [r3, #32]
 8004406:	f023 0210 	bic.w	r2, r3, #16
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	699b      	ldr	r3, [r3, #24]
 8004412:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	6a1b      	ldr	r3, [r3, #32]
 8004418:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004420:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	031b      	lsls	r3, r3, #12
 8004426:	697a      	ldr	r2, [r7, #20]
 8004428:	4313      	orrs	r3, r2
 800442a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800442c:	693b      	ldr	r3, [r7, #16]
 800442e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004432:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	011b      	lsls	r3, r3, #4
 8004438:	693a      	ldr	r2, [r7, #16]
 800443a:	4313      	orrs	r3, r2
 800443c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	697a      	ldr	r2, [r7, #20]
 8004442:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	693a      	ldr	r2, [r7, #16]
 8004448:	621a      	str	r2, [r3, #32]
}
 800444a:	bf00      	nop
 800444c:	371c      	adds	r7, #28
 800444e:	46bd      	mov	sp, r7
 8004450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004454:	4770      	bx	lr

08004456 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004456:	b480      	push	{r7}
 8004458:	b085      	sub	sp, #20
 800445a:	af00      	add	r7, sp, #0
 800445c:	6078      	str	r0, [r7, #4]
 800445e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800446c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800446e:	683a      	ldr	r2, [r7, #0]
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	4313      	orrs	r3, r2
 8004474:	f043 0307 	orr.w	r3, r3, #7
 8004478:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	68fa      	ldr	r2, [r7, #12]
 800447e:	609a      	str	r2, [r3, #8]
}
 8004480:	bf00      	nop
 8004482:	3714      	adds	r7, #20
 8004484:	46bd      	mov	sp, r7
 8004486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448a:	4770      	bx	lr

0800448c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800448c:	b480      	push	{r7}
 800448e:	b087      	sub	sp, #28
 8004490:	af00      	add	r7, sp, #0
 8004492:	60f8      	str	r0, [r7, #12]
 8004494:	60b9      	str	r1, [r7, #8]
 8004496:	607a      	str	r2, [r7, #4]
 8004498:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80044a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	021a      	lsls	r2, r3, #8
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	431a      	orrs	r2, r3
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	697a      	ldr	r2, [r7, #20]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	697a      	ldr	r2, [r7, #20]
 80044be:	609a      	str	r2, [r3, #8]
}
 80044c0:	bf00      	nop
 80044c2:	371c      	adds	r7, #28
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr

080044cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b085      	sub	sp, #20
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
 80044d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d101      	bne.n	80044e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80044e0:	2302      	movs	r3, #2
 80044e2:	e06d      	b.n	80045c0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2201      	movs	r2, #1
 80044e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2202      	movs	r2, #2
 80044f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a30      	ldr	r2, [pc, #192]	; (80045cc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d004      	beq.n	8004518 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a2f      	ldr	r2, [pc, #188]	; (80045d0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d108      	bne.n	800452a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800451e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	68fa      	ldr	r2, [r7, #12]
 8004526:	4313      	orrs	r3, r2
 8004528:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004530:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	68fa      	ldr	r2, [r7, #12]
 8004538:	4313      	orrs	r3, r2
 800453a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	68fa      	ldr	r2, [r7, #12]
 8004542:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a20      	ldr	r2, [pc, #128]	; (80045cc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d022      	beq.n	8004594 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004556:	d01d      	beq.n	8004594 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a1d      	ldr	r2, [pc, #116]	; (80045d4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d018      	beq.n	8004594 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a1c      	ldr	r2, [pc, #112]	; (80045d8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d013      	beq.n	8004594 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a1a      	ldr	r2, [pc, #104]	; (80045dc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d00e      	beq.n	8004594 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a15      	ldr	r2, [pc, #84]	; (80045d0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d009      	beq.n	8004594 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a16      	ldr	r2, [pc, #88]	; (80045e0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d004      	beq.n	8004594 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a15      	ldr	r2, [pc, #84]	; (80045e4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d10c      	bne.n	80045ae <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800459a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	68ba      	ldr	r2, [r7, #8]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	68ba      	ldr	r2, [r7, #8]
 80045ac:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2201      	movs	r2, #1
 80045b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2200      	movs	r2, #0
 80045ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80045be:	2300      	movs	r3, #0
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3714      	adds	r7, #20
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr
 80045cc:	40010000 	.word	0x40010000
 80045d0:	40010400 	.word	0x40010400
 80045d4:	40000400 	.word	0x40000400
 80045d8:	40000800 	.word	0x40000800
 80045dc:	40000c00 	.word	0x40000c00
 80045e0:	40014000 	.word	0x40014000
 80045e4:	40001800 	.word	0x40001800

080045e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b083      	sub	sp, #12
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80045f0:	bf00      	nop
 80045f2:	370c      	adds	r7, #12
 80045f4:	46bd      	mov	sp, r7
 80045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fa:	4770      	bx	lr

080045fc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b083      	sub	sp, #12
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004604:	bf00      	nop
 8004606:	370c      	adds	r7, #12
 8004608:	46bd      	mov	sp, r7
 800460a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460e:	4770      	bx	lr

08004610 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004610:	b480      	push	{r7}
 8004612:	b083      	sub	sp, #12
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004618:	bf00      	nop
 800461a:	370c      	adds	r7, #12
 800461c:	46bd      	mov	sp, r7
 800461e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004622:	4770      	bx	lr

08004624 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b082      	sub	sp, #8
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d101      	bne.n	8004636 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	e040      	b.n	80046b8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800463a:	2b00      	cmp	r3, #0
 800463c:	d106      	bne.n	800464c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	f7fd f9f0 	bl	8001a2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2224      	movs	r2, #36	; 0x24
 8004650:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f022 0201 	bic.w	r2, r2, #1
 8004660:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f000 fbd6 	bl	8004e14 <UART_SetConfig>
 8004668:	4603      	mov	r3, r0
 800466a:	2b01      	cmp	r3, #1
 800466c:	d101      	bne.n	8004672 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e022      	b.n	80046b8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004676:	2b00      	cmp	r3, #0
 8004678:	d002      	beq.n	8004680 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f000 fe2e 	bl	80052dc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	685a      	ldr	r2, [r3, #4]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800468e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	689a      	ldr	r2, [r3, #8]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800469e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	681a      	ldr	r2, [r3, #0]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f042 0201 	orr.w	r2, r2, #1
 80046ae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	f000 feb5 	bl	8005420 <UART_CheckIdleState>
 80046b6:	4603      	mov	r3, r0
}
 80046b8:	4618      	mov	r0, r3
 80046ba:	3708      	adds	r7, #8
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd80      	pop	{r7, pc}

080046c0 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b08b      	sub	sp, #44	; 0x2c
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	60f8      	str	r0, [r7, #12]
 80046c8:	60b9      	str	r1, [r7, #8]
 80046ca:	4613      	mov	r3, r2
 80046cc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80046d2:	2b20      	cmp	r3, #32
 80046d4:	d147      	bne.n	8004766 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d002      	beq.n	80046e2 <HAL_UART_Transmit_IT+0x22>
 80046dc:	88fb      	ldrh	r3, [r7, #6]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d101      	bne.n	80046e6 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	e040      	b.n	8004768 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	68ba      	ldr	r2, [r7, #8]
 80046ea:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	88fa      	ldrh	r2, [r7, #6]
 80046f0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	88fa      	ldrh	r2, [r7, #6]
 80046f8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	2200      	movs	r2, #0
 8004700:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2200      	movs	r2, #0
 8004706:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2221      	movs	r2, #33	; 0x21
 800470e:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004718:	d107      	bne.n	800472a <HAL_UART_Transmit_IT+0x6a>
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	691b      	ldr	r3, [r3, #16]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d103      	bne.n	800472a <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	4a13      	ldr	r2, [pc, #76]	; (8004774 <HAL_UART_Transmit_IT+0xb4>)
 8004726:	66da      	str	r2, [r3, #108]	; 0x6c
 8004728:	e002      	b.n	8004730 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	4a12      	ldr	r2, [pc, #72]	; (8004778 <HAL_UART_Transmit_IT+0xb8>)
 800472e:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	e853 3f00 	ldrex	r3, [r3]
 800473c:	613b      	str	r3, [r7, #16]
   return(result);
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004744:	627b      	str	r3, [r7, #36]	; 0x24
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	461a      	mov	r2, r3
 800474c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800474e:	623b      	str	r3, [r7, #32]
 8004750:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004752:	69f9      	ldr	r1, [r7, #28]
 8004754:	6a3a      	ldr	r2, [r7, #32]
 8004756:	e841 2300 	strex	r3, r2, [r1]
 800475a:	61bb      	str	r3, [r7, #24]
   return(result);
 800475c:	69bb      	ldr	r3, [r7, #24]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d1e6      	bne.n	8004730 <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 8004762:	2300      	movs	r3, #0
 8004764:	e000      	b.n	8004768 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8004766:	2302      	movs	r3, #2
  }
}
 8004768:	4618      	mov	r0, r3
 800476a:	372c      	adds	r7, #44	; 0x2c
 800476c:	46bd      	mov	sp, r7
 800476e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004772:	4770      	bx	lr
 8004774:	0800597f 	.word	0x0800597f
 8004778:	080058c9 	.word	0x080058c9

0800477c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b08a      	sub	sp, #40	; 0x28
 8004780:	af00      	add	r7, sp, #0
 8004782:	60f8      	str	r0, [r7, #12]
 8004784:	60b9      	str	r1, [r7, #8]
 8004786:	4613      	mov	r3, r2
 8004788:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004790:	2b20      	cmp	r3, #32
 8004792:	d132      	bne.n	80047fa <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d002      	beq.n	80047a0 <HAL_UART_Receive_IT+0x24>
 800479a:	88fb      	ldrh	r3, [r7, #6]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d101      	bne.n	80047a4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80047a0:	2301      	movs	r3, #1
 80047a2:	e02b      	b.n	80047fc <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2200      	movs	r2, #0
 80047a8:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d018      	beq.n	80047ea <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	e853 3f00 	ldrex	r3, [r3]
 80047c4:	613b      	str	r3, [r7, #16]
   return(result);
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80047cc:	627b      	str	r3, [r7, #36]	; 0x24
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	461a      	mov	r2, r3
 80047d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d6:	623b      	str	r3, [r7, #32]
 80047d8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047da:	69f9      	ldr	r1, [r7, #28]
 80047dc:	6a3a      	ldr	r2, [r7, #32]
 80047de:	e841 2300 	strex	r3, r2, [r1]
 80047e2:	61bb      	str	r3, [r7, #24]
   return(result);
 80047e4:	69bb      	ldr	r3, [r7, #24]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d1e6      	bne.n	80047b8 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80047ea:	88fb      	ldrh	r3, [r7, #6]
 80047ec:	461a      	mov	r2, r3
 80047ee:	68b9      	ldr	r1, [r7, #8]
 80047f0:	68f8      	ldr	r0, [r7, #12]
 80047f2:	f000 ff29 	bl	8005648 <UART_Start_Receive_IT>
 80047f6:	4603      	mov	r3, r0
 80047f8:	e000      	b.n	80047fc <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80047fa:	2302      	movs	r3, #2
  }
}
 80047fc:	4618      	mov	r0, r3
 80047fe:	3728      	adds	r7, #40	; 0x28
 8004800:	46bd      	mov	sp, r7
 8004802:	bd80      	pop	{r7, pc}

08004804 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b0ba      	sub	sp, #232	; 0xe8
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	69db      	ldr	r3, [r3, #28]
 8004812:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800482a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800482e:	f640 030f 	movw	r3, #2063	; 0x80f
 8004832:	4013      	ands	r3, r2
 8004834:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8004838:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800483c:	2b00      	cmp	r3, #0
 800483e:	d115      	bne.n	800486c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004840:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004844:	f003 0320 	and.w	r3, r3, #32
 8004848:	2b00      	cmp	r3, #0
 800484a:	d00f      	beq.n	800486c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800484c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004850:	f003 0320 	and.w	r3, r3, #32
 8004854:	2b00      	cmp	r3, #0
 8004856:	d009      	beq.n	800486c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800485c:	2b00      	cmp	r3, #0
 800485e:	f000 82ac 	beq.w	8004dba <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004866:	6878      	ldr	r0, [r7, #4]
 8004868:	4798      	blx	r3
      }
      return;
 800486a:	e2a6      	b.n	8004dba <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800486c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004870:	2b00      	cmp	r3, #0
 8004872:	f000 8117 	beq.w	8004aa4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004876:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800487a:	f003 0301 	and.w	r3, r3, #1
 800487e:	2b00      	cmp	r3, #0
 8004880:	d106      	bne.n	8004890 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004882:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8004886:	4b85      	ldr	r3, [pc, #532]	; (8004a9c <HAL_UART_IRQHandler+0x298>)
 8004888:	4013      	ands	r3, r2
 800488a:	2b00      	cmp	r3, #0
 800488c:	f000 810a 	beq.w	8004aa4 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004890:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004894:	f003 0301 	and.w	r3, r3, #1
 8004898:	2b00      	cmp	r3, #0
 800489a:	d011      	beq.n	80048c0 <HAL_UART_IRQHandler+0xbc>
 800489c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d00b      	beq.n	80048c0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	2201      	movs	r2, #1
 80048ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80048b6:	f043 0201 	orr.w	r2, r3, #1
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80048c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048c4:	f003 0302 	and.w	r3, r3, #2
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d011      	beq.n	80048f0 <HAL_UART_IRQHandler+0xec>
 80048cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80048d0:	f003 0301 	and.w	r3, r3, #1
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d00b      	beq.n	80048f0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	2202      	movs	r2, #2
 80048de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80048e6:	f043 0204 	orr.w	r2, r3, #4
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80048f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048f4:	f003 0304 	and.w	r3, r3, #4
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d011      	beq.n	8004920 <HAL_UART_IRQHandler+0x11c>
 80048fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004900:	f003 0301 	and.w	r3, r3, #1
 8004904:	2b00      	cmp	r3, #0
 8004906:	d00b      	beq.n	8004920 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	2204      	movs	r2, #4
 800490e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004916:	f043 0202 	orr.w	r2, r3, #2
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004920:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004924:	f003 0308 	and.w	r3, r3, #8
 8004928:	2b00      	cmp	r3, #0
 800492a:	d017      	beq.n	800495c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800492c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004930:	f003 0320 	and.w	r3, r3, #32
 8004934:	2b00      	cmp	r3, #0
 8004936:	d105      	bne.n	8004944 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004938:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800493c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004940:	2b00      	cmp	r3, #0
 8004942:	d00b      	beq.n	800495c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	2208      	movs	r2, #8
 800494a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004952:	f043 0208 	orr.w	r2, r3, #8
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800495c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004960:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004964:	2b00      	cmp	r3, #0
 8004966:	d012      	beq.n	800498e <HAL_UART_IRQHandler+0x18a>
 8004968:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800496c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004970:	2b00      	cmp	r3, #0
 8004972:	d00c      	beq.n	800498e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800497c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004984:	f043 0220 	orr.w	r2, r3, #32
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004994:	2b00      	cmp	r3, #0
 8004996:	f000 8212 	beq.w	8004dbe <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800499a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800499e:	f003 0320 	and.w	r3, r3, #32
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d00d      	beq.n	80049c2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80049a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80049aa:	f003 0320 	and.w	r3, r3, #32
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d007      	beq.n	80049c2 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d003      	beq.n	80049c2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049c8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049d6:	2b40      	cmp	r3, #64	; 0x40
 80049d8:	d005      	beq.n	80049e6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80049da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80049de:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d04f      	beq.n	8004a86 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80049e6:	6878      	ldr	r0, [r7, #4]
 80049e8:	f000 fef4 	bl	80057d4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049f6:	2b40      	cmp	r3, #64	; 0x40
 80049f8:	d141      	bne.n	8004a7e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	3308      	adds	r3, #8
 8004a00:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a04:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004a08:	e853 3f00 	ldrex	r3, [r3]
 8004a0c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004a10:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004a14:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a18:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	3308      	adds	r3, #8
 8004a22:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004a26:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004a2a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a2e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004a32:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004a36:	e841 2300 	strex	r3, r2, [r1]
 8004a3a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004a3e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d1d9      	bne.n	80049fa <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d013      	beq.n	8004a76 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a52:	4a13      	ldr	r2, [pc, #76]	; (8004aa0 <HAL_UART_IRQHandler+0x29c>)
 8004a54:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f7fd fad2 	bl	8002004 <HAL_DMA_Abort_IT>
 8004a60:	4603      	mov	r3, r0
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d017      	beq.n	8004a96 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a6c:	687a      	ldr	r2, [r7, #4]
 8004a6e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004a70:	4610      	mov	r0, r2
 8004a72:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a74:	e00f      	b.n	8004a96 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f000 f9ac 	bl	8004dd4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a7c:	e00b      	b.n	8004a96 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f000 f9a8 	bl	8004dd4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a84:	e007      	b.n	8004a96 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f000 f9a4 	bl	8004dd4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8004a94:	e193      	b.n	8004dbe <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a96:	bf00      	nop
    return;
 8004a98:	e191      	b.n	8004dbe <HAL_UART_IRQHandler+0x5ba>
 8004a9a:	bf00      	nop
 8004a9c:	04000120 	.word	0x04000120
 8004aa0:	0800589d 	.word	0x0800589d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	f040 814c 	bne.w	8004d46 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004aae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ab2:	f003 0310 	and.w	r3, r3, #16
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	f000 8145 	beq.w	8004d46 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004abc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ac0:	f003 0310 	and.w	r3, r3, #16
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	f000 813e 	beq.w	8004d46 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	2210      	movs	r2, #16
 8004ad0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004adc:	2b40      	cmp	r3, #64	; 0x40
 8004ade:	f040 80b6 	bne.w	8004c4e <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004aee:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	f000 8165 	beq.w	8004dc2 <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004afe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004b02:	429a      	cmp	r2, r3
 8004b04:	f080 815d 	bcs.w	8004dc2 <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004b0e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b16:	69db      	ldr	r3, [r3, #28]
 8004b18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b1c:	f000 8086 	beq.w	8004c2c <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b28:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004b2c:	e853 3f00 	ldrex	r3, [r3]
 8004b30:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004b34:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004b38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b3c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	461a      	mov	r2, r3
 8004b46:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004b4a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004b4e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b52:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004b56:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004b5a:	e841 2300 	strex	r3, r2, [r1]
 8004b5e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004b62:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d1da      	bne.n	8004b20 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	3308      	adds	r3, #8
 8004b70:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004b74:	e853 3f00 	ldrex	r3, [r3]
 8004b78:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004b7a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004b7c:	f023 0301 	bic.w	r3, r3, #1
 8004b80:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	3308      	adds	r3, #8
 8004b8a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004b8e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004b92:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b94:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004b96:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004b9a:	e841 2300 	strex	r3, r2, [r1]
 8004b9e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004ba0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d1e1      	bne.n	8004b6a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	3308      	adds	r3, #8
 8004bac:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004bb0:	e853 3f00 	ldrex	r3, [r3]
 8004bb4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004bb6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004bb8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004bbc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	3308      	adds	r3, #8
 8004bc6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004bca:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004bcc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bce:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004bd0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004bd2:	e841 2300 	strex	r3, r2, [r1]
 8004bd6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004bd8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d1e3      	bne.n	8004ba6 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2220      	movs	r2, #32
 8004be2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2200      	movs	r2, #0
 8004bea:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bf2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004bf4:	e853 3f00 	ldrex	r3, [r3]
 8004bf8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004bfa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004bfc:	f023 0310 	bic.w	r3, r3, #16
 8004c00:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	461a      	mov	r2, r3
 8004c0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004c0e:	65bb      	str	r3, [r7, #88]	; 0x58
 8004c10:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c12:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004c14:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004c16:	e841 2300 	strex	r3, r2, [r1]
 8004c1a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004c1c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d1e4      	bne.n	8004bec <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c26:	4618      	mov	r0, r3
 8004c28:	f7fd f97c 	bl	8001f24 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2202      	movs	r2, #2
 8004c30:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	b29b      	uxth	r3, r3
 8004c44:	4619      	mov	r1, r3
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f000 f8ce 	bl	8004de8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004c4c:	e0b9      	b.n	8004dc2 <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	1ad3      	subs	r3, r2, r3
 8004c5e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004c68:	b29b      	uxth	r3, r3
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	f000 80ab 	beq.w	8004dc6 <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8004c70:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	f000 80a6 	beq.w	8004dc6 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c82:	e853 3f00 	ldrex	r3, [r3]
 8004c86:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004c88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c8a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004c8e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	461a      	mov	r2, r3
 8004c98:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004c9c:	647b      	str	r3, [r7, #68]	; 0x44
 8004c9e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ca0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004ca2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004ca4:	e841 2300 	strex	r3, r2, [r1]
 8004ca8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004caa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d1e4      	bne.n	8004c7a <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	3308      	adds	r3, #8
 8004cb6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cba:	e853 3f00 	ldrex	r3, [r3]
 8004cbe:	623b      	str	r3, [r7, #32]
   return(result);
 8004cc0:	6a3b      	ldr	r3, [r7, #32]
 8004cc2:	f023 0301 	bic.w	r3, r3, #1
 8004cc6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	3308      	adds	r3, #8
 8004cd0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004cd4:	633a      	str	r2, [r7, #48]	; 0x30
 8004cd6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cd8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004cda:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004cdc:	e841 2300 	strex	r3, r2, [r1]
 8004ce0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d1e3      	bne.n	8004cb0 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2220      	movs	r2, #32
 8004cec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	e853 3f00 	ldrex	r3, [r3]
 8004d08:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	f023 0310 	bic.w	r3, r3, #16
 8004d10:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	461a      	mov	r2, r3
 8004d1a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004d1e:	61fb      	str	r3, [r7, #28]
 8004d20:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d22:	69b9      	ldr	r1, [r7, #24]
 8004d24:	69fa      	ldr	r2, [r7, #28]
 8004d26:	e841 2300 	strex	r3, r2, [r1]
 8004d2a:	617b      	str	r3, [r7, #20]
   return(result);
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d1e4      	bne.n	8004cfc <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2202      	movs	r2, #2
 8004d36:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004d38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004d3c:	4619      	mov	r1, r3
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f000 f852 	bl	8004de8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004d44:	e03f      	b.n	8004dc6 <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004d46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d00e      	beq.n	8004d70 <HAL_UART_IRQHandler+0x56c>
 8004d52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004d56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d008      	beq.n	8004d70 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004d66:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	f000 f849 	bl	8004e00 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004d6e:	e02d      	b.n	8004dcc <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004d70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d00e      	beq.n	8004d9a <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004d7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d008      	beq.n	8004d9a <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d01c      	beq.n	8004dca <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d94:	6878      	ldr	r0, [r7, #4]
 8004d96:	4798      	blx	r3
    }
    return;
 8004d98:	e017      	b.n	8004dca <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004d9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d012      	beq.n	8004dcc <HAL_UART_IRQHandler+0x5c8>
 8004da6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004daa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d00c      	beq.n	8004dcc <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8004db2:	6878      	ldr	r0, [r7, #4]
 8004db4:	f000 fe43 	bl	8005a3e <UART_EndTransmit_IT>
    return;
 8004db8:	e008      	b.n	8004dcc <HAL_UART_IRQHandler+0x5c8>
      return;
 8004dba:	bf00      	nop
 8004dbc:	e006      	b.n	8004dcc <HAL_UART_IRQHandler+0x5c8>
    return;
 8004dbe:	bf00      	nop
 8004dc0:	e004      	b.n	8004dcc <HAL_UART_IRQHandler+0x5c8>
      return;
 8004dc2:	bf00      	nop
 8004dc4:	e002      	b.n	8004dcc <HAL_UART_IRQHandler+0x5c8>
      return;
 8004dc6:	bf00      	nop
 8004dc8:	e000      	b.n	8004dcc <HAL_UART_IRQHandler+0x5c8>
    return;
 8004dca:	bf00      	nop
  }

}
 8004dcc:	37e8      	adds	r7, #232	; 0xe8
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}
 8004dd2:	bf00      	nop

08004dd4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b083      	sub	sp, #12
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004ddc:	bf00      	nop
 8004dde:	370c      	adds	r7, #12
 8004de0:	46bd      	mov	sp, r7
 8004de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de6:	4770      	bx	lr

08004de8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b083      	sub	sp, #12
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	460b      	mov	r3, r1
 8004df2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004df4:	bf00      	nop
 8004df6:	370c      	adds	r7, #12
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfe:	4770      	bx	lr

08004e00 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b083      	sub	sp, #12
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004e08:	bf00      	nop
 8004e0a:	370c      	adds	r7, #12
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e12:	4770      	bx	lr

08004e14 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b088      	sub	sp, #32
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	689a      	ldr	r2, [r3, #8]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	691b      	ldr	r3, [r3, #16]
 8004e28:	431a      	orrs	r2, r3
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	695b      	ldr	r3, [r3, #20]
 8004e2e:	431a      	orrs	r2, r3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	69db      	ldr	r3, [r3, #28]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	4ba6      	ldr	r3, [pc, #664]	; (80050d8 <UART_SetConfig+0x2c4>)
 8004e40:	4013      	ands	r3, r2
 8004e42:	687a      	ldr	r2, [r7, #4]
 8004e44:	6812      	ldr	r2, [r2, #0]
 8004e46:	6979      	ldr	r1, [r7, #20]
 8004e48:	430b      	orrs	r3, r1
 8004e4a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	68da      	ldr	r2, [r3, #12]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	430a      	orrs	r2, r1
 8004e60:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	699b      	ldr	r3, [r3, #24]
 8004e66:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6a1b      	ldr	r3, [r3, #32]
 8004e6c:	697a      	ldr	r2, [r7, #20]
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	697a      	ldr	r2, [r7, #20]
 8004e82:	430a      	orrs	r2, r1
 8004e84:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a94      	ldr	r2, [pc, #592]	; (80050dc <UART_SetConfig+0x2c8>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d120      	bne.n	8004ed2 <UART_SetConfig+0xbe>
 8004e90:	4b93      	ldr	r3, [pc, #588]	; (80050e0 <UART_SetConfig+0x2cc>)
 8004e92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e96:	f003 0303 	and.w	r3, r3, #3
 8004e9a:	2b03      	cmp	r3, #3
 8004e9c:	d816      	bhi.n	8004ecc <UART_SetConfig+0xb8>
 8004e9e:	a201      	add	r2, pc, #4	; (adr r2, 8004ea4 <UART_SetConfig+0x90>)
 8004ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ea4:	08004eb5 	.word	0x08004eb5
 8004ea8:	08004ec1 	.word	0x08004ec1
 8004eac:	08004ebb 	.word	0x08004ebb
 8004eb0:	08004ec7 	.word	0x08004ec7
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	77fb      	strb	r3, [r7, #31]
 8004eb8:	e150      	b.n	800515c <UART_SetConfig+0x348>
 8004eba:	2302      	movs	r3, #2
 8004ebc:	77fb      	strb	r3, [r7, #31]
 8004ebe:	e14d      	b.n	800515c <UART_SetConfig+0x348>
 8004ec0:	2304      	movs	r3, #4
 8004ec2:	77fb      	strb	r3, [r7, #31]
 8004ec4:	e14a      	b.n	800515c <UART_SetConfig+0x348>
 8004ec6:	2308      	movs	r3, #8
 8004ec8:	77fb      	strb	r3, [r7, #31]
 8004eca:	e147      	b.n	800515c <UART_SetConfig+0x348>
 8004ecc:	2310      	movs	r3, #16
 8004ece:	77fb      	strb	r3, [r7, #31]
 8004ed0:	e144      	b.n	800515c <UART_SetConfig+0x348>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a83      	ldr	r2, [pc, #524]	; (80050e4 <UART_SetConfig+0x2d0>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d132      	bne.n	8004f42 <UART_SetConfig+0x12e>
 8004edc:	4b80      	ldr	r3, [pc, #512]	; (80050e0 <UART_SetConfig+0x2cc>)
 8004ede:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ee2:	f003 030c 	and.w	r3, r3, #12
 8004ee6:	2b0c      	cmp	r3, #12
 8004ee8:	d828      	bhi.n	8004f3c <UART_SetConfig+0x128>
 8004eea:	a201      	add	r2, pc, #4	; (adr r2, 8004ef0 <UART_SetConfig+0xdc>)
 8004eec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ef0:	08004f25 	.word	0x08004f25
 8004ef4:	08004f3d 	.word	0x08004f3d
 8004ef8:	08004f3d 	.word	0x08004f3d
 8004efc:	08004f3d 	.word	0x08004f3d
 8004f00:	08004f31 	.word	0x08004f31
 8004f04:	08004f3d 	.word	0x08004f3d
 8004f08:	08004f3d 	.word	0x08004f3d
 8004f0c:	08004f3d 	.word	0x08004f3d
 8004f10:	08004f2b 	.word	0x08004f2b
 8004f14:	08004f3d 	.word	0x08004f3d
 8004f18:	08004f3d 	.word	0x08004f3d
 8004f1c:	08004f3d 	.word	0x08004f3d
 8004f20:	08004f37 	.word	0x08004f37
 8004f24:	2300      	movs	r3, #0
 8004f26:	77fb      	strb	r3, [r7, #31]
 8004f28:	e118      	b.n	800515c <UART_SetConfig+0x348>
 8004f2a:	2302      	movs	r3, #2
 8004f2c:	77fb      	strb	r3, [r7, #31]
 8004f2e:	e115      	b.n	800515c <UART_SetConfig+0x348>
 8004f30:	2304      	movs	r3, #4
 8004f32:	77fb      	strb	r3, [r7, #31]
 8004f34:	e112      	b.n	800515c <UART_SetConfig+0x348>
 8004f36:	2308      	movs	r3, #8
 8004f38:	77fb      	strb	r3, [r7, #31]
 8004f3a:	e10f      	b.n	800515c <UART_SetConfig+0x348>
 8004f3c:	2310      	movs	r3, #16
 8004f3e:	77fb      	strb	r3, [r7, #31]
 8004f40:	e10c      	b.n	800515c <UART_SetConfig+0x348>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a68      	ldr	r2, [pc, #416]	; (80050e8 <UART_SetConfig+0x2d4>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d120      	bne.n	8004f8e <UART_SetConfig+0x17a>
 8004f4c:	4b64      	ldr	r3, [pc, #400]	; (80050e0 <UART_SetConfig+0x2cc>)
 8004f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f52:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004f56:	2b30      	cmp	r3, #48	; 0x30
 8004f58:	d013      	beq.n	8004f82 <UART_SetConfig+0x16e>
 8004f5a:	2b30      	cmp	r3, #48	; 0x30
 8004f5c:	d814      	bhi.n	8004f88 <UART_SetConfig+0x174>
 8004f5e:	2b20      	cmp	r3, #32
 8004f60:	d009      	beq.n	8004f76 <UART_SetConfig+0x162>
 8004f62:	2b20      	cmp	r3, #32
 8004f64:	d810      	bhi.n	8004f88 <UART_SetConfig+0x174>
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d002      	beq.n	8004f70 <UART_SetConfig+0x15c>
 8004f6a:	2b10      	cmp	r3, #16
 8004f6c:	d006      	beq.n	8004f7c <UART_SetConfig+0x168>
 8004f6e:	e00b      	b.n	8004f88 <UART_SetConfig+0x174>
 8004f70:	2300      	movs	r3, #0
 8004f72:	77fb      	strb	r3, [r7, #31]
 8004f74:	e0f2      	b.n	800515c <UART_SetConfig+0x348>
 8004f76:	2302      	movs	r3, #2
 8004f78:	77fb      	strb	r3, [r7, #31]
 8004f7a:	e0ef      	b.n	800515c <UART_SetConfig+0x348>
 8004f7c:	2304      	movs	r3, #4
 8004f7e:	77fb      	strb	r3, [r7, #31]
 8004f80:	e0ec      	b.n	800515c <UART_SetConfig+0x348>
 8004f82:	2308      	movs	r3, #8
 8004f84:	77fb      	strb	r3, [r7, #31]
 8004f86:	e0e9      	b.n	800515c <UART_SetConfig+0x348>
 8004f88:	2310      	movs	r3, #16
 8004f8a:	77fb      	strb	r3, [r7, #31]
 8004f8c:	e0e6      	b.n	800515c <UART_SetConfig+0x348>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a56      	ldr	r2, [pc, #344]	; (80050ec <UART_SetConfig+0x2d8>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d120      	bne.n	8004fda <UART_SetConfig+0x1c6>
 8004f98:	4b51      	ldr	r3, [pc, #324]	; (80050e0 <UART_SetConfig+0x2cc>)
 8004f9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f9e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004fa2:	2bc0      	cmp	r3, #192	; 0xc0
 8004fa4:	d013      	beq.n	8004fce <UART_SetConfig+0x1ba>
 8004fa6:	2bc0      	cmp	r3, #192	; 0xc0
 8004fa8:	d814      	bhi.n	8004fd4 <UART_SetConfig+0x1c0>
 8004faa:	2b80      	cmp	r3, #128	; 0x80
 8004fac:	d009      	beq.n	8004fc2 <UART_SetConfig+0x1ae>
 8004fae:	2b80      	cmp	r3, #128	; 0x80
 8004fb0:	d810      	bhi.n	8004fd4 <UART_SetConfig+0x1c0>
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d002      	beq.n	8004fbc <UART_SetConfig+0x1a8>
 8004fb6:	2b40      	cmp	r3, #64	; 0x40
 8004fb8:	d006      	beq.n	8004fc8 <UART_SetConfig+0x1b4>
 8004fba:	e00b      	b.n	8004fd4 <UART_SetConfig+0x1c0>
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	77fb      	strb	r3, [r7, #31]
 8004fc0:	e0cc      	b.n	800515c <UART_SetConfig+0x348>
 8004fc2:	2302      	movs	r3, #2
 8004fc4:	77fb      	strb	r3, [r7, #31]
 8004fc6:	e0c9      	b.n	800515c <UART_SetConfig+0x348>
 8004fc8:	2304      	movs	r3, #4
 8004fca:	77fb      	strb	r3, [r7, #31]
 8004fcc:	e0c6      	b.n	800515c <UART_SetConfig+0x348>
 8004fce:	2308      	movs	r3, #8
 8004fd0:	77fb      	strb	r3, [r7, #31]
 8004fd2:	e0c3      	b.n	800515c <UART_SetConfig+0x348>
 8004fd4:	2310      	movs	r3, #16
 8004fd6:	77fb      	strb	r3, [r7, #31]
 8004fd8:	e0c0      	b.n	800515c <UART_SetConfig+0x348>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4a44      	ldr	r2, [pc, #272]	; (80050f0 <UART_SetConfig+0x2dc>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d125      	bne.n	8005030 <UART_SetConfig+0x21c>
 8004fe4:	4b3e      	ldr	r3, [pc, #248]	; (80050e0 <UART_SetConfig+0x2cc>)
 8004fe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ff2:	d017      	beq.n	8005024 <UART_SetConfig+0x210>
 8004ff4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ff8:	d817      	bhi.n	800502a <UART_SetConfig+0x216>
 8004ffa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ffe:	d00b      	beq.n	8005018 <UART_SetConfig+0x204>
 8005000:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005004:	d811      	bhi.n	800502a <UART_SetConfig+0x216>
 8005006:	2b00      	cmp	r3, #0
 8005008:	d003      	beq.n	8005012 <UART_SetConfig+0x1fe>
 800500a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800500e:	d006      	beq.n	800501e <UART_SetConfig+0x20a>
 8005010:	e00b      	b.n	800502a <UART_SetConfig+0x216>
 8005012:	2300      	movs	r3, #0
 8005014:	77fb      	strb	r3, [r7, #31]
 8005016:	e0a1      	b.n	800515c <UART_SetConfig+0x348>
 8005018:	2302      	movs	r3, #2
 800501a:	77fb      	strb	r3, [r7, #31]
 800501c:	e09e      	b.n	800515c <UART_SetConfig+0x348>
 800501e:	2304      	movs	r3, #4
 8005020:	77fb      	strb	r3, [r7, #31]
 8005022:	e09b      	b.n	800515c <UART_SetConfig+0x348>
 8005024:	2308      	movs	r3, #8
 8005026:	77fb      	strb	r3, [r7, #31]
 8005028:	e098      	b.n	800515c <UART_SetConfig+0x348>
 800502a:	2310      	movs	r3, #16
 800502c:	77fb      	strb	r3, [r7, #31]
 800502e:	e095      	b.n	800515c <UART_SetConfig+0x348>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a2f      	ldr	r2, [pc, #188]	; (80050f4 <UART_SetConfig+0x2e0>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d125      	bne.n	8005086 <UART_SetConfig+0x272>
 800503a:	4b29      	ldr	r3, [pc, #164]	; (80050e0 <UART_SetConfig+0x2cc>)
 800503c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005040:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005044:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005048:	d017      	beq.n	800507a <UART_SetConfig+0x266>
 800504a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800504e:	d817      	bhi.n	8005080 <UART_SetConfig+0x26c>
 8005050:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005054:	d00b      	beq.n	800506e <UART_SetConfig+0x25a>
 8005056:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800505a:	d811      	bhi.n	8005080 <UART_SetConfig+0x26c>
 800505c:	2b00      	cmp	r3, #0
 800505e:	d003      	beq.n	8005068 <UART_SetConfig+0x254>
 8005060:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005064:	d006      	beq.n	8005074 <UART_SetConfig+0x260>
 8005066:	e00b      	b.n	8005080 <UART_SetConfig+0x26c>
 8005068:	2301      	movs	r3, #1
 800506a:	77fb      	strb	r3, [r7, #31]
 800506c:	e076      	b.n	800515c <UART_SetConfig+0x348>
 800506e:	2302      	movs	r3, #2
 8005070:	77fb      	strb	r3, [r7, #31]
 8005072:	e073      	b.n	800515c <UART_SetConfig+0x348>
 8005074:	2304      	movs	r3, #4
 8005076:	77fb      	strb	r3, [r7, #31]
 8005078:	e070      	b.n	800515c <UART_SetConfig+0x348>
 800507a:	2308      	movs	r3, #8
 800507c:	77fb      	strb	r3, [r7, #31]
 800507e:	e06d      	b.n	800515c <UART_SetConfig+0x348>
 8005080:	2310      	movs	r3, #16
 8005082:	77fb      	strb	r3, [r7, #31]
 8005084:	e06a      	b.n	800515c <UART_SetConfig+0x348>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a1b      	ldr	r2, [pc, #108]	; (80050f8 <UART_SetConfig+0x2e4>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d138      	bne.n	8005102 <UART_SetConfig+0x2ee>
 8005090:	4b13      	ldr	r3, [pc, #76]	; (80050e0 <UART_SetConfig+0x2cc>)
 8005092:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005096:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800509a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800509e:	d017      	beq.n	80050d0 <UART_SetConfig+0x2bc>
 80050a0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80050a4:	d82a      	bhi.n	80050fc <UART_SetConfig+0x2e8>
 80050a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80050aa:	d00b      	beq.n	80050c4 <UART_SetConfig+0x2b0>
 80050ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80050b0:	d824      	bhi.n	80050fc <UART_SetConfig+0x2e8>
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d003      	beq.n	80050be <UART_SetConfig+0x2aa>
 80050b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050ba:	d006      	beq.n	80050ca <UART_SetConfig+0x2b6>
 80050bc:	e01e      	b.n	80050fc <UART_SetConfig+0x2e8>
 80050be:	2300      	movs	r3, #0
 80050c0:	77fb      	strb	r3, [r7, #31]
 80050c2:	e04b      	b.n	800515c <UART_SetConfig+0x348>
 80050c4:	2302      	movs	r3, #2
 80050c6:	77fb      	strb	r3, [r7, #31]
 80050c8:	e048      	b.n	800515c <UART_SetConfig+0x348>
 80050ca:	2304      	movs	r3, #4
 80050cc:	77fb      	strb	r3, [r7, #31]
 80050ce:	e045      	b.n	800515c <UART_SetConfig+0x348>
 80050d0:	2308      	movs	r3, #8
 80050d2:	77fb      	strb	r3, [r7, #31]
 80050d4:	e042      	b.n	800515c <UART_SetConfig+0x348>
 80050d6:	bf00      	nop
 80050d8:	efff69f3 	.word	0xefff69f3
 80050dc:	40011000 	.word	0x40011000
 80050e0:	40023800 	.word	0x40023800
 80050e4:	40004400 	.word	0x40004400
 80050e8:	40004800 	.word	0x40004800
 80050ec:	40004c00 	.word	0x40004c00
 80050f0:	40005000 	.word	0x40005000
 80050f4:	40011400 	.word	0x40011400
 80050f8:	40007800 	.word	0x40007800
 80050fc:	2310      	movs	r3, #16
 80050fe:	77fb      	strb	r3, [r7, #31]
 8005100:	e02c      	b.n	800515c <UART_SetConfig+0x348>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4a72      	ldr	r2, [pc, #456]	; (80052d0 <UART_SetConfig+0x4bc>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d125      	bne.n	8005158 <UART_SetConfig+0x344>
 800510c:	4b71      	ldr	r3, [pc, #452]	; (80052d4 <UART_SetConfig+0x4c0>)
 800510e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005112:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005116:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800511a:	d017      	beq.n	800514c <UART_SetConfig+0x338>
 800511c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005120:	d817      	bhi.n	8005152 <UART_SetConfig+0x33e>
 8005122:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005126:	d00b      	beq.n	8005140 <UART_SetConfig+0x32c>
 8005128:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800512c:	d811      	bhi.n	8005152 <UART_SetConfig+0x33e>
 800512e:	2b00      	cmp	r3, #0
 8005130:	d003      	beq.n	800513a <UART_SetConfig+0x326>
 8005132:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005136:	d006      	beq.n	8005146 <UART_SetConfig+0x332>
 8005138:	e00b      	b.n	8005152 <UART_SetConfig+0x33e>
 800513a:	2300      	movs	r3, #0
 800513c:	77fb      	strb	r3, [r7, #31]
 800513e:	e00d      	b.n	800515c <UART_SetConfig+0x348>
 8005140:	2302      	movs	r3, #2
 8005142:	77fb      	strb	r3, [r7, #31]
 8005144:	e00a      	b.n	800515c <UART_SetConfig+0x348>
 8005146:	2304      	movs	r3, #4
 8005148:	77fb      	strb	r3, [r7, #31]
 800514a:	e007      	b.n	800515c <UART_SetConfig+0x348>
 800514c:	2308      	movs	r3, #8
 800514e:	77fb      	strb	r3, [r7, #31]
 8005150:	e004      	b.n	800515c <UART_SetConfig+0x348>
 8005152:	2310      	movs	r3, #16
 8005154:	77fb      	strb	r3, [r7, #31]
 8005156:	e001      	b.n	800515c <UART_SetConfig+0x348>
 8005158:	2310      	movs	r3, #16
 800515a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	69db      	ldr	r3, [r3, #28]
 8005160:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005164:	d15b      	bne.n	800521e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8005166:	7ffb      	ldrb	r3, [r7, #31]
 8005168:	2b08      	cmp	r3, #8
 800516a:	d828      	bhi.n	80051be <UART_SetConfig+0x3aa>
 800516c:	a201      	add	r2, pc, #4	; (adr r2, 8005174 <UART_SetConfig+0x360>)
 800516e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005172:	bf00      	nop
 8005174:	08005199 	.word	0x08005199
 8005178:	080051a1 	.word	0x080051a1
 800517c:	080051a9 	.word	0x080051a9
 8005180:	080051bf 	.word	0x080051bf
 8005184:	080051af 	.word	0x080051af
 8005188:	080051bf 	.word	0x080051bf
 800518c:	080051bf 	.word	0x080051bf
 8005190:	080051bf 	.word	0x080051bf
 8005194:	080051b7 	.word	0x080051b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005198:	f7fd fdf2 	bl	8002d80 <HAL_RCC_GetPCLK1Freq>
 800519c:	61b8      	str	r0, [r7, #24]
        break;
 800519e:	e013      	b.n	80051c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80051a0:	f7fd fe02 	bl	8002da8 <HAL_RCC_GetPCLK2Freq>
 80051a4:	61b8      	str	r0, [r7, #24]
        break;
 80051a6:	e00f      	b.n	80051c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051a8:	4b4b      	ldr	r3, [pc, #300]	; (80052d8 <UART_SetConfig+0x4c4>)
 80051aa:	61bb      	str	r3, [r7, #24]
        break;
 80051ac:	e00c      	b.n	80051c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051ae:	f7fd fd15 	bl	8002bdc <HAL_RCC_GetSysClockFreq>
 80051b2:	61b8      	str	r0, [r7, #24]
        break;
 80051b4:	e008      	b.n	80051c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051ba:	61bb      	str	r3, [r7, #24]
        break;
 80051bc:	e004      	b.n	80051c8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80051be:	2300      	movs	r3, #0
 80051c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80051c2:	2301      	movs	r3, #1
 80051c4:	77bb      	strb	r3, [r7, #30]
        break;
 80051c6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80051c8:	69bb      	ldr	r3, [r7, #24]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d074      	beq.n	80052b8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80051ce:	69bb      	ldr	r3, [r7, #24]
 80051d0:	005a      	lsls	r2, r3, #1
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	085b      	lsrs	r3, r3, #1
 80051d8:	441a      	add	r2, r3
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	fbb2 f3f3 	udiv	r3, r2, r3
 80051e2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	2b0f      	cmp	r3, #15
 80051e8:	d916      	bls.n	8005218 <UART_SetConfig+0x404>
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051f0:	d212      	bcs.n	8005218 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	f023 030f 	bic.w	r3, r3, #15
 80051fa:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80051fc:	693b      	ldr	r3, [r7, #16]
 80051fe:	085b      	lsrs	r3, r3, #1
 8005200:	b29b      	uxth	r3, r3
 8005202:	f003 0307 	and.w	r3, r3, #7
 8005206:	b29a      	uxth	r2, r3
 8005208:	89fb      	ldrh	r3, [r7, #14]
 800520a:	4313      	orrs	r3, r2
 800520c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	89fa      	ldrh	r2, [r7, #14]
 8005214:	60da      	str	r2, [r3, #12]
 8005216:	e04f      	b.n	80052b8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005218:	2301      	movs	r3, #1
 800521a:	77bb      	strb	r3, [r7, #30]
 800521c:	e04c      	b.n	80052b8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800521e:	7ffb      	ldrb	r3, [r7, #31]
 8005220:	2b08      	cmp	r3, #8
 8005222:	d828      	bhi.n	8005276 <UART_SetConfig+0x462>
 8005224:	a201      	add	r2, pc, #4	; (adr r2, 800522c <UART_SetConfig+0x418>)
 8005226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800522a:	bf00      	nop
 800522c:	08005251 	.word	0x08005251
 8005230:	08005259 	.word	0x08005259
 8005234:	08005261 	.word	0x08005261
 8005238:	08005277 	.word	0x08005277
 800523c:	08005267 	.word	0x08005267
 8005240:	08005277 	.word	0x08005277
 8005244:	08005277 	.word	0x08005277
 8005248:	08005277 	.word	0x08005277
 800524c:	0800526f 	.word	0x0800526f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005250:	f7fd fd96 	bl	8002d80 <HAL_RCC_GetPCLK1Freq>
 8005254:	61b8      	str	r0, [r7, #24]
        break;
 8005256:	e013      	b.n	8005280 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005258:	f7fd fda6 	bl	8002da8 <HAL_RCC_GetPCLK2Freq>
 800525c:	61b8      	str	r0, [r7, #24]
        break;
 800525e:	e00f      	b.n	8005280 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005260:	4b1d      	ldr	r3, [pc, #116]	; (80052d8 <UART_SetConfig+0x4c4>)
 8005262:	61bb      	str	r3, [r7, #24]
        break;
 8005264:	e00c      	b.n	8005280 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005266:	f7fd fcb9 	bl	8002bdc <HAL_RCC_GetSysClockFreq>
 800526a:	61b8      	str	r0, [r7, #24]
        break;
 800526c:	e008      	b.n	8005280 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800526e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005272:	61bb      	str	r3, [r7, #24]
        break;
 8005274:	e004      	b.n	8005280 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8005276:	2300      	movs	r3, #0
 8005278:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	77bb      	strb	r3, [r7, #30]
        break;
 800527e:	bf00      	nop
    }

    if (pclk != 0U)
 8005280:	69bb      	ldr	r3, [r7, #24]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d018      	beq.n	80052b8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	085a      	lsrs	r2, r3, #1
 800528c:	69bb      	ldr	r3, [r7, #24]
 800528e:	441a      	add	r2, r3
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	fbb2 f3f3 	udiv	r3, r2, r3
 8005298:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	2b0f      	cmp	r3, #15
 800529e:	d909      	bls.n	80052b4 <UART_SetConfig+0x4a0>
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052a6:	d205      	bcs.n	80052b4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80052a8:	693b      	ldr	r3, [r7, #16]
 80052aa:	b29a      	uxth	r2, r3
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	60da      	str	r2, [r3, #12]
 80052b2:	e001      	b.n	80052b8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80052b4:	2301      	movs	r3, #1
 80052b6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2200      	movs	r2, #0
 80052bc:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2200      	movs	r2, #0
 80052c2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80052c4:	7fbb      	ldrb	r3, [r7, #30]
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	3720      	adds	r7, #32
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd80      	pop	{r7, pc}
 80052ce:	bf00      	nop
 80052d0:	40007c00 	.word	0x40007c00
 80052d4:	40023800 	.word	0x40023800
 80052d8:	00f42400 	.word	0x00f42400

080052dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80052dc:	b480      	push	{r7}
 80052de:	b083      	sub	sp, #12
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e8:	f003 0301 	and.w	r3, r3, #1
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d00a      	beq.n	8005306 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	430a      	orrs	r2, r1
 8005304:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800530a:	f003 0302 	and.w	r3, r3, #2
 800530e:	2b00      	cmp	r3, #0
 8005310:	d00a      	beq.n	8005328 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	430a      	orrs	r2, r1
 8005326:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800532c:	f003 0304 	and.w	r3, r3, #4
 8005330:	2b00      	cmp	r3, #0
 8005332:	d00a      	beq.n	800534a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	430a      	orrs	r2, r1
 8005348:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800534e:	f003 0308 	and.w	r3, r3, #8
 8005352:	2b00      	cmp	r3, #0
 8005354:	d00a      	beq.n	800536c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	430a      	orrs	r2, r1
 800536a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005370:	f003 0310 	and.w	r3, r3, #16
 8005374:	2b00      	cmp	r3, #0
 8005376:	d00a      	beq.n	800538e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	689b      	ldr	r3, [r3, #8]
 800537e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	430a      	orrs	r2, r1
 800538c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005392:	f003 0320 	and.w	r3, r3, #32
 8005396:	2b00      	cmp	r3, #0
 8005398:	d00a      	beq.n	80053b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	689b      	ldr	r3, [r3, #8]
 80053a0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	430a      	orrs	r2, r1
 80053ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d01a      	beq.n	80053f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	685b      	ldr	r3, [r3, #4]
 80053c2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	430a      	orrs	r2, r1
 80053d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80053da:	d10a      	bne.n	80053f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	685b      	ldr	r3, [r3, #4]
 80053e2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	430a      	orrs	r2, r1
 80053f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d00a      	beq.n	8005414 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	430a      	orrs	r2, r1
 8005412:	605a      	str	r2, [r3, #4]
  }
}
 8005414:	bf00      	nop
 8005416:	370c      	adds	r7, #12
 8005418:	46bd      	mov	sp, r7
 800541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541e:	4770      	bx	lr

08005420 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b086      	sub	sp, #24
 8005424:	af02      	add	r7, sp, #8
 8005426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2200      	movs	r2, #0
 800542c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005430:	f7fc fbde 	bl	8001bf0 <HAL_GetTick>
 8005434:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f003 0308 	and.w	r3, r3, #8
 8005440:	2b08      	cmp	r3, #8
 8005442:	d10e      	bne.n	8005462 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005444:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005448:	9300      	str	r3, [sp, #0]
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2200      	movs	r2, #0
 800544e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f000 f831 	bl	80054ba <UART_WaitOnFlagUntilTimeout>
 8005458:	4603      	mov	r3, r0
 800545a:	2b00      	cmp	r3, #0
 800545c:	d001      	beq.n	8005462 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800545e:	2303      	movs	r3, #3
 8005460:	e027      	b.n	80054b2 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f003 0304 	and.w	r3, r3, #4
 800546c:	2b04      	cmp	r3, #4
 800546e:	d10e      	bne.n	800548e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005470:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005474:	9300      	str	r3, [sp, #0]
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2200      	movs	r2, #0
 800547a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f000 f81b 	bl	80054ba <UART_WaitOnFlagUntilTimeout>
 8005484:	4603      	mov	r3, r0
 8005486:	2b00      	cmp	r3, #0
 8005488:	d001      	beq.n	800548e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800548a:	2303      	movs	r3, #3
 800548c:	e011      	b.n	80054b2 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2220      	movs	r2, #32
 8005492:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2220      	movs	r2, #32
 8005498:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2200      	movs	r2, #0
 80054a0:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2200      	movs	r2, #0
 80054a6:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2200      	movs	r2, #0
 80054ac:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80054b0:	2300      	movs	r3, #0
}
 80054b2:	4618      	mov	r0, r3
 80054b4:	3710      	adds	r7, #16
 80054b6:	46bd      	mov	sp, r7
 80054b8:	bd80      	pop	{r7, pc}

080054ba <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80054ba:	b580      	push	{r7, lr}
 80054bc:	b09c      	sub	sp, #112	; 0x70
 80054be:	af00      	add	r7, sp, #0
 80054c0:	60f8      	str	r0, [r7, #12]
 80054c2:	60b9      	str	r1, [r7, #8]
 80054c4:	603b      	str	r3, [r7, #0]
 80054c6:	4613      	mov	r3, r2
 80054c8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054ca:	e0a7      	b.n	800561c <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054cc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80054ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054d2:	f000 80a3 	beq.w	800561c <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054d6:	f7fc fb8b 	bl	8001bf0 <HAL_GetTick>
 80054da:	4602      	mov	r2, r0
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	1ad3      	subs	r3, r2, r3
 80054e0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80054e2:	429a      	cmp	r2, r3
 80054e4:	d302      	bcc.n	80054ec <UART_WaitOnFlagUntilTimeout+0x32>
 80054e6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d13f      	bne.n	800556c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80054f4:	e853 3f00 	ldrex	r3, [r3]
 80054f8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80054fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054fc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005500:	667b      	str	r3, [r7, #100]	; 0x64
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	461a      	mov	r2, r3
 8005508:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800550a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800550c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800550e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005510:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005512:	e841 2300 	strex	r3, r2, [r1]
 8005516:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005518:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800551a:	2b00      	cmp	r3, #0
 800551c:	d1e6      	bne.n	80054ec <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	3308      	adds	r3, #8
 8005524:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005526:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005528:	e853 3f00 	ldrex	r3, [r3]
 800552c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800552e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005530:	f023 0301 	bic.w	r3, r3, #1
 8005534:	663b      	str	r3, [r7, #96]	; 0x60
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	3308      	adds	r3, #8
 800553c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800553e:	64ba      	str	r2, [r7, #72]	; 0x48
 8005540:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005542:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005544:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005546:	e841 2300 	strex	r3, r2, [r1]
 800554a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800554c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800554e:	2b00      	cmp	r3, #0
 8005550:	d1e5      	bne.n	800551e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2220      	movs	r2, #32
 8005556:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2220      	movs	r2, #32
 800555c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	2200      	movs	r2, #0
 8005564:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8005568:	2303      	movs	r3, #3
 800556a:	e068      	b.n	800563e <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f003 0304 	and.w	r3, r3, #4
 8005576:	2b00      	cmp	r3, #0
 8005578:	d050      	beq.n	800561c <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	69db      	ldr	r3, [r3, #28]
 8005580:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005584:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005588:	d148      	bne.n	800561c <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005592:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800559a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800559c:	e853 3f00 	ldrex	r3, [r3]
 80055a0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80055a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055a4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80055a8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	461a      	mov	r2, r3
 80055b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055b2:	637b      	str	r3, [r7, #52]	; 0x34
 80055b4:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055b6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80055b8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80055ba:	e841 2300 	strex	r3, r2, [r1]
 80055be:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80055c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d1e6      	bne.n	8005594 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	3308      	adds	r3, #8
 80055cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	e853 3f00 	ldrex	r3, [r3]
 80055d4:	613b      	str	r3, [r7, #16]
   return(result);
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	f023 0301 	bic.w	r3, r3, #1
 80055dc:	66bb      	str	r3, [r7, #104]	; 0x68
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	3308      	adds	r3, #8
 80055e4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80055e6:	623a      	str	r2, [r7, #32]
 80055e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ea:	69f9      	ldr	r1, [r7, #28]
 80055ec:	6a3a      	ldr	r2, [r7, #32]
 80055ee:	e841 2300 	strex	r3, r2, [r1]
 80055f2:	61bb      	str	r3, [r7, #24]
   return(result);
 80055f4:	69bb      	ldr	r3, [r7, #24]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d1e5      	bne.n	80055c6 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2220      	movs	r2, #32
 80055fe:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2220      	movs	r2, #32
 8005604:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2220      	movs	r2, #32
 800560c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2200      	movs	r2, #0
 8005614:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005618:	2303      	movs	r3, #3
 800561a:	e010      	b.n	800563e <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	69da      	ldr	r2, [r3, #28]
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	4013      	ands	r3, r2
 8005626:	68ba      	ldr	r2, [r7, #8]
 8005628:	429a      	cmp	r2, r3
 800562a:	bf0c      	ite	eq
 800562c:	2301      	moveq	r3, #1
 800562e:	2300      	movne	r3, #0
 8005630:	b2db      	uxtb	r3, r3
 8005632:	461a      	mov	r2, r3
 8005634:	79fb      	ldrb	r3, [r7, #7]
 8005636:	429a      	cmp	r2, r3
 8005638:	f43f af48 	beq.w	80054cc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800563c:	2300      	movs	r3, #0
}
 800563e:	4618      	mov	r0, r3
 8005640:	3770      	adds	r7, #112	; 0x70
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
	...

08005648 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005648:	b480      	push	{r7}
 800564a:	b097      	sub	sp, #92	; 0x5c
 800564c:	af00      	add	r7, sp, #0
 800564e:	60f8      	str	r0, [r7, #12]
 8005650:	60b9      	str	r1, [r7, #8]
 8005652:	4613      	mov	r3, r2
 8005654:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	68ba      	ldr	r2, [r7, #8]
 800565a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	88fa      	ldrh	r2, [r7, #6]
 8005660:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	88fa      	ldrh	r2, [r7, #6]
 8005668:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	2200      	movs	r2, #0
 8005670:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	689b      	ldr	r3, [r3, #8]
 8005676:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800567a:	d10e      	bne.n	800569a <UART_Start_Receive_IT+0x52>
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	691b      	ldr	r3, [r3, #16]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d105      	bne.n	8005690 <UART_Start_Receive_IT+0x48>
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f240 12ff 	movw	r2, #511	; 0x1ff
 800568a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800568e:	e02d      	b.n	80056ec <UART_Start_Receive_IT+0xa4>
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	22ff      	movs	r2, #255	; 0xff
 8005694:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005698:	e028      	b.n	80056ec <UART_Start_Receive_IT+0xa4>
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	689b      	ldr	r3, [r3, #8]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d10d      	bne.n	80056be <UART_Start_Receive_IT+0x76>
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	691b      	ldr	r3, [r3, #16]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d104      	bne.n	80056b4 <UART_Start_Receive_IT+0x6c>
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	22ff      	movs	r2, #255	; 0xff
 80056ae:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80056b2:	e01b      	b.n	80056ec <UART_Start_Receive_IT+0xa4>
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	227f      	movs	r2, #127	; 0x7f
 80056b8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80056bc:	e016      	b.n	80056ec <UART_Start_Receive_IT+0xa4>
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80056c6:	d10d      	bne.n	80056e4 <UART_Start_Receive_IT+0x9c>
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	691b      	ldr	r3, [r3, #16]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d104      	bne.n	80056da <UART_Start_Receive_IT+0x92>
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	227f      	movs	r2, #127	; 0x7f
 80056d4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80056d8:	e008      	b.n	80056ec <UART_Start_Receive_IT+0xa4>
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	223f      	movs	r2, #63	; 0x3f
 80056de:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80056e2:	e003      	b.n	80056ec <UART_Start_Receive_IT+0xa4>
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2200      	movs	r2, #0
 80056e8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2200      	movs	r2, #0
 80056f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2222      	movs	r2, #34	; 0x22
 80056f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	3308      	adds	r3, #8
 8005702:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005704:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005706:	e853 3f00 	ldrex	r3, [r3]
 800570a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800570c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800570e:	f043 0301 	orr.w	r3, r3, #1
 8005712:	657b      	str	r3, [r7, #84]	; 0x54
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	3308      	adds	r3, #8
 800571a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800571c:	64ba      	str	r2, [r7, #72]	; 0x48
 800571e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005720:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005722:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005724:	e841 2300 	strex	r3, r2, [r1]
 8005728:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800572a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800572c:	2b00      	cmp	r3, #0
 800572e:	d1e5      	bne.n	80056fc <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	689b      	ldr	r3, [r3, #8]
 8005734:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005738:	d107      	bne.n	800574a <UART_Start_Receive_IT+0x102>
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	691b      	ldr	r3, [r3, #16]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d103      	bne.n	800574a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	4a21      	ldr	r2, [pc, #132]	; (80057cc <UART_Start_Receive_IT+0x184>)
 8005746:	669a      	str	r2, [r3, #104]	; 0x68
 8005748:	e002      	b.n	8005750 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	4a20      	ldr	r2, [pc, #128]	; (80057d0 <UART_Start_Receive_IT+0x188>)
 800574e:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	691b      	ldr	r3, [r3, #16]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d019      	beq.n	800578c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800575e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005760:	e853 3f00 	ldrex	r3, [r3]
 8005764:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005768:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800576c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	461a      	mov	r2, r3
 8005774:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005776:	637b      	str	r3, [r7, #52]	; 0x34
 8005778:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800577a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800577c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800577e:	e841 2300 	strex	r3, r2, [r1]
 8005782:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005784:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005786:	2b00      	cmp	r3, #0
 8005788:	d1e6      	bne.n	8005758 <UART_Start_Receive_IT+0x110>
 800578a:	e018      	b.n	80057be <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	e853 3f00 	ldrex	r3, [r3]
 8005798:	613b      	str	r3, [r7, #16]
   return(result);
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	f043 0320 	orr.w	r3, r3, #32
 80057a0:	653b      	str	r3, [r7, #80]	; 0x50
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	461a      	mov	r2, r3
 80057a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80057aa:	623b      	str	r3, [r7, #32]
 80057ac:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ae:	69f9      	ldr	r1, [r7, #28]
 80057b0:	6a3a      	ldr	r2, [r7, #32]
 80057b2:	e841 2300 	strex	r3, r2, [r1]
 80057b6:	61bb      	str	r3, [r7, #24]
   return(result);
 80057b8:	69bb      	ldr	r3, [r7, #24]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d1e6      	bne.n	800578c <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 80057be:	2300      	movs	r3, #0
}
 80057c0:	4618      	mov	r0, r3
 80057c2:	375c      	adds	r7, #92	; 0x5c
 80057c4:	46bd      	mov	sp, r7
 80057c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ca:	4770      	bx	lr
 80057cc:	08005bf9 	.word	0x08005bf9
 80057d0:	08005a93 	.word	0x08005a93

080057d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b095      	sub	sp, #84	; 0x54
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057e4:	e853 3f00 	ldrex	r3, [r3]
 80057e8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80057ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057ec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80057f0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	461a      	mov	r2, r3
 80057f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057fa:	643b      	str	r3, [r7, #64]	; 0x40
 80057fc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057fe:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005800:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005802:	e841 2300 	strex	r3, r2, [r1]
 8005806:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005808:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800580a:	2b00      	cmp	r3, #0
 800580c:	d1e6      	bne.n	80057dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	3308      	adds	r3, #8
 8005814:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005816:	6a3b      	ldr	r3, [r7, #32]
 8005818:	e853 3f00 	ldrex	r3, [r3]
 800581c:	61fb      	str	r3, [r7, #28]
   return(result);
 800581e:	69fb      	ldr	r3, [r7, #28]
 8005820:	f023 0301 	bic.w	r3, r3, #1
 8005824:	64bb      	str	r3, [r7, #72]	; 0x48
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	3308      	adds	r3, #8
 800582c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800582e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005830:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005832:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005834:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005836:	e841 2300 	strex	r3, r2, [r1]
 800583a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800583c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800583e:	2b00      	cmp	r3, #0
 8005840:	d1e5      	bne.n	800580e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005846:	2b01      	cmp	r3, #1
 8005848:	d118      	bne.n	800587c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	e853 3f00 	ldrex	r3, [r3]
 8005856:	60bb      	str	r3, [r7, #8]
   return(result);
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	f023 0310 	bic.w	r3, r3, #16
 800585e:	647b      	str	r3, [r7, #68]	; 0x44
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	461a      	mov	r2, r3
 8005866:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005868:	61bb      	str	r3, [r7, #24]
 800586a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800586c:	6979      	ldr	r1, [r7, #20]
 800586e:	69ba      	ldr	r2, [r7, #24]
 8005870:	e841 2300 	strex	r3, r2, [r1]
 8005874:	613b      	str	r3, [r7, #16]
   return(result);
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d1e6      	bne.n	800584a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2220      	movs	r2, #32
 8005880:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2200      	movs	r2, #0
 8005888:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2200      	movs	r2, #0
 800588e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005890:	bf00      	nop
 8005892:	3754      	adds	r7, #84	; 0x54
 8005894:	46bd      	mov	sp, r7
 8005896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589a:	4770      	bx	lr

0800589c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b084      	sub	sp, #16
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058a8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2200      	movs	r2, #0
 80058ae:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2200      	movs	r2, #0
 80058b6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80058ba:	68f8      	ldr	r0, [r7, #12]
 80058bc:	f7ff fa8a 	bl	8004dd4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80058c0:	bf00      	nop
 80058c2:	3710      	adds	r7, #16
 80058c4:	46bd      	mov	sp, r7
 80058c6:	bd80      	pop	{r7, pc}

080058c8 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80058c8:	b480      	push	{r7}
 80058ca:	b08f      	sub	sp, #60	; 0x3c
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80058d4:	2b21      	cmp	r3, #33	; 0x21
 80058d6:	d14c      	bne.n	8005972 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80058de:	b29b      	uxth	r3, r3
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d132      	bne.n	800594a <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ea:	6a3b      	ldr	r3, [r7, #32]
 80058ec:	e853 3f00 	ldrex	r3, [r3]
 80058f0:	61fb      	str	r3, [r7, #28]
   return(result);
 80058f2:	69fb      	ldr	r3, [r7, #28]
 80058f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80058f8:	637b      	str	r3, [r7, #52]	; 0x34
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	461a      	mov	r2, r3
 8005900:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005902:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005904:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005906:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005908:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800590a:	e841 2300 	strex	r3, r2, [r1]
 800590e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005912:	2b00      	cmp	r3, #0
 8005914:	d1e6      	bne.n	80058e4 <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	e853 3f00 	ldrex	r3, [r3]
 8005922:	60bb      	str	r3, [r7, #8]
   return(result);
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800592a:	633b      	str	r3, [r7, #48]	; 0x30
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	461a      	mov	r2, r3
 8005932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005934:	61bb      	str	r3, [r7, #24]
 8005936:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005938:	6979      	ldr	r1, [r7, #20]
 800593a:	69ba      	ldr	r2, [r7, #24]
 800593c:	e841 2300 	strex	r3, r2, [r1]
 8005940:	613b      	str	r3, [r7, #16]
   return(result);
 8005942:	693b      	ldr	r3, [r7, #16]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d1e6      	bne.n	8005916 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8005948:	e013      	b.n	8005972 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800594e:	781a      	ldrb	r2, [r3, #0]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800595a:	1c5a      	adds	r2, r3, #1
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005966:	b29b      	uxth	r3, r3
 8005968:	3b01      	subs	r3, #1
 800596a:	b29a      	uxth	r2, r3
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8005972:	bf00      	nop
 8005974:	373c      	adds	r7, #60	; 0x3c
 8005976:	46bd      	mov	sp, r7
 8005978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597c:	4770      	bx	lr

0800597e <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800597e:	b480      	push	{r7}
 8005980:	b091      	sub	sp, #68	; 0x44
 8005982:	af00      	add	r7, sp, #0
 8005984:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800598a:	2b21      	cmp	r3, #33	; 0x21
 800598c:	d151      	bne.n	8005a32 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005994:	b29b      	uxth	r3, r3
 8005996:	2b00      	cmp	r3, #0
 8005998:	d132      	bne.n	8005a00 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a2:	e853 3f00 	ldrex	r3, [r3]
 80059a6:	623b      	str	r3, [r7, #32]
   return(result);
 80059a8:	6a3b      	ldr	r3, [r7, #32]
 80059aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80059ae:	63bb      	str	r3, [r7, #56]	; 0x38
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	461a      	mov	r2, r3
 80059b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059b8:	633b      	str	r3, [r7, #48]	; 0x30
 80059ba:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059bc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80059be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059c0:	e841 2300 	strex	r3, r2, [r1]
 80059c4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80059c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d1e6      	bne.n	800599a <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	e853 3f00 	ldrex	r3, [r3]
 80059d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059e0:	637b      	str	r3, [r7, #52]	; 0x34
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	461a      	mov	r2, r3
 80059e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059ea:	61fb      	str	r3, [r7, #28]
 80059ec:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ee:	69b9      	ldr	r1, [r7, #24]
 80059f0:	69fa      	ldr	r2, [r7, #28]
 80059f2:	e841 2300 	strex	r3, r2, [r1]
 80059f6:	617b      	str	r3, [r7, #20]
   return(result);
 80059f8:	697b      	ldr	r3, [r7, #20]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d1e6      	bne.n	80059cc <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80059fe:	e018      	b.n	8005a32 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a04:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8005a06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a08:	881b      	ldrh	r3, [r3, #0]
 8005a0a:	461a      	mov	r2, r3
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a14:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a1a:	1c9a      	adds	r2, r3, #2
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005a26:	b29b      	uxth	r3, r3
 8005a28:	3b01      	subs	r3, #1
 8005a2a:	b29a      	uxth	r2, r3
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8005a32:	bf00      	nop
 8005a34:	3744      	adds	r7, #68	; 0x44
 8005a36:	46bd      	mov	sp, r7
 8005a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3c:	4770      	bx	lr

08005a3e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005a3e:	b580      	push	{r7, lr}
 8005a40:	b088      	sub	sp, #32
 8005a42:	af00      	add	r7, sp, #0
 8005a44:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	e853 3f00 	ldrex	r3, [r3]
 8005a52:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a5a:	61fb      	str	r3, [r7, #28]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	461a      	mov	r2, r3
 8005a62:	69fb      	ldr	r3, [r7, #28]
 8005a64:	61bb      	str	r3, [r7, #24]
 8005a66:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a68:	6979      	ldr	r1, [r7, #20]
 8005a6a:	69ba      	ldr	r2, [r7, #24]
 8005a6c:	e841 2300 	strex	r3, r2, [r1]
 8005a70:	613b      	str	r3, [r7, #16]
   return(result);
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d1e6      	bne.n	8005a46 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2220      	movs	r2, #32
 8005a7c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2200      	movs	r2, #0
 8005a82:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005a84:	6878      	ldr	r0, [r7, #4]
 8005a86:	f7fb fdf1 	bl	800166c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a8a:	bf00      	nop
 8005a8c:	3720      	adds	r7, #32
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}

08005a92 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005a92:	b580      	push	{r7, lr}
 8005a94:	b096      	sub	sp, #88	; 0x58
 8005a96:	af00      	add	r7, sp, #0
 8005a98:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005aa0:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005aaa:	2b22      	cmp	r3, #34	; 0x22
 8005aac:	f040 8098 	bne.w	8005be0 <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ab6:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005aba:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8005abe:	b2d9      	uxtb	r1, r3
 8005ac0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8005ac4:	b2da      	uxtb	r2, r3
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005aca:	400a      	ands	r2, r1
 8005acc:	b2d2      	uxtb	r2, r2
 8005ace:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ad4:	1c5a      	adds	r2, r3, #1
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005ae0:	b29b      	uxth	r3, r3
 8005ae2:	3b01      	subs	r3, #1
 8005ae4:	b29a      	uxth	r2, r3
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005af2:	b29b      	uxth	r3, r3
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d17b      	bne.n	8005bf0 <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005afe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b00:	e853 3f00 	ldrex	r3, [r3]
 8005b04:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005b06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b08:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b0c:	653b      	str	r3, [r7, #80]	; 0x50
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	461a      	mov	r2, r3
 8005b14:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b16:	647b      	str	r3, [r7, #68]	; 0x44
 8005b18:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b1a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005b1c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005b1e:	e841 2300 	strex	r3, r2, [r1]
 8005b22:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005b24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d1e6      	bne.n	8005af8 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	3308      	adds	r3, #8
 8005b30:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b34:	e853 3f00 	ldrex	r3, [r3]
 8005b38:	623b      	str	r3, [r7, #32]
   return(result);
 8005b3a:	6a3b      	ldr	r3, [r7, #32]
 8005b3c:	f023 0301 	bic.w	r3, r3, #1
 8005b40:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	3308      	adds	r3, #8
 8005b48:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005b4a:	633a      	str	r2, [r7, #48]	; 0x30
 8005b4c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b4e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005b50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b52:	e841 2300 	strex	r3, r2, [r1]
 8005b56:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005b58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d1e5      	bne.n	8005b2a <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2220      	movs	r2, #32
 8005b62:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2200      	movs	r2, #0
 8005b6a:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b76:	2b01      	cmp	r3, #1
 8005b78:	d12e      	bne.n	8005bd8 <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b86:	693b      	ldr	r3, [r7, #16]
 8005b88:	e853 3f00 	ldrex	r3, [r3]
 8005b8c:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	f023 0310 	bic.w	r3, r3, #16
 8005b94:	64bb      	str	r3, [r7, #72]	; 0x48
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	461a      	mov	r2, r3
 8005b9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b9e:	61fb      	str	r3, [r7, #28]
 8005ba0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ba2:	69b9      	ldr	r1, [r7, #24]
 8005ba4:	69fa      	ldr	r2, [r7, #28]
 8005ba6:	e841 2300 	strex	r3, r2, [r1]
 8005baa:	617b      	str	r3, [r7, #20]
   return(result);
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d1e6      	bne.n	8005b80 <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	69db      	ldr	r3, [r3, #28]
 8005bb8:	f003 0310 	and.w	r3, r3, #16
 8005bbc:	2b10      	cmp	r3, #16
 8005bbe:	d103      	bne.n	8005bc8 <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	2210      	movs	r2, #16
 8005bc6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005bce:	4619      	mov	r1, r3
 8005bd0:	6878      	ldr	r0, [r7, #4]
 8005bd2:	f7ff f909 	bl	8004de8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005bd6:	e00b      	b.n	8005bf0 <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8005bd8:	6878      	ldr	r0, [r7, #4]
 8005bda:	f7fb fd1b 	bl	8001614 <HAL_UART_RxCpltCallback>
}
 8005bde:	e007      	b.n	8005bf0 <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	699a      	ldr	r2, [r3, #24]
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f042 0208 	orr.w	r2, r2, #8
 8005bee:	619a      	str	r2, [r3, #24]
}
 8005bf0:	bf00      	nop
 8005bf2:	3758      	adds	r7, #88	; 0x58
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}

08005bf8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b096      	sub	sp, #88	; 0x58
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005c06:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005c10:	2b22      	cmp	r3, #34	; 0x22
 8005c12:	f040 8098 	bne.w	8005d46 <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c1c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c24:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8005c26:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8005c2a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8005c2e:	4013      	ands	r3, r2
 8005c30:	b29a      	uxth	r2, r3
 8005c32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005c34:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c3a:	1c9a      	adds	r2, r3, #2
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005c46:	b29b      	uxth	r3, r3
 8005c48:	3b01      	subs	r3, #1
 8005c4a:	b29a      	uxth	r2, r3
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005c58:	b29b      	uxth	r3, r3
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d17b      	bne.n	8005d56 <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c66:	e853 3f00 	ldrex	r3, [r3]
 8005c6a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005c6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c6e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005c72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	461a      	mov	r2, r3
 8005c7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c7c:	643b      	str	r3, [r7, #64]	; 0x40
 8005c7e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c80:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005c82:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005c84:	e841 2300 	strex	r3, r2, [r1]
 8005c88:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005c8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d1e6      	bne.n	8005c5e <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	3308      	adds	r3, #8
 8005c96:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c98:	6a3b      	ldr	r3, [r7, #32]
 8005c9a:	e853 3f00 	ldrex	r3, [r3]
 8005c9e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ca0:	69fb      	ldr	r3, [r7, #28]
 8005ca2:	f023 0301 	bic.w	r3, r3, #1
 8005ca6:	64bb      	str	r3, [r7, #72]	; 0x48
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	3308      	adds	r3, #8
 8005cae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005cb0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005cb2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cb4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005cb6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005cb8:	e841 2300 	strex	r3, r2, [r1]
 8005cbc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d1e5      	bne.n	8005c90 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2220      	movs	r2, #32
 8005cc8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2200      	movs	r2, #0
 8005cd0:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cdc:	2b01      	cmp	r3, #1
 8005cde:	d12e      	bne.n	8005d3e <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	e853 3f00 	ldrex	r3, [r3]
 8005cf2:	60bb      	str	r3, [r7, #8]
   return(result);
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	f023 0310 	bic.w	r3, r3, #16
 8005cfa:	647b      	str	r3, [r7, #68]	; 0x44
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	461a      	mov	r2, r3
 8005d02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005d04:	61bb      	str	r3, [r7, #24]
 8005d06:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d08:	6979      	ldr	r1, [r7, #20]
 8005d0a:	69ba      	ldr	r2, [r7, #24]
 8005d0c:	e841 2300 	strex	r3, r2, [r1]
 8005d10:	613b      	str	r3, [r7, #16]
   return(result);
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d1e6      	bne.n	8005ce6 <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	69db      	ldr	r3, [r3, #28]
 8005d1e:	f003 0310 	and.w	r3, r3, #16
 8005d22:	2b10      	cmp	r3, #16
 8005d24:	d103      	bne.n	8005d2e <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	2210      	movs	r2, #16
 8005d2c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005d34:	4619      	mov	r1, r3
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f7ff f856 	bl	8004de8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005d3c:	e00b      	b.n	8005d56 <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f7fb fc68 	bl	8001614 <HAL_UART_RxCpltCallback>
}
 8005d44:	e007      	b.n	8005d56 <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	699a      	ldr	r2, [r3, #24]
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f042 0208 	orr.w	r2, r2, #8
 8005d54:	619a      	str	r2, [r3, #24]
}
 8005d56:	bf00      	nop
 8005d58:	3758      	adds	r7, #88	; 0x58
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}

08005d5e <atoi>:
 8005d5e:	220a      	movs	r2, #10
 8005d60:	2100      	movs	r1, #0
 8005d62:	f000 b8d7 	b.w	8005f14 <strtol>
	...

08005d68 <__errno>:
 8005d68:	4b01      	ldr	r3, [pc, #4]	; (8005d70 <__errno+0x8>)
 8005d6a:	6818      	ldr	r0, [r3, #0]
 8005d6c:	4770      	bx	lr
 8005d6e:	bf00      	nop
 8005d70:	2000000c 	.word	0x2000000c

08005d74 <__libc_init_array>:
 8005d74:	b570      	push	{r4, r5, r6, lr}
 8005d76:	4d0d      	ldr	r5, [pc, #52]	; (8005dac <__libc_init_array+0x38>)
 8005d78:	4c0d      	ldr	r4, [pc, #52]	; (8005db0 <__libc_init_array+0x3c>)
 8005d7a:	1b64      	subs	r4, r4, r5
 8005d7c:	10a4      	asrs	r4, r4, #2
 8005d7e:	2600      	movs	r6, #0
 8005d80:	42a6      	cmp	r6, r4
 8005d82:	d109      	bne.n	8005d98 <__libc_init_array+0x24>
 8005d84:	4d0b      	ldr	r5, [pc, #44]	; (8005db4 <__libc_init_array+0x40>)
 8005d86:	4c0c      	ldr	r4, [pc, #48]	; (8005db8 <__libc_init_array+0x44>)
 8005d88:	f000 fdb6 	bl	80068f8 <_init>
 8005d8c:	1b64      	subs	r4, r4, r5
 8005d8e:	10a4      	asrs	r4, r4, #2
 8005d90:	2600      	movs	r6, #0
 8005d92:	42a6      	cmp	r6, r4
 8005d94:	d105      	bne.n	8005da2 <__libc_init_array+0x2e>
 8005d96:	bd70      	pop	{r4, r5, r6, pc}
 8005d98:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d9c:	4798      	blx	r3
 8005d9e:	3601      	adds	r6, #1
 8005da0:	e7ee      	b.n	8005d80 <__libc_init_array+0xc>
 8005da2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005da6:	4798      	blx	r3
 8005da8:	3601      	adds	r6, #1
 8005daa:	e7f2      	b.n	8005d92 <__libc_init_array+0x1e>
 8005dac:	08006b00 	.word	0x08006b00
 8005db0:	08006b00 	.word	0x08006b00
 8005db4:	08006b00 	.word	0x08006b00
 8005db8:	08006b04 	.word	0x08006b04

08005dbc <memset>:
 8005dbc:	4402      	add	r2, r0
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d100      	bne.n	8005dc6 <memset+0xa>
 8005dc4:	4770      	bx	lr
 8005dc6:	f803 1b01 	strb.w	r1, [r3], #1
 8005dca:	e7f9      	b.n	8005dc0 <memset+0x4>

08005dcc <strchr>:
 8005dcc:	b2c9      	uxtb	r1, r1
 8005dce:	4603      	mov	r3, r0
 8005dd0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005dd4:	b11a      	cbz	r2, 8005dde <strchr+0x12>
 8005dd6:	428a      	cmp	r2, r1
 8005dd8:	d1f9      	bne.n	8005dce <strchr+0x2>
 8005dda:	4618      	mov	r0, r3
 8005ddc:	4770      	bx	lr
 8005dde:	2900      	cmp	r1, #0
 8005de0:	bf18      	it	ne
 8005de2:	2300      	movne	r3, #0
 8005de4:	e7f9      	b.n	8005dda <strchr+0xe>

08005de6 <strncmp>:
 8005de6:	b510      	push	{r4, lr}
 8005de8:	b17a      	cbz	r2, 8005e0a <strncmp+0x24>
 8005dea:	4603      	mov	r3, r0
 8005dec:	3901      	subs	r1, #1
 8005dee:	1884      	adds	r4, r0, r2
 8005df0:	f813 0b01 	ldrb.w	r0, [r3], #1
 8005df4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8005df8:	4290      	cmp	r0, r2
 8005dfa:	d101      	bne.n	8005e00 <strncmp+0x1a>
 8005dfc:	42a3      	cmp	r3, r4
 8005dfe:	d101      	bne.n	8005e04 <strncmp+0x1e>
 8005e00:	1a80      	subs	r0, r0, r2
 8005e02:	bd10      	pop	{r4, pc}
 8005e04:	2800      	cmp	r0, #0
 8005e06:	d1f3      	bne.n	8005df0 <strncmp+0xa>
 8005e08:	e7fa      	b.n	8005e00 <strncmp+0x1a>
 8005e0a:	4610      	mov	r0, r2
 8005e0c:	e7f9      	b.n	8005e02 <strncmp+0x1c>
	...

08005e10 <_strtol_l.constprop.0>:
 8005e10:	2b01      	cmp	r3, #1
 8005e12:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e16:	d001      	beq.n	8005e1c <_strtol_l.constprop.0+0xc>
 8005e18:	2b24      	cmp	r3, #36	; 0x24
 8005e1a:	d906      	bls.n	8005e2a <_strtol_l.constprop.0+0x1a>
 8005e1c:	f7ff ffa4 	bl	8005d68 <__errno>
 8005e20:	2316      	movs	r3, #22
 8005e22:	6003      	str	r3, [r0, #0]
 8005e24:	2000      	movs	r0, #0
 8005e26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e2a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8005f10 <_strtol_l.constprop.0+0x100>
 8005e2e:	460d      	mov	r5, r1
 8005e30:	462e      	mov	r6, r5
 8005e32:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005e36:	f814 700c 	ldrb.w	r7, [r4, ip]
 8005e3a:	f017 0708 	ands.w	r7, r7, #8
 8005e3e:	d1f7      	bne.n	8005e30 <_strtol_l.constprop.0+0x20>
 8005e40:	2c2d      	cmp	r4, #45	; 0x2d
 8005e42:	d132      	bne.n	8005eaa <_strtol_l.constprop.0+0x9a>
 8005e44:	782c      	ldrb	r4, [r5, #0]
 8005e46:	2701      	movs	r7, #1
 8005e48:	1cb5      	adds	r5, r6, #2
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d05b      	beq.n	8005f06 <_strtol_l.constprop.0+0xf6>
 8005e4e:	2b10      	cmp	r3, #16
 8005e50:	d109      	bne.n	8005e66 <_strtol_l.constprop.0+0x56>
 8005e52:	2c30      	cmp	r4, #48	; 0x30
 8005e54:	d107      	bne.n	8005e66 <_strtol_l.constprop.0+0x56>
 8005e56:	782c      	ldrb	r4, [r5, #0]
 8005e58:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8005e5c:	2c58      	cmp	r4, #88	; 0x58
 8005e5e:	d14d      	bne.n	8005efc <_strtol_l.constprop.0+0xec>
 8005e60:	786c      	ldrb	r4, [r5, #1]
 8005e62:	2310      	movs	r3, #16
 8005e64:	3502      	adds	r5, #2
 8005e66:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8005e6a:	f108 38ff 	add.w	r8, r8, #4294967295
 8005e6e:	f04f 0c00 	mov.w	ip, #0
 8005e72:	fbb8 f9f3 	udiv	r9, r8, r3
 8005e76:	4666      	mov	r6, ip
 8005e78:	fb03 8a19 	mls	sl, r3, r9, r8
 8005e7c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8005e80:	f1be 0f09 	cmp.w	lr, #9
 8005e84:	d816      	bhi.n	8005eb4 <_strtol_l.constprop.0+0xa4>
 8005e86:	4674      	mov	r4, lr
 8005e88:	42a3      	cmp	r3, r4
 8005e8a:	dd24      	ble.n	8005ed6 <_strtol_l.constprop.0+0xc6>
 8005e8c:	f1bc 0f00 	cmp.w	ip, #0
 8005e90:	db1e      	blt.n	8005ed0 <_strtol_l.constprop.0+0xc0>
 8005e92:	45b1      	cmp	r9, r6
 8005e94:	d31c      	bcc.n	8005ed0 <_strtol_l.constprop.0+0xc0>
 8005e96:	d101      	bne.n	8005e9c <_strtol_l.constprop.0+0x8c>
 8005e98:	45a2      	cmp	sl, r4
 8005e9a:	db19      	blt.n	8005ed0 <_strtol_l.constprop.0+0xc0>
 8005e9c:	fb06 4603 	mla	r6, r6, r3, r4
 8005ea0:	f04f 0c01 	mov.w	ip, #1
 8005ea4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005ea8:	e7e8      	b.n	8005e7c <_strtol_l.constprop.0+0x6c>
 8005eaa:	2c2b      	cmp	r4, #43	; 0x2b
 8005eac:	bf04      	itt	eq
 8005eae:	782c      	ldrbeq	r4, [r5, #0]
 8005eb0:	1cb5      	addeq	r5, r6, #2
 8005eb2:	e7ca      	b.n	8005e4a <_strtol_l.constprop.0+0x3a>
 8005eb4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8005eb8:	f1be 0f19 	cmp.w	lr, #25
 8005ebc:	d801      	bhi.n	8005ec2 <_strtol_l.constprop.0+0xb2>
 8005ebe:	3c37      	subs	r4, #55	; 0x37
 8005ec0:	e7e2      	b.n	8005e88 <_strtol_l.constprop.0+0x78>
 8005ec2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8005ec6:	f1be 0f19 	cmp.w	lr, #25
 8005eca:	d804      	bhi.n	8005ed6 <_strtol_l.constprop.0+0xc6>
 8005ecc:	3c57      	subs	r4, #87	; 0x57
 8005ece:	e7db      	b.n	8005e88 <_strtol_l.constprop.0+0x78>
 8005ed0:	f04f 3cff 	mov.w	ip, #4294967295
 8005ed4:	e7e6      	b.n	8005ea4 <_strtol_l.constprop.0+0x94>
 8005ed6:	f1bc 0f00 	cmp.w	ip, #0
 8005eda:	da05      	bge.n	8005ee8 <_strtol_l.constprop.0+0xd8>
 8005edc:	2322      	movs	r3, #34	; 0x22
 8005ede:	6003      	str	r3, [r0, #0]
 8005ee0:	4646      	mov	r6, r8
 8005ee2:	b942      	cbnz	r2, 8005ef6 <_strtol_l.constprop.0+0xe6>
 8005ee4:	4630      	mov	r0, r6
 8005ee6:	e79e      	b.n	8005e26 <_strtol_l.constprop.0+0x16>
 8005ee8:	b107      	cbz	r7, 8005eec <_strtol_l.constprop.0+0xdc>
 8005eea:	4276      	negs	r6, r6
 8005eec:	2a00      	cmp	r2, #0
 8005eee:	d0f9      	beq.n	8005ee4 <_strtol_l.constprop.0+0xd4>
 8005ef0:	f1bc 0f00 	cmp.w	ip, #0
 8005ef4:	d000      	beq.n	8005ef8 <_strtol_l.constprop.0+0xe8>
 8005ef6:	1e69      	subs	r1, r5, #1
 8005ef8:	6011      	str	r1, [r2, #0]
 8005efa:	e7f3      	b.n	8005ee4 <_strtol_l.constprop.0+0xd4>
 8005efc:	2430      	movs	r4, #48	; 0x30
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d1b1      	bne.n	8005e66 <_strtol_l.constprop.0+0x56>
 8005f02:	2308      	movs	r3, #8
 8005f04:	e7af      	b.n	8005e66 <_strtol_l.constprop.0+0x56>
 8005f06:	2c30      	cmp	r4, #48	; 0x30
 8005f08:	d0a5      	beq.n	8005e56 <_strtol_l.constprop.0+0x46>
 8005f0a:	230a      	movs	r3, #10
 8005f0c:	e7ab      	b.n	8005e66 <_strtol_l.constprop.0+0x56>
 8005f0e:	bf00      	nop
 8005f10:	080069c5 	.word	0x080069c5

08005f14 <strtol>:
 8005f14:	4613      	mov	r3, r2
 8005f16:	460a      	mov	r2, r1
 8005f18:	4601      	mov	r1, r0
 8005f1a:	4802      	ldr	r0, [pc, #8]	; (8005f24 <strtol+0x10>)
 8005f1c:	6800      	ldr	r0, [r0, #0]
 8005f1e:	f7ff bf77 	b.w	8005e10 <_strtol_l.constprop.0>
 8005f22:	bf00      	nop
 8005f24:	2000000c 	.word	0x2000000c

08005f28 <_vsiprintf_r>:
 8005f28:	b500      	push	{lr}
 8005f2a:	b09b      	sub	sp, #108	; 0x6c
 8005f2c:	9100      	str	r1, [sp, #0]
 8005f2e:	9104      	str	r1, [sp, #16]
 8005f30:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005f34:	9105      	str	r1, [sp, #20]
 8005f36:	9102      	str	r1, [sp, #8]
 8005f38:	4905      	ldr	r1, [pc, #20]	; (8005f50 <_vsiprintf_r+0x28>)
 8005f3a:	9103      	str	r1, [sp, #12]
 8005f3c:	4669      	mov	r1, sp
 8005f3e:	f000 f86f 	bl	8006020 <_svfiprintf_r>
 8005f42:	9b00      	ldr	r3, [sp, #0]
 8005f44:	2200      	movs	r2, #0
 8005f46:	701a      	strb	r2, [r3, #0]
 8005f48:	b01b      	add	sp, #108	; 0x6c
 8005f4a:	f85d fb04 	ldr.w	pc, [sp], #4
 8005f4e:	bf00      	nop
 8005f50:	ffff0208 	.word	0xffff0208

08005f54 <vsiprintf>:
 8005f54:	4613      	mov	r3, r2
 8005f56:	460a      	mov	r2, r1
 8005f58:	4601      	mov	r1, r0
 8005f5a:	4802      	ldr	r0, [pc, #8]	; (8005f64 <vsiprintf+0x10>)
 8005f5c:	6800      	ldr	r0, [r0, #0]
 8005f5e:	f7ff bfe3 	b.w	8005f28 <_vsiprintf_r>
 8005f62:	bf00      	nop
 8005f64:	2000000c 	.word	0x2000000c

08005f68 <__ssputs_r>:
 8005f68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f6c:	688e      	ldr	r6, [r1, #8]
 8005f6e:	429e      	cmp	r6, r3
 8005f70:	4682      	mov	sl, r0
 8005f72:	460c      	mov	r4, r1
 8005f74:	4690      	mov	r8, r2
 8005f76:	461f      	mov	r7, r3
 8005f78:	d838      	bhi.n	8005fec <__ssputs_r+0x84>
 8005f7a:	898a      	ldrh	r2, [r1, #12]
 8005f7c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005f80:	d032      	beq.n	8005fe8 <__ssputs_r+0x80>
 8005f82:	6825      	ldr	r5, [r4, #0]
 8005f84:	6909      	ldr	r1, [r1, #16]
 8005f86:	eba5 0901 	sub.w	r9, r5, r1
 8005f8a:	6965      	ldr	r5, [r4, #20]
 8005f8c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005f90:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005f94:	3301      	adds	r3, #1
 8005f96:	444b      	add	r3, r9
 8005f98:	106d      	asrs	r5, r5, #1
 8005f9a:	429d      	cmp	r5, r3
 8005f9c:	bf38      	it	cc
 8005f9e:	461d      	movcc	r5, r3
 8005fa0:	0553      	lsls	r3, r2, #21
 8005fa2:	d531      	bpl.n	8006008 <__ssputs_r+0xa0>
 8005fa4:	4629      	mov	r1, r5
 8005fa6:	f000 fb63 	bl	8006670 <_malloc_r>
 8005faa:	4606      	mov	r6, r0
 8005fac:	b950      	cbnz	r0, 8005fc4 <__ssputs_r+0x5c>
 8005fae:	230c      	movs	r3, #12
 8005fb0:	f8ca 3000 	str.w	r3, [sl]
 8005fb4:	89a3      	ldrh	r3, [r4, #12]
 8005fb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005fba:	81a3      	strh	r3, [r4, #12]
 8005fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8005fc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fc4:	6921      	ldr	r1, [r4, #16]
 8005fc6:	464a      	mov	r2, r9
 8005fc8:	f000 fabe 	bl	8006548 <memcpy>
 8005fcc:	89a3      	ldrh	r3, [r4, #12]
 8005fce:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005fd2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fd6:	81a3      	strh	r3, [r4, #12]
 8005fd8:	6126      	str	r6, [r4, #16]
 8005fda:	6165      	str	r5, [r4, #20]
 8005fdc:	444e      	add	r6, r9
 8005fde:	eba5 0509 	sub.w	r5, r5, r9
 8005fe2:	6026      	str	r6, [r4, #0]
 8005fe4:	60a5      	str	r5, [r4, #8]
 8005fe6:	463e      	mov	r6, r7
 8005fe8:	42be      	cmp	r6, r7
 8005fea:	d900      	bls.n	8005fee <__ssputs_r+0x86>
 8005fec:	463e      	mov	r6, r7
 8005fee:	6820      	ldr	r0, [r4, #0]
 8005ff0:	4632      	mov	r2, r6
 8005ff2:	4641      	mov	r1, r8
 8005ff4:	f000 fab6 	bl	8006564 <memmove>
 8005ff8:	68a3      	ldr	r3, [r4, #8]
 8005ffa:	1b9b      	subs	r3, r3, r6
 8005ffc:	60a3      	str	r3, [r4, #8]
 8005ffe:	6823      	ldr	r3, [r4, #0]
 8006000:	4433      	add	r3, r6
 8006002:	6023      	str	r3, [r4, #0]
 8006004:	2000      	movs	r0, #0
 8006006:	e7db      	b.n	8005fc0 <__ssputs_r+0x58>
 8006008:	462a      	mov	r2, r5
 800600a:	f000 fba5 	bl	8006758 <_realloc_r>
 800600e:	4606      	mov	r6, r0
 8006010:	2800      	cmp	r0, #0
 8006012:	d1e1      	bne.n	8005fd8 <__ssputs_r+0x70>
 8006014:	6921      	ldr	r1, [r4, #16]
 8006016:	4650      	mov	r0, sl
 8006018:	f000 fabe 	bl	8006598 <_free_r>
 800601c:	e7c7      	b.n	8005fae <__ssputs_r+0x46>
	...

08006020 <_svfiprintf_r>:
 8006020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006024:	4698      	mov	r8, r3
 8006026:	898b      	ldrh	r3, [r1, #12]
 8006028:	061b      	lsls	r3, r3, #24
 800602a:	b09d      	sub	sp, #116	; 0x74
 800602c:	4607      	mov	r7, r0
 800602e:	460d      	mov	r5, r1
 8006030:	4614      	mov	r4, r2
 8006032:	d50e      	bpl.n	8006052 <_svfiprintf_r+0x32>
 8006034:	690b      	ldr	r3, [r1, #16]
 8006036:	b963      	cbnz	r3, 8006052 <_svfiprintf_r+0x32>
 8006038:	2140      	movs	r1, #64	; 0x40
 800603a:	f000 fb19 	bl	8006670 <_malloc_r>
 800603e:	6028      	str	r0, [r5, #0]
 8006040:	6128      	str	r0, [r5, #16]
 8006042:	b920      	cbnz	r0, 800604e <_svfiprintf_r+0x2e>
 8006044:	230c      	movs	r3, #12
 8006046:	603b      	str	r3, [r7, #0]
 8006048:	f04f 30ff 	mov.w	r0, #4294967295
 800604c:	e0d1      	b.n	80061f2 <_svfiprintf_r+0x1d2>
 800604e:	2340      	movs	r3, #64	; 0x40
 8006050:	616b      	str	r3, [r5, #20]
 8006052:	2300      	movs	r3, #0
 8006054:	9309      	str	r3, [sp, #36]	; 0x24
 8006056:	2320      	movs	r3, #32
 8006058:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800605c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006060:	2330      	movs	r3, #48	; 0x30
 8006062:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800620c <_svfiprintf_r+0x1ec>
 8006066:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800606a:	f04f 0901 	mov.w	r9, #1
 800606e:	4623      	mov	r3, r4
 8006070:	469a      	mov	sl, r3
 8006072:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006076:	b10a      	cbz	r2, 800607c <_svfiprintf_r+0x5c>
 8006078:	2a25      	cmp	r2, #37	; 0x25
 800607a:	d1f9      	bne.n	8006070 <_svfiprintf_r+0x50>
 800607c:	ebba 0b04 	subs.w	fp, sl, r4
 8006080:	d00b      	beq.n	800609a <_svfiprintf_r+0x7a>
 8006082:	465b      	mov	r3, fp
 8006084:	4622      	mov	r2, r4
 8006086:	4629      	mov	r1, r5
 8006088:	4638      	mov	r0, r7
 800608a:	f7ff ff6d 	bl	8005f68 <__ssputs_r>
 800608e:	3001      	adds	r0, #1
 8006090:	f000 80aa 	beq.w	80061e8 <_svfiprintf_r+0x1c8>
 8006094:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006096:	445a      	add	r2, fp
 8006098:	9209      	str	r2, [sp, #36]	; 0x24
 800609a:	f89a 3000 	ldrb.w	r3, [sl]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	f000 80a2 	beq.w	80061e8 <_svfiprintf_r+0x1c8>
 80060a4:	2300      	movs	r3, #0
 80060a6:	f04f 32ff 	mov.w	r2, #4294967295
 80060aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80060ae:	f10a 0a01 	add.w	sl, sl, #1
 80060b2:	9304      	str	r3, [sp, #16]
 80060b4:	9307      	str	r3, [sp, #28]
 80060b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80060ba:	931a      	str	r3, [sp, #104]	; 0x68
 80060bc:	4654      	mov	r4, sl
 80060be:	2205      	movs	r2, #5
 80060c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060c4:	4851      	ldr	r0, [pc, #324]	; (800620c <_svfiprintf_r+0x1ec>)
 80060c6:	f7fa f8c3 	bl	8000250 <memchr>
 80060ca:	9a04      	ldr	r2, [sp, #16]
 80060cc:	b9d8      	cbnz	r0, 8006106 <_svfiprintf_r+0xe6>
 80060ce:	06d0      	lsls	r0, r2, #27
 80060d0:	bf44      	itt	mi
 80060d2:	2320      	movmi	r3, #32
 80060d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80060d8:	0711      	lsls	r1, r2, #28
 80060da:	bf44      	itt	mi
 80060dc:	232b      	movmi	r3, #43	; 0x2b
 80060de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80060e2:	f89a 3000 	ldrb.w	r3, [sl]
 80060e6:	2b2a      	cmp	r3, #42	; 0x2a
 80060e8:	d015      	beq.n	8006116 <_svfiprintf_r+0xf6>
 80060ea:	9a07      	ldr	r2, [sp, #28]
 80060ec:	4654      	mov	r4, sl
 80060ee:	2000      	movs	r0, #0
 80060f0:	f04f 0c0a 	mov.w	ip, #10
 80060f4:	4621      	mov	r1, r4
 80060f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060fa:	3b30      	subs	r3, #48	; 0x30
 80060fc:	2b09      	cmp	r3, #9
 80060fe:	d94e      	bls.n	800619e <_svfiprintf_r+0x17e>
 8006100:	b1b0      	cbz	r0, 8006130 <_svfiprintf_r+0x110>
 8006102:	9207      	str	r2, [sp, #28]
 8006104:	e014      	b.n	8006130 <_svfiprintf_r+0x110>
 8006106:	eba0 0308 	sub.w	r3, r0, r8
 800610a:	fa09 f303 	lsl.w	r3, r9, r3
 800610e:	4313      	orrs	r3, r2
 8006110:	9304      	str	r3, [sp, #16]
 8006112:	46a2      	mov	sl, r4
 8006114:	e7d2      	b.n	80060bc <_svfiprintf_r+0x9c>
 8006116:	9b03      	ldr	r3, [sp, #12]
 8006118:	1d19      	adds	r1, r3, #4
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	9103      	str	r1, [sp, #12]
 800611e:	2b00      	cmp	r3, #0
 8006120:	bfbb      	ittet	lt
 8006122:	425b      	neglt	r3, r3
 8006124:	f042 0202 	orrlt.w	r2, r2, #2
 8006128:	9307      	strge	r3, [sp, #28]
 800612a:	9307      	strlt	r3, [sp, #28]
 800612c:	bfb8      	it	lt
 800612e:	9204      	strlt	r2, [sp, #16]
 8006130:	7823      	ldrb	r3, [r4, #0]
 8006132:	2b2e      	cmp	r3, #46	; 0x2e
 8006134:	d10c      	bne.n	8006150 <_svfiprintf_r+0x130>
 8006136:	7863      	ldrb	r3, [r4, #1]
 8006138:	2b2a      	cmp	r3, #42	; 0x2a
 800613a:	d135      	bne.n	80061a8 <_svfiprintf_r+0x188>
 800613c:	9b03      	ldr	r3, [sp, #12]
 800613e:	1d1a      	adds	r2, r3, #4
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	9203      	str	r2, [sp, #12]
 8006144:	2b00      	cmp	r3, #0
 8006146:	bfb8      	it	lt
 8006148:	f04f 33ff 	movlt.w	r3, #4294967295
 800614c:	3402      	adds	r4, #2
 800614e:	9305      	str	r3, [sp, #20]
 8006150:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800621c <_svfiprintf_r+0x1fc>
 8006154:	7821      	ldrb	r1, [r4, #0]
 8006156:	2203      	movs	r2, #3
 8006158:	4650      	mov	r0, sl
 800615a:	f7fa f879 	bl	8000250 <memchr>
 800615e:	b140      	cbz	r0, 8006172 <_svfiprintf_r+0x152>
 8006160:	2340      	movs	r3, #64	; 0x40
 8006162:	eba0 000a 	sub.w	r0, r0, sl
 8006166:	fa03 f000 	lsl.w	r0, r3, r0
 800616a:	9b04      	ldr	r3, [sp, #16]
 800616c:	4303      	orrs	r3, r0
 800616e:	3401      	adds	r4, #1
 8006170:	9304      	str	r3, [sp, #16]
 8006172:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006176:	4826      	ldr	r0, [pc, #152]	; (8006210 <_svfiprintf_r+0x1f0>)
 8006178:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800617c:	2206      	movs	r2, #6
 800617e:	f7fa f867 	bl	8000250 <memchr>
 8006182:	2800      	cmp	r0, #0
 8006184:	d038      	beq.n	80061f8 <_svfiprintf_r+0x1d8>
 8006186:	4b23      	ldr	r3, [pc, #140]	; (8006214 <_svfiprintf_r+0x1f4>)
 8006188:	bb1b      	cbnz	r3, 80061d2 <_svfiprintf_r+0x1b2>
 800618a:	9b03      	ldr	r3, [sp, #12]
 800618c:	3307      	adds	r3, #7
 800618e:	f023 0307 	bic.w	r3, r3, #7
 8006192:	3308      	adds	r3, #8
 8006194:	9303      	str	r3, [sp, #12]
 8006196:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006198:	4433      	add	r3, r6
 800619a:	9309      	str	r3, [sp, #36]	; 0x24
 800619c:	e767      	b.n	800606e <_svfiprintf_r+0x4e>
 800619e:	fb0c 3202 	mla	r2, ip, r2, r3
 80061a2:	460c      	mov	r4, r1
 80061a4:	2001      	movs	r0, #1
 80061a6:	e7a5      	b.n	80060f4 <_svfiprintf_r+0xd4>
 80061a8:	2300      	movs	r3, #0
 80061aa:	3401      	adds	r4, #1
 80061ac:	9305      	str	r3, [sp, #20]
 80061ae:	4619      	mov	r1, r3
 80061b0:	f04f 0c0a 	mov.w	ip, #10
 80061b4:	4620      	mov	r0, r4
 80061b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80061ba:	3a30      	subs	r2, #48	; 0x30
 80061bc:	2a09      	cmp	r2, #9
 80061be:	d903      	bls.n	80061c8 <_svfiprintf_r+0x1a8>
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d0c5      	beq.n	8006150 <_svfiprintf_r+0x130>
 80061c4:	9105      	str	r1, [sp, #20]
 80061c6:	e7c3      	b.n	8006150 <_svfiprintf_r+0x130>
 80061c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80061cc:	4604      	mov	r4, r0
 80061ce:	2301      	movs	r3, #1
 80061d0:	e7f0      	b.n	80061b4 <_svfiprintf_r+0x194>
 80061d2:	ab03      	add	r3, sp, #12
 80061d4:	9300      	str	r3, [sp, #0]
 80061d6:	462a      	mov	r2, r5
 80061d8:	4b0f      	ldr	r3, [pc, #60]	; (8006218 <_svfiprintf_r+0x1f8>)
 80061da:	a904      	add	r1, sp, #16
 80061dc:	4638      	mov	r0, r7
 80061de:	f3af 8000 	nop.w
 80061e2:	1c42      	adds	r2, r0, #1
 80061e4:	4606      	mov	r6, r0
 80061e6:	d1d6      	bne.n	8006196 <_svfiprintf_r+0x176>
 80061e8:	89ab      	ldrh	r3, [r5, #12]
 80061ea:	065b      	lsls	r3, r3, #25
 80061ec:	f53f af2c 	bmi.w	8006048 <_svfiprintf_r+0x28>
 80061f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80061f2:	b01d      	add	sp, #116	; 0x74
 80061f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061f8:	ab03      	add	r3, sp, #12
 80061fa:	9300      	str	r3, [sp, #0]
 80061fc:	462a      	mov	r2, r5
 80061fe:	4b06      	ldr	r3, [pc, #24]	; (8006218 <_svfiprintf_r+0x1f8>)
 8006200:	a904      	add	r1, sp, #16
 8006202:	4638      	mov	r0, r7
 8006204:	f000 f87a 	bl	80062fc <_printf_i>
 8006208:	e7eb      	b.n	80061e2 <_svfiprintf_r+0x1c2>
 800620a:	bf00      	nop
 800620c:	08006ac5 	.word	0x08006ac5
 8006210:	08006acf 	.word	0x08006acf
 8006214:	00000000 	.word	0x00000000
 8006218:	08005f69 	.word	0x08005f69
 800621c:	08006acb 	.word	0x08006acb

08006220 <_printf_common>:
 8006220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006224:	4616      	mov	r6, r2
 8006226:	4699      	mov	r9, r3
 8006228:	688a      	ldr	r2, [r1, #8]
 800622a:	690b      	ldr	r3, [r1, #16]
 800622c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006230:	4293      	cmp	r3, r2
 8006232:	bfb8      	it	lt
 8006234:	4613      	movlt	r3, r2
 8006236:	6033      	str	r3, [r6, #0]
 8006238:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800623c:	4607      	mov	r7, r0
 800623e:	460c      	mov	r4, r1
 8006240:	b10a      	cbz	r2, 8006246 <_printf_common+0x26>
 8006242:	3301      	adds	r3, #1
 8006244:	6033      	str	r3, [r6, #0]
 8006246:	6823      	ldr	r3, [r4, #0]
 8006248:	0699      	lsls	r1, r3, #26
 800624a:	bf42      	ittt	mi
 800624c:	6833      	ldrmi	r3, [r6, #0]
 800624e:	3302      	addmi	r3, #2
 8006250:	6033      	strmi	r3, [r6, #0]
 8006252:	6825      	ldr	r5, [r4, #0]
 8006254:	f015 0506 	ands.w	r5, r5, #6
 8006258:	d106      	bne.n	8006268 <_printf_common+0x48>
 800625a:	f104 0a19 	add.w	sl, r4, #25
 800625e:	68e3      	ldr	r3, [r4, #12]
 8006260:	6832      	ldr	r2, [r6, #0]
 8006262:	1a9b      	subs	r3, r3, r2
 8006264:	42ab      	cmp	r3, r5
 8006266:	dc26      	bgt.n	80062b6 <_printf_common+0x96>
 8006268:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800626c:	1e13      	subs	r3, r2, #0
 800626e:	6822      	ldr	r2, [r4, #0]
 8006270:	bf18      	it	ne
 8006272:	2301      	movne	r3, #1
 8006274:	0692      	lsls	r2, r2, #26
 8006276:	d42b      	bmi.n	80062d0 <_printf_common+0xb0>
 8006278:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800627c:	4649      	mov	r1, r9
 800627e:	4638      	mov	r0, r7
 8006280:	47c0      	blx	r8
 8006282:	3001      	adds	r0, #1
 8006284:	d01e      	beq.n	80062c4 <_printf_common+0xa4>
 8006286:	6823      	ldr	r3, [r4, #0]
 8006288:	68e5      	ldr	r5, [r4, #12]
 800628a:	6832      	ldr	r2, [r6, #0]
 800628c:	f003 0306 	and.w	r3, r3, #6
 8006290:	2b04      	cmp	r3, #4
 8006292:	bf08      	it	eq
 8006294:	1aad      	subeq	r5, r5, r2
 8006296:	68a3      	ldr	r3, [r4, #8]
 8006298:	6922      	ldr	r2, [r4, #16]
 800629a:	bf0c      	ite	eq
 800629c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80062a0:	2500      	movne	r5, #0
 80062a2:	4293      	cmp	r3, r2
 80062a4:	bfc4      	itt	gt
 80062a6:	1a9b      	subgt	r3, r3, r2
 80062a8:	18ed      	addgt	r5, r5, r3
 80062aa:	2600      	movs	r6, #0
 80062ac:	341a      	adds	r4, #26
 80062ae:	42b5      	cmp	r5, r6
 80062b0:	d11a      	bne.n	80062e8 <_printf_common+0xc8>
 80062b2:	2000      	movs	r0, #0
 80062b4:	e008      	b.n	80062c8 <_printf_common+0xa8>
 80062b6:	2301      	movs	r3, #1
 80062b8:	4652      	mov	r2, sl
 80062ba:	4649      	mov	r1, r9
 80062bc:	4638      	mov	r0, r7
 80062be:	47c0      	blx	r8
 80062c0:	3001      	adds	r0, #1
 80062c2:	d103      	bne.n	80062cc <_printf_common+0xac>
 80062c4:	f04f 30ff 	mov.w	r0, #4294967295
 80062c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062cc:	3501      	adds	r5, #1
 80062ce:	e7c6      	b.n	800625e <_printf_common+0x3e>
 80062d0:	18e1      	adds	r1, r4, r3
 80062d2:	1c5a      	adds	r2, r3, #1
 80062d4:	2030      	movs	r0, #48	; 0x30
 80062d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80062da:	4422      	add	r2, r4
 80062dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80062e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80062e4:	3302      	adds	r3, #2
 80062e6:	e7c7      	b.n	8006278 <_printf_common+0x58>
 80062e8:	2301      	movs	r3, #1
 80062ea:	4622      	mov	r2, r4
 80062ec:	4649      	mov	r1, r9
 80062ee:	4638      	mov	r0, r7
 80062f0:	47c0      	blx	r8
 80062f2:	3001      	adds	r0, #1
 80062f4:	d0e6      	beq.n	80062c4 <_printf_common+0xa4>
 80062f6:	3601      	adds	r6, #1
 80062f8:	e7d9      	b.n	80062ae <_printf_common+0x8e>
	...

080062fc <_printf_i>:
 80062fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006300:	7e0f      	ldrb	r7, [r1, #24]
 8006302:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006304:	2f78      	cmp	r7, #120	; 0x78
 8006306:	4691      	mov	r9, r2
 8006308:	4680      	mov	r8, r0
 800630a:	460c      	mov	r4, r1
 800630c:	469a      	mov	sl, r3
 800630e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006312:	d807      	bhi.n	8006324 <_printf_i+0x28>
 8006314:	2f62      	cmp	r7, #98	; 0x62
 8006316:	d80a      	bhi.n	800632e <_printf_i+0x32>
 8006318:	2f00      	cmp	r7, #0
 800631a:	f000 80d8 	beq.w	80064ce <_printf_i+0x1d2>
 800631e:	2f58      	cmp	r7, #88	; 0x58
 8006320:	f000 80a3 	beq.w	800646a <_printf_i+0x16e>
 8006324:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006328:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800632c:	e03a      	b.n	80063a4 <_printf_i+0xa8>
 800632e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006332:	2b15      	cmp	r3, #21
 8006334:	d8f6      	bhi.n	8006324 <_printf_i+0x28>
 8006336:	a101      	add	r1, pc, #4	; (adr r1, 800633c <_printf_i+0x40>)
 8006338:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800633c:	08006395 	.word	0x08006395
 8006340:	080063a9 	.word	0x080063a9
 8006344:	08006325 	.word	0x08006325
 8006348:	08006325 	.word	0x08006325
 800634c:	08006325 	.word	0x08006325
 8006350:	08006325 	.word	0x08006325
 8006354:	080063a9 	.word	0x080063a9
 8006358:	08006325 	.word	0x08006325
 800635c:	08006325 	.word	0x08006325
 8006360:	08006325 	.word	0x08006325
 8006364:	08006325 	.word	0x08006325
 8006368:	080064b5 	.word	0x080064b5
 800636c:	080063d9 	.word	0x080063d9
 8006370:	08006497 	.word	0x08006497
 8006374:	08006325 	.word	0x08006325
 8006378:	08006325 	.word	0x08006325
 800637c:	080064d7 	.word	0x080064d7
 8006380:	08006325 	.word	0x08006325
 8006384:	080063d9 	.word	0x080063d9
 8006388:	08006325 	.word	0x08006325
 800638c:	08006325 	.word	0x08006325
 8006390:	0800649f 	.word	0x0800649f
 8006394:	682b      	ldr	r3, [r5, #0]
 8006396:	1d1a      	adds	r2, r3, #4
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	602a      	str	r2, [r5, #0]
 800639c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80063a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80063a4:	2301      	movs	r3, #1
 80063a6:	e0a3      	b.n	80064f0 <_printf_i+0x1f4>
 80063a8:	6820      	ldr	r0, [r4, #0]
 80063aa:	6829      	ldr	r1, [r5, #0]
 80063ac:	0606      	lsls	r6, r0, #24
 80063ae:	f101 0304 	add.w	r3, r1, #4
 80063b2:	d50a      	bpl.n	80063ca <_printf_i+0xce>
 80063b4:	680e      	ldr	r6, [r1, #0]
 80063b6:	602b      	str	r3, [r5, #0]
 80063b8:	2e00      	cmp	r6, #0
 80063ba:	da03      	bge.n	80063c4 <_printf_i+0xc8>
 80063bc:	232d      	movs	r3, #45	; 0x2d
 80063be:	4276      	negs	r6, r6
 80063c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063c4:	485e      	ldr	r0, [pc, #376]	; (8006540 <_printf_i+0x244>)
 80063c6:	230a      	movs	r3, #10
 80063c8:	e019      	b.n	80063fe <_printf_i+0x102>
 80063ca:	680e      	ldr	r6, [r1, #0]
 80063cc:	602b      	str	r3, [r5, #0]
 80063ce:	f010 0f40 	tst.w	r0, #64	; 0x40
 80063d2:	bf18      	it	ne
 80063d4:	b236      	sxthne	r6, r6
 80063d6:	e7ef      	b.n	80063b8 <_printf_i+0xbc>
 80063d8:	682b      	ldr	r3, [r5, #0]
 80063da:	6820      	ldr	r0, [r4, #0]
 80063dc:	1d19      	adds	r1, r3, #4
 80063de:	6029      	str	r1, [r5, #0]
 80063e0:	0601      	lsls	r1, r0, #24
 80063e2:	d501      	bpl.n	80063e8 <_printf_i+0xec>
 80063e4:	681e      	ldr	r6, [r3, #0]
 80063e6:	e002      	b.n	80063ee <_printf_i+0xf2>
 80063e8:	0646      	lsls	r6, r0, #25
 80063ea:	d5fb      	bpl.n	80063e4 <_printf_i+0xe8>
 80063ec:	881e      	ldrh	r6, [r3, #0]
 80063ee:	4854      	ldr	r0, [pc, #336]	; (8006540 <_printf_i+0x244>)
 80063f0:	2f6f      	cmp	r7, #111	; 0x6f
 80063f2:	bf0c      	ite	eq
 80063f4:	2308      	moveq	r3, #8
 80063f6:	230a      	movne	r3, #10
 80063f8:	2100      	movs	r1, #0
 80063fa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80063fe:	6865      	ldr	r5, [r4, #4]
 8006400:	60a5      	str	r5, [r4, #8]
 8006402:	2d00      	cmp	r5, #0
 8006404:	bfa2      	ittt	ge
 8006406:	6821      	ldrge	r1, [r4, #0]
 8006408:	f021 0104 	bicge.w	r1, r1, #4
 800640c:	6021      	strge	r1, [r4, #0]
 800640e:	b90e      	cbnz	r6, 8006414 <_printf_i+0x118>
 8006410:	2d00      	cmp	r5, #0
 8006412:	d04d      	beq.n	80064b0 <_printf_i+0x1b4>
 8006414:	4615      	mov	r5, r2
 8006416:	fbb6 f1f3 	udiv	r1, r6, r3
 800641a:	fb03 6711 	mls	r7, r3, r1, r6
 800641e:	5dc7      	ldrb	r7, [r0, r7]
 8006420:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006424:	4637      	mov	r7, r6
 8006426:	42bb      	cmp	r3, r7
 8006428:	460e      	mov	r6, r1
 800642a:	d9f4      	bls.n	8006416 <_printf_i+0x11a>
 800642c:	2b08      	cmp	r3, #8
 800642e:	d10b      	bne.n	8006448 <_printf_i+0x14c>
 8006430:	6823      	ldr	r3, [r4, #0]
 8006432:	07de      	lsls	r6, r3, #31
 8006434:	d508      	bpl.n	8006448 <_printf_i+0x14c>
 8006436:	6923      	ldr	r3, [r4, #16]
 8006438:	6861      	ldr	r1, [r4, #4]
 800643a:	4299      	cmp	r1, r3
 800643c:	bfde      	ittt	le
 800643e:	2330      	movle	r3, #48	; 0x30
 8006440:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006444:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006448:	1b52      	subs	r2, r2, r5
 800644a:	6122      	str	r2, [r4, #16]
 800644c:	f8cd a000 	str.w	sl, [sp]
 8006450:	464b      	mov	r3, r9
 8006452:	aa03      	add	r2, sp, #12
 8006454:	4621      	mov	r1, r4
 8006456:	4640      	mov	r0, r8
 8006458:	f7ff fee2 	bl	8006220 <_printf_common>
 800645c:	3001      	adds	r0, #1
 800645e:	d14c      	bne.n	80064fa <_printf_i+0x1fe>
 8006460:	f04f 30ff 	mov.w	r0, #4294967295
 8006464:	b004      	add	sp, #16
 8006466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800646a:	4835      	ldr	r0, [pc, #212]	; (8006540 <_printf_i+0x244>)
 800646c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006470:	6829      	ldr	r1, [r5, #0]
 8006472:	6823      	ldr	r3, [r4, #0]
 8006474:	f851 6b04 	ldr.w	r6, [r1], #4
 8006478:	6029      	str	r1, [r5, #0]
 800647a:	061d      	lsls	r5, r3, #24
 800647c:	d514      	bpl.n	80064a8 <_printf_i+0x1ac>
 800647e:	07df      	lsls	r7, r3, #31
 8006480:	bf44      	itt	mi
 8006482:	f043 0320 	orrmi.w	r3, r3, #32
 8006486:	6023      	strmi	r3, [r4, #0]
 8006488:	b91e      	cbnz	r6, 8006492 <_printf_i+0x196>
 800648a:	6823      	ldr	r3, [r4, #0]
 800648c:	f023 0320 	bic.w	r3, r3, #32
 8006490:	6023      	str	r3, [r4, #0]
 8006492:	2310      	movs	r3, #16
 8006494:	e7b0      	b.n	80063f8 <_printf_i+0xfc>
 8006496:	6823      	ldr	r3, [r4, #0]
 8006498:	f043 0320 	orr.w	r3, r3, #32
 800649c:	6023      	str	r3, [r4, #0]
 800649e:	2378      	movs	r3, #120	; 0x78
 80064a0:	4828      	ldr	r0, [pc, #160]	; (8006544 <_printf_i+0x248>)
 80064a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80064a6:	e7e3      	b.n	8006470 <_printf_i+0x174>
 80064a8:	0659      	lsls	r1, r3, #25
 80064aa:	bf48      	it	mi
 80064ac:	b2b6      	uxthmi	r6, r6
 80064ae:	e7e6      	b.n	800647e <_printf_i+0x182>
 80064b0:	4615      	mov	r5, r2
 80064b2:	e7bb      	b.n	800642c <_printf_i+0x130>
 80064b4:	682b      	ldr	r3, [r5, #0]
 80064b6:	6826      	ldr	r6, [r4, #0]
 80064b8:	6961      	ldr	r1, [r4, #20]
 80064ba:	1d18      	adds	r0, r3, #4
 80064bc:	6028      	str	r0, [r5, #0]
 80064be:	0635      	lsls	r5, r6, #24
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	d501      	bpl.n	80064c8 <_printf_i+0x1cc>
 80064c4:	6019      	str	r1, [r3, #0]
 80064c6:	e002      	b.n	80064ce <_printf_i+0x1d2>
 80064c8:	0670      	lsls	r0, r6, #25
 80064ca:	d5fb      	bpl.n	80064c4 <_printf_i+0x1c8>
 80064cc:	8019      	strh	r1, [r3, #0]
 80064ce:	2300      	movs	r3, #0
 80064d0:	6123      	str	r3, [r4, #16]
 80064d2:	4615      	mov	r5, r2
 80064d4:	e7ba      	b.n	800644c <_printf_i+0x150>
 80064d6:	682b      	ldr	r3, [r5, #0]
 80064d8:	1d1a      	adds	r2, r3, #4
 80064da:	602a      	str	r2, [r5, #0]
 80064dc:	681d      	ldr	r5, [r3, #0]
 80064de:	6862      	ldr	r2, [r4, #4]
 80064e0:	2100      	movs	r1, #0
 80064e2:	4628      	mov	r0, r5
 80064e4:	f7f9 feb4 	bl	8000250 <memchr>
 80064e8:	b108      	cbz	r0, 80064ee <_printf_i+0x1f2>
 80064ea:	1b40      	subs	r0, r0, r5
 80064ec:	6060      	str	r0, [r4, #4]
 80064ee:	6863      	ldr	r3, [r4, #4]
 80064f0:	6123      	str	r3, [r4, #16]
 80064f2:	2300      	movs	r3, #0
 80064f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064f8:	e7a8      	b.n	800644c <_printf_i+0x150>
 80064fa:	6923      	ldr	r3, [r4, #16]
 80064fc:	462a      	mov	r2, r5
 80064fe:	4649      	mov	r1, r9
 8006500:	4640      	mov	r0, r8
 8006502:	47d0      	blx	sl
 8006504:	3001      	adds	r0, #1
 8006506:	d0ab      	beq.n	8006460 <_printf_i+0x164>
 8006508:	6823      	ldr	r3, [r4, #0]
 800650a:	079b      	lsls	r3, r3, #30
 800650c:	d413      	bmi.n	8006536 <_printf_i+0x23a>
 800650e:	68e0      	ldr	r0, [r4, #12]
 8006510:	9b03      	ldr	r3, [sp, #12]
 8006512:	4298      	cmp	r0, r3
 8006514:	bfb8      	it	lt
 8006516:	4618      	movlt	r0, r3
 8006518:	e7a4      	b.n	8006464 <_printf_i+0x168>
 800651a:	2301      	movs	r3, #1
 800651c:	4632      	mov	r2, r6
 800651e:	4649      	mov	r1, r9
 8006520:	4640      	mov	r0, r8
 8006522:	47d0      	blx	sl
 8006524:	3001      	adds	r0, #1
 8006526:	d09b      	beq.n	8006460 <_printf_i+0x164>
 8006528:	3501      	adds	r5, #1
 800652a:	68e3      	ldr	r3, [r4, #12]
 800652c:	9903      	ldr	r1, [sp, #12]
 800652e:	1a5b      	subs	r3, r3, r1
 8006530:	42ab      	cmp	r3, r5
 8006532:	dcf2      	bgt.n	800651a <_printf_i+0x21e>
 8006534:	e7eb      	b.n	800650e <_printf_i+0x212>
 8006536:	2500      	movs	r5, #0
 8006538:	f104 0619 	add.w	r6, r4, #25
 800653c:	e7f5      	b.n	800652a <_printf_i+0x22e>
 800653e:	bf00      	nop
 8006540:	08006ad6 	.word	0x08006ad6
 8006544:	08006ae7 	.word	0x08006ae7

08006548 <memcpy>:
 8006548:	440a      	add	r2, r1
 800654a:	4291      	cmp	r1, r2
 800654c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006550:	d100      	bne.n	8006554 <memcpy+0xc>
 8006552:	4770      	bx	lr
 8006554:	b510      	push	{r4, lr}
 8006556:	f811 4b01 	ldrb.w	r4, [r1], #1
 800655a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800655e:	4291      	cmp	r1, r2
 8006560:	d1f9      	bne.n	8006556 <memcpy+0xe>
 8006562:	bd10      	pop	{r4, pc}

08006564 <memmove>:
 8006564:	4288      	cmp	r0, r1
 8006566:	b510      	push	{r4, lr}
 8006568:	eb01 0402 	add.w	r4, r1, r2
 800656c:	d902      	bls.n	8006574 <memmove+0x10>
 800656e:	4284      	cmp	r4, r0
 8006570:	4623      	mov	r3, r4
 8006572:	d807      	bhi.n	8006584 <memmove+0x20>
 8006574:	1e43      	subs	r3, r0, #1
 8006576:	42a1      	cmp	r1, r4
 8006578:	d008      	beq.n	800658c <memmove+0x28>
 800657a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800657e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006582:	e7f8      	b.n	8006576 <memmove+0x12>
 8006584:	4402      	add	r2, r0
 8006586:	4601      	mov	r1, r0
 8006588:	428a      	cmp	r2, r1
 800658a:	d100      	bne.n	800658e <memmove+0x2a>
 800658c:	bd10      	pop	{r4, pc}
 800658e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006592:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006596:	e7f7      	b.n	8006588 <memmove+0x24>

08006598 <_free_r>:
 8006598:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800659a:	2900      	cmp	r1, #0
 800659c:	d044      	beq.n	8006628 <_free_r+0x90>
 800659e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80065a2:	9001      	str	r0, [sp, #4]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	f1a1 0404 	sub.w	r4, r1, #4
 80065aa:	bfb8      	it	lt
 80065ac:	18e4      	addlt	r4, r4, r3
 80065ae:	f000 f913 	bl	80067d8 <__malloc_lock>
 80065b2:	4a1e      	ldr	r2, [pc, #120]	; (800662c <_free_r+0x94>)
 80065b4:	9801      	ldr	r0, [sp, #4]
 80065b6:	6813      	ldr	r3, [r2, #0]
 80065b8:	b933      	cbnz	r3, 80065c8 <_free_r+0x30>
 80065ba:	6063      	str	r3, [r4, #4]
 80065bc:	6014      	str	r4, [r2, #0]
 80065be:	b003      	add	sp, #12
 80065c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80065c4:	f000 b90e 	b.w	80067e4 <__malloc_unlock>
 80065c8:	42a3      	cmp	r3, r4
 80065ca:	d908      	bls.n	80065de <_free_r+0x46>
 80065cc:	6825      	ldr	r5, [r4, #0]
 80065ce:	1961      	adds	r1, r4, r5
 80065d0:	428b      	cmp	r3, r1
 80065d2:	bf01      	itttt	eq
 80065d4:	6819      	ldreq	r1, [r3, #0]
 80065d6:	685b      	ldreq	r3, [r3, #4]
 80065d8:	1949      	addeq	r1, r1, r5
 80065da:	6021      	streq	r1, [r4, #0]
 80065dc:	e7ed      	b.n	80065ba <_free_r+0x22>
 80065de:	461a      	mov	r2, r3
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	b10b      	cbz	r3, 80065e8 <_free_r+0x50>
 80065e4:	42a3      	cmp	r3, r4
 80065e6:	d9fa      	bls.n	80065de <_free_r+0x46>
 80065e8:	6811      	ldr	r1, [r2, #0]
 80065ea:	1855      	adds	r5, r2, r1
 80065ec:	42a5      	cmp	r5, r4
 80065ee:	d10b      	bne.n	8006608 <_free_r+0x70>
 80065f0:	6824      	ldr	r4, [r4, #0]
 80065f2:	4421      	add	r1, r4
 80065f4:	1854      	adds	r4, r2, r1
 80065f6:	42a3      	cmp	r3, r4
 80065f8:	6011      	str	r1, [r2, #0]
 80065fa:	d1e0      	bne.n	80065be <_free_r+0x26>
 80065fc:	681c      	ldr	r4, [r3, #0]
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	6053      	str	r3, [r2, #4]
 8006602:	4421      	add	r1, r4
 8006604:	6011      	str	r1, [r2, #0]
 8006606:	e7da      	b.n	80065be <_free_r+0x26>
 8006608:	d902      	bls.n	8006610 <_free_r+0x78>
 800660a:	230c      	movs	r3, #12
 800660c:	6003      	str	r3, [r0, #0]
 800660e:	e7d6      	b.n	80065be <_free_r+0x26>
 8006610:	6825      	ldr	r5, [r4, #0]
 8006612:	1961      	adds	r1, r4, r5
 8006614:	428b      	cmp	r3, r1
 8006616:	bf04      	itt	eq
 8006618:	6819      	ldreq	r1, [r3, #0]
 800661a:	685b      	ldreq	r3, [r3, #4]
 800661c:	6063      	str	r3, [r4, #4]
 800661e:	bf04      	itt	eq
 8006620:	1949      	addeq	r1, r1, r5
 8006622:	6021      	streq	r1, [r4, #0]
 8006624:	6054      	str	r4, [r2, #4]
 8006626:	e7ca      	b.n	80065be <_free_r+0x26>
 8006628:	b003      	add	sp, #12
 800662a:	bd30      	pop	{r4, r5, pc}
 800662c:	200002bc 	.word	0x200002bc

08006630 <sbrk_aligned>:
 8006630:	b570      	push	{r4, r5, r6, lr}
 8006632:	4e0e      	ldr	r6, [pc, #56]	; (800666c <sbrk_aligned+0x3c>)
 8006634:	460c      	mov	r4, r1
 8006636:	6831      	ldr	r1, [r6, #0]
 8006638:	4605      	mov	r5, r0
 800663a:	b911      	cbnz	r1, 8006642 <sbrk_aligned+0x12>
 800663c:	f000 f8bc 	bl	80067b8 <_sbrk_r>
 8006640:	6030      	str	r0, [r6, #0]
 8006642:	4621      	mov	r1, r4
 8006644:	4628      	mov	r0, r5
 8006646:	f000 f8b7 	bl	80067b8 <_sbrk_r>
 800664a:	1c43      	adds	r3, r0, #1
 800664c:	d00a      	beq.n	8006664 <sbrk_aligned+0x34>
 800664e:	1cc4      	adds	r4, r0, #3
 8006650:	f024 0403 	bic.w	r4, r4, #3
 8006654:	42a0      	cmp	r0, r4
 8006656:	d007      	beq.n	8006668 <sbrk_aligned+0x38>
 8006658:	1a21      	subs	r1, r4, r0
 800665a:	4628      	mov	r0, r5
 800665c:	f000 f8ac 	bl	80067b8 <_sbrk_r>
 8006660:	3001      	adds	r0, #1
 8006662:	d101      	bne.n	8006668 <sbrk_aligned+0x38>
 8006664:	f04f 34ff 	mov.w	r4, #4294967295
 8006668:	4620      	mov	r0, r4
 800666a:	bd70      	pop	{r4, r5, r6, pc}
 800666c:	200002c0 	.word	0x200002c0

08006670 <_malloc_r>:
 8006670:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006674:	1ccd      	adds	r5, r1, #3
 8006676:	f025 0503 	bic.w	r5, r5, #3
 800667a:	3508      	adds	r5, #8
 800667c:	2d0c      	cmp	r5, #12
 800667e:	bf38      	it	cc
 8006680:	250c      	movcc	r5, #12
 8006682:	2d00      	cmp	r5, #0
 8006684:	4607      	mov	r7, r0
 8006686:	db01      	blt.n	800668c <_malloc_r+0x1c>
 8006688:	42a9      	cmp	r1, r5
 800668a:	d905      	bls.n	8006698 <_malloc_r+0x28>
 800668c:	230c      	movs	r3, #12
 800668e:	603b      	str	r3, [r7, #0]
 8006690:	2600      	movs	r6, #0
 8006692:	4630      	mov	r0, r6
 8006694:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006698:	4e2e      	ldr	r6, [pc, #184]	; (8006754 <_malloc_r+0xe4>)
 800669a:	f000 f89d 	bl	80067d8 <__malloc_lock>
 800669e:	6833      	ldr	r3, [r6, #0]
 80066a0:	461c      	mov	r4, r3
 80066a2:	bb34      	cbnz	r4, 80066f2 <_malloc_r+0x82>
 80066a4:	4629      	mov	r1, r5
 80066a6:	4638      	mov	r0, r7
 80066a8:	f7ff ffc2 	bl	8006630 <sbrk_aligned>
 80066ac:	1c43      	adds	r3, r0, #1
 80066ae:	4604      	mov	r4, r0
 80066b0:	d14d      	bne.n	800674e <_malloc_r+0xde>
 80066b2:	6834      	ldr	r4, [r6, #0]
 80066b4:	4626      	mov	r6, r4
 80066b6:	2e00      	cmp	r6, #0
 80066b8:	d140      	bne.n	800673c <_malloc_r+0xcc>
 80066ba:	6823      	ldr	r3, [r4, #0]
 80066bc:	4631      	mov	r1, r6
 80066be:	4638      	mov	r0, r7
 80066c0:	eb04 0803 	add.w	r8, r4, r3
 80066c4:	f000 f878 	bl	80067b8 <_sbrk_r>
 80066c8:	4580      	cmp	r8, r0
 80066ca:	d13a      	bne.n	8006742 <_malloc_r+0xd2>
 80066cc:	6821      	ldr	r1, [r4, #0]
 80066ce:	3503      	adds	r5, #3
 80066d0:	1a6d      	subs	r5, r5, r1
 80066d2:	f025 0503 	bic.w	r5, r5, #3
 80066d6:	3508      	adds	r5, #8
 80066d8:	2d0c      	cmp	r5, #12
 80066da:	bf38      	it	cc
 80066dc:	250c      	movcc	r5, #12
 80066de:	4629      	mov	r1, r5
 80066e0:	4638      	mov	r0, r7
 80066e2:	f7ff ffa5 	bl	8006630 <sbrk_aligned>
 80066e6:	3001      	adds	r0, #1
 80066e8:	d02b      	beq.n	8006742 <_malloc_r+0xd2>
 80066ea:	6823      	ldr	r3, [r4, #0]
 80066ec:	442b      	add	r3, r5
 80066ee:	6023      	str	r3, [r4, #0]
 80066f0:	e00e      	b.n	8006710 <_malloc_r+0xa0>
 80066f2:	6822      	ldr	r2, [r4, #0]
 80066f4:	1b52      	subs	r2, r2, r5
 80066f6:	d41e      	bmi.n	8006736 <_malloc_r+0xc6>
 80066f8:	2a0b      	cmp	r2, #11
 80066fa:	d916      	bls.n	800672a <_malloc_r+0xba>
 80066fc:	1961      	adds	r1, r4, r5
 80066fe:	42a3      	cmp	r3, r4
 8006700:	6025      	str	r5, [r4, #0]
 8006702:	bf18      	it	ne
 8006704:	6059      	strne	r1, [r3, #4]
 8006706:	6863      	ldr	r3, [r4, #4]
 8006708:	bf08      	it	eq
 800670a:	6031      	streq	r1, [r6, #0]
 800670c:	5162      	str	r2, [r4, r5]
 800670e:	604b      	str	r3, [r1, #4]
 8006710:	4638      	mov	r0, r7
 8006712:	f104 060b 	add.w	r6, r4, #11
 8006716:	f000 f865 	bl	80067e4 <__malloc_unlock>
 800671a:	f026 0607 	bic.w	r6, r6, #7
 800671e:	1d23      	adds	r3, r4, #4
 8006720:	1af2      	subs	r2, r6, r3
 8006722:	d0b6      	beq.n	8006692 <_malloc_r+0x22>
 8006724:	1b9b      	subs	r3, r3, r6
 8006726:	50a3      	str	r3, [r4, r2]
 8006728:	e7b3      	b.n	8006692 <_malloc_r+0x22>
 800672a:	6862      	ldr	r2, [r4, #4]
 800672c:	42a3      	cmp	r3, r4
 800672e:	bf0c      	ite	eq
 8006730:	6032      	streq	r2, [r6, #0]
 8006732:	605a      	strne	r2, [r3, #4]
 8006734:	e7ec      	b.n	8006710 <_malloc_r+0xa0>
 8006736:	4623      	mov	r3, r4
 8006738:	6864      	ldr	r4, [r4, #4]
 800673a:	e7b2      	b.n	80066a2 <_malloc_r+0x32>
 800673c:	4634      	mov	r4, r6
 800673e:	6876      	ldr	r6, [r6, #4]
 8006740:	e7b9      	b.n	80066b6 <_malloc_r+0x46>
 8006742:	230c      	movs	r3, #12
 8006744:	603b      	str	r3, [r7, #0]
 8006746:	4638      	mov	r0, r7
 8006748:	f000 f84c 	bl	80067e4 <__malloc_unlock>
 800674c:	e7a1      	b.n	8006692 <_malloc_r+0x22>
 800674e:	6025      	str	r5, [r4, #0]
 8006750:	e7de      	b.n	8006710 <_malloc_r+0xa0>
 8006752:	bf00      	nop
 8006754:	200002bc 	.word	0x200002bc

08006758 <_realloc_r>:
 8006758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800675c:	4680      	mov	r8, r0
 800675e:	4614      	mov	r4, r2
 8006760:	460e      	mov	r6, r1
 8006762:	b921      	cbnz	r1, 800676e <_realloc_r+0x16>
 8006764:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006768:	4611      	mov	r1, r2
 800676a:	f7ff bf81 	b.w	8006670 <_malloc_r>
 800676e:	b92a      	cbnz	r2, 800677c <_realloc_r+0x24>
 8006770:	f7ff ff12 	bl	8006598 <_free_r>
 8006774:	4625      	mov	r5, r4
 8006776:	4628      	mov	r0, r5
 8006778:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800677c:	f000 f838 	bl	80067f0 <_malloc_usable_size_r>
 8006780:	4284      	cmp	r4, r0
 8006782:	4607      	mov	r7, r0
 8006784:	d802      	bhi.n	800678c <_realloc_r+0x34>
 8006786:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800678a:	d812      	bhi.n	80067b2 <_realloc_r+0x5a>
 800678c:	4621      	mov	r1, r4
 800678e:	4640      	mov	r0, r8
 8006790:	f7ff ff6e 	bl	8006670 <_malloc_r>
 8006794:	4605      	mov	r5, r0
 8006796:	2800      	cmp	r0, #0
 8006798:	d0ed      	beq.n	8006776 <_realloc_r+0x1e>
 800679a:	42bc      	cmp	r4, r7
 800679c:	4622      	mov	r2, r4
 800679e:	4631      	mov	r1, r6
 80067a0:	bf28      	it	cs
 80067a2:	463a      	movcs	r2, r7
 80067a4:	f7ff fed0 	bl	8006548 <memcpy>
 80067a8:	4631      	mov	r1, r6
 80067aa:	4640      	mov	r0, r8
 80067ac:	f7ff fef4 	bl	8006598 <_free_r>
 80067b0:	e7e1      	b.n	8006776 <_realloc_r+0x1e>
 80067b2:	4635      	mov	r5, r6
 80067b4:	e7df      	b.n	8006776 <_realloc_r+0x1e>
	...

080067b8 <_sbrk_r>:
 80067b8:	b538      	push	{r3, r4, r5, lr}
 80067ba:	4d06      	ldr	r5, [pc, #24]	; (80067d4 <_sbrk_r+0x1c>)
 80067bc:	2300      	movs	r3, #0
 80067be:	4604      	mov	r4, r0
 80067c0:	4608      	mov	r0, r1
 80067c2:	602b      	str	r3, [r5, #0]
 80067c4:	f7fb f81e 	bl	8001804 <_sbrk>
 80067c8:	1c43      	adds	r3, r0, #1
 80067ca:	d102      	bne.n	80067d2 <_sbrk_r+0x1a>
 80067cc:	682b      	ldr	r3, [r5, #0]
 80067ce:	b103      	cbz	r3, 80067d2 <_sbrk_r+0x1a>
 80067d0:	6023      	str	r3, [r4, #0]
 80067d2:	bd38      	pop	{r3, r4, r5, pc}
 80067d4:	200002c4 	.word	0x200002c4

080067d8 <__malloc_lock>:
 80067d8:	4801      	ldr	r0, [pc, #4]	; (80067e0 <__malloc_lock+0x8>)
 80067da:	f000 b811 	b.w	8006800 <__retarget_lock_acquire_recursive>
 80067de:	bf00      	nop
 80067e0:	200002c8 	.word	0x200002c8

080067e4 <__malloc_unlock>:
 80067e4:	4801      	ldr	r0, [pc, #4]	; (80067ec <__malloc_unlock+0x8>)
 80067e6:	f000 b80c 	b.w	8006802 <__retarget_lock_release_recursive>
 80067ea:	bf00      	nop
 80067ec:	200002c8 	.word	0x200002c8

080067f0 <_malloc_usable_size_r>:
 80067f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067f4:	1f18      	subs	r0, r3, #4
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	bfbc      	itt	lt
 80067fa:	580b      	ldrlt	r3, [r1, r0]
 80067fc:	18c0      	addlt	r0, r0, r3
 80067fe:	4770      	bx	lr

08006800 <__retarget_lock_acquire_recursive>:
 8006800:	4770      	bx	lr

08006802 <__retarget_lock_release_recursive>:
 8006802:	4770      	bx	lr
 8006804:	0000      	movs	r0, r0
	...

08006808 <ceil>:
 8006808:	ee10 1a90 	vmov	r1, s1
 800680c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8006810:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 8006814:	2b13      	cmp	r3, #19
 8006816:	b530      	push	{r4, r5, lr}
 8006818:	ee10 0a10 	vmov	r0, s0
 800681c:	ee10 5a10 	vmov	r5, s0
 8006820:	dc2f      	bgt.n	8006882 <ceil+0x7a>
 8006822:	2b00      	cmp	r3, #0
 8006824:	da13      	bge.n	800684e <ceil+0x46>
 8006826:	ed9f 7b30 	vldr	d7, [pc, #192]	; 80068e8 <ceil+0xe0>
 800682a:	ee30 0b07 	vadd.f64	d0, d0, d7
 800682e:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8006832:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006836:	dd05      	ble.n	8006844 <ceil+0x3c>
 8006838:	2900      	cmp	r1, #0
 800683a:	db4c      	blt.n	80068d6 <ceil+0xce>
 800683c:	4301      	orrs	r1, r0
 800683e:	d04e      	beq.n	80068de <ceil+0xd6>
 8006840:	492b      	ldr	r1, [pc, #172]	; (80068f0 <ceil+0xe8>)
 8006842:	2000      	movs	r0, #0
 8006844:	460b      	mov	r3, r1
 8006846:	4602      	mov	r2, r0
 8006848:	ec43 2b10 	vmov	d0, r2, r3
 800684c:	e020      	b.n	8006890 <ceil+0x88>
 800684e:	4a29      	ldr	r2, [pc, #164]	; (80068f4 <ceil+0xec>)
 8006850:	411a      	asrs	r2, r3
 8006852:	ea01 0402 	and.w	r4, r1, r2
 8006856:	4304      	orrs	r4, r0
 8006858:	d01a      	beq.n	8006890 <ceil+0x88>
 800685a:	ed9f 7b23 	vldr	d7, [pc, #140]	; 80068e8 <ceil+0xe0>
 800685e:	ee30 0b07 	vadd.f64	d0, d0, d7
 8006862:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8006866:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800686a:	ddeb      	ble.n	8006844 <ceil+0x3c>
 800686c:	2900      	cmp	r1, #0
 800686e:	bfc2      	ittt	gt
 8006870:	f44f 1080 	movgt.w	r0, #1048576	; 0x100000
 8006874:	fa40 f303 	asrgt.w	r3, r0, r3
 8006878:	18c9      	addgt	r1, r1, r3
 800687a:	ea21 0102 	bic.w	r1, r1, r2
 800687e:	2000      	movs	r0, #0
 8006880:	e7e0      	b.n	8006844 <ceil+0x3c>
 8006882:	2b33      	cmp	r3, #51	; 0x33
 8006884:	dd05      	ble.n	8006892 <ceil+0x8a>
 8006886:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800688a:	d101      	bne.n	8006890 <ceil+0x88>
 800688c:	ee30 0b00 	vadd.f64	d0, d0, d0
 8006890:	bd30      	pop	{r4, r5, pc}
 8006892:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 8006896:	f04f 32ff 	mov.w	r2, #4294967295
 800689a:	40e2      	lsrs	r2, r4
 800689c:	4202      	tst	r2, r0
 800689e:	d0f7      	beq.n	8006890 <ceil+0x88>
 80068a0:	ed9f 7b11 	vldr	d7, [pc, #68]	; 80068e8 <ceil+0xe0>
 80068a4:	ee30 0b07 	vadd.f64	d0, d0, d7
 80068a8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80068ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068b0:	ddc8      	ble.n	8006844 <ceil+0x3c>
 80068b2:	2900      	cmp	r1, #0
 80068b4:	dd02      	ble.n	80068bc <ceil+0xb4>
 80068b6:	2b14      	cmp	r3, #20
 80068b8:	d103      	bne.n	80068c2 <ceil+0xba>
 80068ba:	3101      	adds	r1, #1
 80068bc:	ea20 0002 	bic.w	r0, r0, r2
 80068c0:	e7c0      	b.n	8006844 <ceil+0x3c>
 80068c2:	2401      	movs	r4, #1
 80068c4:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80068c8:	fa04 f303 	lsl.w	r3, r4, r3
 80068cc:	4418      	add	r0, r3
 80068ce:	42a8      	cmp	r0, r5
 80068d0:	bf38      	it	cc
 80068d2:	1909      	addcc	r1, r1, r4
 80068d4:	e7f2      	b.n	80068bc <ceil+0xb4>
 80068d6:	2000      	movs	r0, #0
 80068d8:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80068dc:	e7b2      	b.n	8006844 <ceil+0x3c>
 80068de:	4608      	mov	r0, r1
 80068e0:	e7b0      	b.n	8006844 <ceil+0x3c>
 80068e2:	bf00      	nop
 80068e4:	f3af 8000 	nop.w
 80068e8:	8800759c 	.word	0x8800759c
 80068ec:	7e37e43c 	.word	0x7e37e43c
 80068f0:	3ff00000 	.word	0x3ff00000
 80068f4:	000fffff 	.word	0x000fffff

080068f8 <_init>:
 80068f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068fa:	bf00      	nop
 80068fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068fe:	bc08      	pop	{r3}
 8006900:	469e      	mov	lr, r3
 8006902:	4770      	bx	lr

08006904 <_fini>:
 8006904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006906:	bf00      	nop
 8006908:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800690a:	bc08      	pop	{r3}
 800690c:	469e      	mov	lr, r3
 800690e:	4770      	bx	lr
