<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\wakuto\src\shinrabansho\cpu_fpga\impl\gwsynthesis\shinrabansho_fpga.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\shinrabansho_fpga.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\shinrabansho_fpga.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jun 21 20:50:10 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8981</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4717</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>64</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>i_clk_27MHz </td>
</tr>
<tr>
<td>2</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>166.666</td>
<td>6.000
<td>0.000</td>
<td>83.333</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>250.000</td>
<td>4.000
<td>0.000</td>
<td>125.000</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625
<td>0.000</td>
<td>2.694</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750
<td>0.000</td>
<td>4.040</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>clk</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>12.000(MHz)</td>
<td style="color: #FF0000;" class = "error">11.902(MHz)</td>
<td>40</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td style="color: #FF0000;" class = "error">59.170(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of cpu_clk_gen/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of cpu_clk_gen/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of cpu_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of dvi_x5_clk_gen/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of dvi_x5_clk_gen/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of dvi_x5_clk_gen/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of dvi_x5_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-1.372</td>
<td>3</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-12.459</td>
<td>20</td>
</tr>
<tr>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-50.665</td>
<td>core/m_inst_mod/g_bank[5].ram_data_g_bank[5].ram_data_0_0_s/DO[1]</td>
<td>core/io_bus/vc/vram_sync/n41_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>48.917</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-49.100</td>
<td>core/m_inst_mod/g_bank[5].ram_data_g_bank[5].ram_data_0_0_s/DO[1]</td>
<td>core/io_bus/vc/vram_sync/n41_s0/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>47.709</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-30.257</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>28.510</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-29.768</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>28.021</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-29.768</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>28.021</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-27.862</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>26.114</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-27.373</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>25.625</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-26.893</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>25.145</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-26.744</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>24.997</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-26.744</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>24.997</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-23.585</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>22.195</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-23.571</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>22.180</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-23.161</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>21.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-23.137</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>21.746</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-22.743</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>21.352</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-22.723</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>21.332</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-22.457</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>21.066</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-22.333</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5/RESET</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>20.942</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-5.083</td>
<td>core/io_bus/vc/r_col_table[2]_15_s0/Q</td>
<td>core/io_bus/vc/r_green_7_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>3.335</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-5.049</td>
<td>core/io_bus/vc/r_col_table[0]_18_s0/Q</td>
<td>core/io_bus/vc/r_red_2_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>3.301</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-5.032</td>
<td>core/io_bus/vc/r_col_table[3]_19_s0/Q</td>
<td>core/io_bus/vc/r_red_3_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>3.285</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-4.879</td>
<td>core/io_bus/vc/r_col_table[4]_9_s0/Q</td>
<td>core/io_bus/vc/r_green_1_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>3.131</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-4.808</td>
<td>core/io_bus/vc/r_col_table[3]_0_s0/Q</td>
<td>core/io_bus/vc/r_blue_0_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>3.061</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-4.808</td>
<td>core/io_bus/vc/r_col_table[6]_10_s0/Q</td>
<td>core/io_bus/vc/r_green_2_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>3.061</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-4.763</td>
<td>core/io_bus/vc/r_col_table[8]_6_s0/Q</td>
<td>core/io_bus/vc/r_blue_6_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.842</td>
<td>2.159</td>
<td>3.015</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>core/io_bus/vc/r_vram_write_ready_s0/Q</td>
<td>core/io_bus/vc/r_vram_write_ready_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>core/io_bus/vc/r_col_table_din_set_ready_s0/Q</td>
<td>core/io_bus/vc/r_col_table_din_set_ready_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>core/io_bus/counter/r_ms_counter_0_s0/Q</td>
<td>core/io_bus/counter/r_ms_counter_0_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>core/io_bus/uart_rx/r_rate_counter_4_s1/Q</td>
<td>core/io_bus/uart_rx/r_rate_counter_4_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>core/io_bus/uart_rx/r_rate_counter_6_s1/Q</td>
<td>core/io_bus/uart_rx/r_rate_counter_6_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>core/io_bus/uart_tx/r_bit_counter_3_s1/Q</td>
<td>core/io_bus/uart_tx/r_bit_counter_3_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>core/io_bus/uart_tx/r_rate_counter_2_s1/Q</td>
<td>core/io_bus/uart_tx/r_rate_counter_2_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>core/io_bus/uart_tx/r_rate_counter_4_s0/Q</td>
<td>core/io_bus/uart_tx/r_rate_counter_4_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>u_tx/gen_audio.u_audio/pr_bit_reg_s0/Q</td>
<td>u_tx/gen_audio.u_audio/pr_bit_reg_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>u_tx/gen_audio.u_audio/framecount_7_s0/Q</td>
<td>u_tx/gen_audio.u_audio/framecount_7_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>u_tx/request_reg_s2/Q</td>
<td>u_tx/request_reg_s2/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>u_tx/gen_info.u_info/counter_reg_3_s0/Q</td>
<td>u_tx/gen_info.u_info/counter_reg_3_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_1_s0/Q</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_1_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0/Q</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>u_tx/gen_audio.u_audio/framecount_1_s0/Q</td>
<td>u_tx/gen_audio.u_audio/framecount_1_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>u_tx/gen_audio.u_audio/framecount_5_s0/Q</td>
<td>u_tx/gen_audio.u_audio/framecount_5_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>core/io_bus/counter/r_ms_count_0_s0/Q</td>
<td>core/io_bus/counter/r_ms_count_0_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>core/io_bus/counter/r_counter_0_s0/Q</td>
<td>core/io_bus/counter/r_counter_0_s0/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>core/io_bus/uart_rx/r_bit_counter_2_s1/Q</td>
<td>core/io_bus/uart_rx/r_bit_counter_2_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>core/io_bus/uart_rx/r_rate_counter_1_s1/Q</td>
<td>core/io_bus/uart_rx/r_rate_counter_1_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>core/io_bus/uart_tx/r_rate_counter_0_s3/Q</td>
<td>core/io_bus/uart_tx/r_rate_counter_0_s3/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.710</td>
<td>core/io_bus/uart_rx/r_bit_counter_0_s1/Q</td>
<td>core/io_bus/uart_rx/r_bit_counter_0_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>23</td>
<td>0.710</td>
<td>core/io_bus/uart_tx/r_rate_counter_5_s1/Q</td>
<td>core/io_bus/uart_tx/r_rate_counter_5_s1/D</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>24</td>
<td>0.710</td>
<td>u_tx/gen_info.u_info/counter_reg_0_s0/Q</td>
<td>u_tx/gen_info.u_info/counter_reg_0_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>25</td>
<td>0.710</td>
<td>u_tx/gen_info.u_info/counter_reg_4_s0/Q</td>
<td>u_tx/gen_info.u_info/counter_reg_4_s0/D</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>core/io_bus/vc/r_pixel_counter_10_s0</td>
</tr>
<tr>
<td>2</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>core/io_bus/vc/r_pixel_counter_9_s0</td>
</tr>
<tr>
<td>3</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/active_reg_35_s0</td>
</tr>
<tr>
<td>4</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/gen_audio.u_audio/marker_reg_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_0_s1</td>
</tr>
<tr>
<td>6</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/gen_info.u_info/data_reg_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/gen_data.u_data/datacount_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/gen_data.u_data/sb_reg_222_s0</td>
</tr>
<tr>
<td>9</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/gen_data.u_data/sb_reg_220_s0</td>
</tr>
<tr>
<td>10</td>
<td>5.410</td>
<td>6.660</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_tx/gen_data.u_data/sb_reg_219_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-50.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>468.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[5].ram_data_g_bank[5].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[0]</td>
<td>core/m_inst_mod/g_bank[5].ram_data_g_bank[5].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[5].ram_data_g_bank[5].ram_data_0_0_s/DO[1]</td>
</tr>
<tr>
<td>424.310</td>
<td>1.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[3][A]</td>
<td>core/m_inst_mod/o_qb_25_s12/I0</td>
</tr>
<tr>
<td>425.132</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C5[3][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_25_s12/F</td>
</tr>
<tr>
<td>426.618</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>core/m_inst_mod/o_qb_17_s15/I2</td>
</tr>
<tr>
<td>427.717</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_17_s15/F</td>
</tr>
<tr>
<td>428.526</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[1][B]</td>
<td>core/m_inst_mod/o_qb_17_s13/I1</td>
</tr>
<tr>
<td>429.625</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R26C17[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_17_s13/F</td>
</tr>
<tr>
<td>433.081</td>
<td>3.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s10/RAD[2]</td>
</tr>
<tr>
<td>433.340</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s10/DO</td>
</tr>
<tr>
<td>434.960</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>core/m_regfile_ER_RS_s428/I1</td>
</tr>
<tr>
<td>436.021</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s428/F</td>
</tr>
<tr>
<td>436.440</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>core/m_regfile_ER_RS_s497/I1</td>
</tr>
<tr>
<td>437.539</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s497/F</td>
</tr>
<tr>
<td>437.544</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][B]</td>
<td>core/m_regfile_ER_init_s44/I0</td>
</tr>
<tr>
<td>438.170</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R4C7[2][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s44/F</td>
</tr>
<tr>
<td>441.145</td>
<td>2.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>core/w_a_31_s12/I0</td>
</tr>
<tr>
<td>442.177</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td style=" background: #97FFFF;">core/w_a_31_s12/F</td>
</tr>
<tr>
<td>442.182</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td>core/w_a_31_s4/I0</td>
</tr>
<tr>
<td>443.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R21C23[0][A]</td>
<td style=" background: #97FFFF;">core/w_a_31_s4/F</td>
</tr>
<tr>
<td>445.922</td>
<td>2.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[0][B]</td>
<td>core/w_a_31_s0/I3</td>
</tr>
<tr>
<td>446.744</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C24[0][B]</td>
<td style=" background: #97FFFF;">core/w_a_31_s0/F</td>
</tr>
<tr>
<td>448.223</td>
<td>1.478</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[1][A]</td>
<td>core/alu/n31_s5/I3</td>
</tr>
<tr>
<td>449.322</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C25[1][A]</td>
<td style=" background: #97FFFF;">core/alu/n31_s5/F</td>
</tr>
<tr>
<td>450.792</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[2][B]</td>
<td>core/alu/w_out_14_s7/I0</td>
</tr>
<tr>
<td>451.824</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C28[2][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_14_s7/F</td>
</tr>
<tr>
<td>453.635</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[3][B]</td>
<td>core/alu/w_out_26_s9/I0</td>
</tr>
<tr>
<td>454.667</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C35[3][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_26_s9/F</td>
</tr>
<tr>
<td>455.162</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td>core/alu/w_out_26_s4/I0</td>
</tr>
<tr>
<td>456.194</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_26_s4/F</td>
</tr>
<tr>
<td>457.015</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>core/alu/w_out_26_s1/I2</td>
</tr>
<tr>
<td>458.114</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_26_s1/F</td>
</tr>
<tr>
<td>459.572</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td>core/io_bus/if_vdata_in.valid_0_s8/I2</td>
</tr>
<tr>
<td>460.671</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C26[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/if_vdata_in.valid_0_s8/F</td>
</tr>
<tr>
<td>461.502</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>core/io_bus/if_vdata_in.valid_0_s7/I0</td>
</tr>
<tr>
<td>462.128</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C24[1][B]</td>
<td style=" background: #97FFFF;">core/io_bus/if_vdata_in.valid_0_s7/F</td>
</tr>
<tr>
<td>463.434</td>
<td>1.306</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td>core/io_bus/if_vdata_in.valid_0_s2/I2</td>
</tr>
<tr>
<td>464.256</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C24[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/if_vdata_in.valid_0_s2/F</td>
</tr>
<tr>
<td>465.567</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td>core/io_bus/if_vdata_in.valid_0_s10/I3</td>
</tr>
<tr>
<td>466.389</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/if_vdata_in.valid_0_s10/F</td>
</tr>
<tr>
<td>468.315</td>
<td>1.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/n41_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][A]</td>
<td>core/io_bus/vc/vram_sync/n41_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C26[0][A]</td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.681, 36.145%; route: 27.776, 56.782%; tC2Q: 3.460, 7.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-49.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>467.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[5].ram_data_g_bank[5].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[0]</td>
<td>core/m_inst_mod/g_bank[5].ram_data_g_bank[5].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[5].ram_data_g_bank[5].ram_data_0_0_s/DO[1]</td>
</tr>
<tr>
<td>424.310</td>
<td>1.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[3][A]</td>
<td>core/m_inst_mod/o_qb_25_s12/I0</td>
</tr>
<tr>
<td>425.132</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C5[3][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_25_s12/F</td>
</tr>
<tr>
<td>426.618</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>core/m_inst_mod/o_qb_17_s15/I2</td>
</tr>
<tr>
<td>427.717</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_17_s15/F</td>
</tr>
<tr>
<td>428.526</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[1][B]</td>
<td>core/m_inst_mod/o_qb_17_s13/I1</td>
</tr>
<tr>
<td>429.625</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R26C17[1][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_17_s13/F</td>
</tr>
<tr>
<td>433.081</td>
<td>3.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s10/RAD[2]</td>
</tr>
<tr>
<td>433.340</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s10/DO</td>
</tr>
<tr>
<td>434.960</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td>core/m_regfile_ER_RS_s428/I1</td>
</tr>
<tr>
<td>436.021</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C7[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s428/F</td>
</tr>
<tr>
<td>436.440</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>core/m_regfile_ER_RS_s497/I1</td>
</tr>
<tr>
<td>437.539</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s497/F</td>
</tr>
<tr>
<td>437.544</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][B]</td>
<td>core/m_regfile_ER_init_s44/I0</td>
</tr>
<tr>
<td>438.170</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R4C7[2][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s44/F</td>
</tr>
<tr>
<td>441.629</td>
<td>3.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[1][A]</td>
<td>core/w_a_30_s3/I0</td>
</tr>
<tr>
<td>442.728</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C21[1][A]</td>
<td style=" background: #97FFFF;">core/w_a_30_s3/F</td>
</tr>
<tr>
<td>442.734</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>core/w_a_30_s2/I0</td>
</tr>
<tr>
<td>443.360</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C21[0][A]</td>
<td style=" background: #97FFFF;">core/w_a_30_s2/F</td>
</tr>
<tr>
<td>446.138</td>
<td>2.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C25[2][B]</td>
<td>core/w_a_30_s0/I1</td>
</tr>
<tr>
<td>447.237</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R3C25[2][B]</td>
<td style=" background: #97FFFF;">core/w_a_30_s0/F</td>
</tr>
<tr>
<td>448.565</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C28[2][A]</td>
<td>core/alu/n30_s4/I3</td>
</tr>
<tr>
<td>449.387</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R4C28[2][A]</td>
<td style=" background: #97FFFF;">core/alu/n30_s4/F</td>
</tr>
<tr>
<td>450.884</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[2][A]</td>
<td>core/alu/n60_s2/I1</td>
</tr>
<tr>
<td>451.916</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C32[2][A]</td>
<td style=" background: #97FFFF;">core/alu/n60_s2/F</td>
</tr>
<tr>
<td>452.736</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[3][A]</td>
<td>core/alu/w_out_19_s9/I0</td>
</tr>
<tr>
<td>453.835</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C31[3][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_19_s9/F</td>
</tr>
<tr>
<td>454.986</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>core/alu/w_out_3_s6/I0</td>
</tr>
<tr>
<td>455.611</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_3_s6/F</td>
</tr>
<tr>
<td>456.030</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>core/alu/w_out_3_s4/I0</td>
</tr>
<tr>
<td>457.129</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">core/alu/w_out_3_s4/F</td>
</tr>
<tr>
<td>458.935</td>
<td>1.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[3][B]</td>
<td>core/alu/w_out_3_s3/I0</td>
</tr>
<tr>
<td>459.967</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C24[3][B]</td>
<td style=" background: #97FFFF;">core/alu/w_out_3_s3/F</td>
</tr>
<tr>
<td>462.281</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[3][A]</td>
<td>core/io_bus/vc/vram_sync/n41_s12/I0</td>
</tr>
<tr>
<td>463.103</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C26[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/vram_sync/n41_s12/F</td>
</tr>
<tr>
<td>463.109</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[1][B]</td>
<td>core/io_bus/vc/vram_sync/n41_s11/I2</td>
</tr>
<tr>
<td>463.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C26[1][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/vram_sync/n41_s11/F</td>
</tr>
<tr>
<td>463.936</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td>core/io_bus/vc/vram_sync/n41_s6/I3</td>
</tr>
<tr>
<td>465.035</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C26[0][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/vram_sync/n41_s6/F</td>
</tr>
<tr>
<td>465.041</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[1][A]</td>
<td>core/io_bus/vc/vram_sync/n41_s3/I3</td>
</tr>
<tr>
<td>466.140</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C26[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/vram_sync/n41_s3/F</td>
</tr>
<tr>
<td>466.145</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[2][B]</td>
<td>core/io_bus/vc/vram_sync/n41_s2/I2</td>
</tr>
<tr>
<td>466.770</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C26[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/vram_sync/n41_s2/F</td>
</tr>
<tr>
<td>467.106</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/n41_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[0][A]</td>
<td>core/io_bus/vc/vram_sync/n41_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C26[0][A]</td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.065, 39.962%; route: 25.184, 52.786%; tC2Q: 3.460, 7.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-30.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>447.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[0]</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
</tr>
<tr>
<td>425.295</td>
<td>2.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[0][A]</td>
<td>core/m_inst_mod/o_qb_42_s15/I0</td>
</tr>
<tr>
<td>426.327</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C5[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_42_s15/F</td>
</tr>
<tr>
<td>428.767</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>core/m_inst_mod/o_qb_10_s20/I0</td>
</tr>
<tr>
<td>429.866</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s20/F</td>
</tr>
<tr>
<td>431.816</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>core/m_inst_mod/o_qb_10_s17/I2</td>
</tr>
<tr>
<td>432.848</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R4C10[1][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s17/F</td>
</tr>
<tr>
<td>434.222</td>
<td>1.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/AD[0]</td>
</tr>
<tr>
<td>434.503</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C8</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/DO</td>
</tr>
<tr>
<td>435.289</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>core/m_regfile_ER_RS_s430/I0</td>
</tr>
<tr>
<td>436.388</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s430/F</td>
</tr>
<tr>
<td>437.523</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>core/m_regfile_ER_RS_s499/I2</td>
</tr>
<tr>
<td>438.555</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s499/F</td>
</tr>
<tr>
<td>439.694</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>core/m_regfile_ER_init_s46/I0</td>
</tr>
<tr>
<td>440.320</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>111</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s46/F</td>
</tr>
<tr>
<td>447.907</td>
<td>7.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_5_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.201, 21.750%; route: 18.849, 66.114%; tC2Q: 3.460, 12.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-29.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>447.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[0]</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
</tr>
<tr>
<td>425.295</td>
<td>2.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[0][A]</td>
<td>core/m_inst_mod/o_qb_42_s15/I0</td>
</tr>
<tr>
<td>426.327</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C5[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_42_s15/F</td>
</tr>
<tr>
<td>428.767</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>core/m_inst_mod/o_qb_10_s20/I0</td>
</tr>
<tr>
<td>429.866</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s20/F</td>
</tr>
<tr>
<td>431.816</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>core/m_inst_mod/o_qb_10_s17/I2</td>
</tr>
<tr>
<td>432.848</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R4C10[1][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s17/F</td>
</tr>
<tr>
<td>434.222</td>
<td>1.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/AD[0]</td>
</tr>
<tr>
<td>434.503</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C8</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/DO</td>
</tr>
<tr>
<td>435.289</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>core/m_regfile_ER_RS_s430/I0</td>
</tr>
<tr>
<td>436.388</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s430/F</td>
</tr>
<tr>
<td>437.523</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>core/m_regfile_ER_RS_s499/I2</td>
</tr>
<tr>
<td>438.555</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s499/F</td>
</tr>
<tr>
<td>439.694</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>core/m_regfile_ER_init_s46/I0</td>
</tr>
<tr>
<td>440.320</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>111</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s46/F</td>
</tr>
<tr>
<td>447.418</td>
<td>7.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_6_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.201, 22.130%; route: 18.360, 65.522%; tC2Q: 3.460, 12.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-29.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>447.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[0]</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
</tr>
<tr>
<td>425.295</td>
<td>2.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[0][A]</td>
<td>core/m_inst_mod/o_qb_42_s15/I0</td>
</tr>
<tr>
<td>426.327</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C5[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_42_s15/F</td>
</tr>
<tr>
<td>428.767</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>core/m_inst_mod/o_qb_10_s20/I0</td>
</tr>
<tr>
<td>429.866</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s20/F</td>
</tr>
<tr>
<td>431.816</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>core/m_inst_mod/o_qb_10_s17/I2</td>
</tr>
<tr>
<td>432.848</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R4C10[1][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s17/F</td>
</tr>
<tr>
<td>434.222</td>
<td>1.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/AD[0]</td>
</tr>
<tr>
<td>434.503</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C8</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/DO</td>
</tr>
<tr>
<td>435.289</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>core/m_regfile_ER_RS_s430/I0</td>
</tr>
<tr>
<td>436.388</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s430/F</td>
</tr>
<tr>
<td>437.523</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>core/m_regfile_ER_RS_s499/I2</td>
</tr>
<tr>
<td>438.555</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s499/F</td>
</tr>
<tr>
<td>439.694</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>core/m_regfile_ER_init_s46/I0</td>
</tr>
<tr>
<td>440.320</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>111</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s46/F</td>
</tr>
<tr>
<td>447.418</td>
<td>7.098</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_2_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.201, 22.130%; route: 18.360, 65.522%; tC2Q: 3.460, 12.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.862</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>445.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[0]</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
</tr>
<tr>
<td>425.295</td>
<td>2.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[0][A]</td>
<td>core/m_inst_mod/o_qb_42_s15/I0</td>
</tr>
<tr>
<td>426.327</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C5[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_42_s15/F</td>
</tr>
<tr>
<td>428.767</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>core/m_inst_mod/o_qb_10_s20/I0</td>
</tr>
<tr>
<td>429.866</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s20/F</td>
</tr>
<tr>
<td>431.816</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>core/m_inst_mod/o_qb_10_s17/I2</td>
</tr>
<tr>
<td>432.848</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R4C10[1][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s17/F</td>
</tr>
<tr>
<td>434.222</td>
<td>1.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/AD[0]</td>
</tr>
<tr>
<td>434.503</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C8</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/DO</td>
</tr>
<tr>
<td>435.289</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>core/m_regfile_ER_RS_s430/I0</td>
</tr>
<tr>
<td>436.388</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s430/F</td>
</tr>
<tr>
<td>437.523</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>core/m_regfile_ER_RS_s499/I2</td>
</tr>
<tr>
<td>438.555</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s499/F</td>
</tr>
<tr>
<td>439.694</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>core/m_regfile_ER_init_s46/I0</td>
</tr>
<tr>
<td>440.320</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>111</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s46/F</td>
</tr>
<tr>
<td>445.512</td>
<td>5.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[1][B]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.201, 23.745%; route: 16.454, 63.006%; tC2Q: 3.460, 13.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>445.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[0]</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
</tr>
<tr>
<td>425.295</td>
<td>2.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[0][A]</td>
<td>core/m_inst_mod/o_qb_42_s15/I0</td>
</tr>
<tr>
<td>426.327</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C5[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_42_s15/F</td>
</tr>
<tr>
<td>428.767</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>core/m_inst_mod/o_qb_10_s20/I0</td>
</tr>
<tr>
<td>429.866</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s20/F</td>
</tr>
<tr>
<td>431.816</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>core/m_inst_mod/o_qb_10_s17/I2</td>
</tr>
<tr>
<td>432.848</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R4C10[1][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s17/F</td>
</tr>
<tr>
<td>434.222</td>
<td>1.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/AD[0]</td>
</tr>
<tr>
<td>434.503</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C8</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/DO</td>
</tr>
<tr>
<td>435.289</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>core/m_regfile_ER_RS_s430/I0</td>
</tr>
<tr>
<td>436.388</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s430/F</td>
</tr>
<tr>
<td>437.523</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>core/m_regfile_ER_RS_s499/I2</td>
</tr>
<tr>
<td>438.555</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s499/F</td>
</tr>
<tr>
<td>439.694</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>core/m_regfile_ER_init_s46/I0</td>
</tr>
<tr>
<td>440.320</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>111</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s46/F</td>
</tr>
<tr>
<td>445.023</td>
<td>4.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_0_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.201, 24.198%; route: 15.964, 62.300%; tC2Q: 3.460, 13.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>444.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[0]</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
</tr>
<tr>
<td>425.295</td>
<td>2.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[0][A]</td>
<td>core/m_inst_mod/o_qb_42_s15/I0</td>
</tr>
<tr>
<td>426.327</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C5[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_42_s15/F</td>
</tr>
<tr>
<td>428.767</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>core/m_inst_mod/o_qb_10_s20/I0</td>
</tr>
<tr>
<td>429.866</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s20/F</td>
</tr>
<tr>
<td>431.816</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>core/m_inst_mod/o_qb_10_s17/I2</td>
</tr>
<tr>
<td>432.848</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R4C10[1][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s17/F</td>
</tr>
<tr>
<td>434.222</td>
<td>1.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/AD[0]</td>
</tr>
<tr>
<td>434.503</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C8</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/DO</td>
</tr>
<tr>
<td>435.289</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>core/m_regfile_ER_RS_s430/I0</td>
</tr>
<tr>
<td>436.388</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s430/F</td>
</tr>
<tr>
<td>437.523</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>core/m_regfile_ER_RS_s499/I2</td>
</tr>
<tr>
<td>438.555</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s499/F</td>
</tr>
<tr>
<td>439.694</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>core/m_regfile_ER_init_s46/I0</td>
</tr>
<tr>
<td>440.320</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>111</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s46/F</td>
</tr>
<tr>
<td>444.543</td>
<td>4.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_4_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.201, 24.660%; route: 15.484, 61.580%; tC2Q: 3.460, 13.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>444.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[0]</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
</tr>
<tr>
<td>425.295</td>
<td>2.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[0][A]</td>
<td>core/m_inst_mod/o_qb_42_s15/I0</td>
</tr>
<tr>
<td>426.327</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C5[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_42_s15/F</td>
</tr>
<tr>
<td>428.767</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>core/m_inst_mod/o_qb_10_s20/I0</td>
</tr>
<tr>
<td>429.866</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s20/F</td>
</tr>
<tr>
<td>431.816</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>core/m_inst_mod/o_qb_10_s17/I2</td>
</tr>
<tr>
<td>432.848</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R4C10[1][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s17/F</td>
</tr>
<tr>
<td>434.222</td>
<td>1.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/AD[0]</td>
</tr>
<tr>
<td>434.503</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C8</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/DO</td>
</tr>
<tr>
<td>435.289</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>core/m_regfile_ER_RS_s430/I0</td>
</tr>
<tr>
<td>436.388</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s430/F</td>
</tr>
<tr>
<td>437.523</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>core/m_regfile_ER_RS_s499/I2</td>
</tr>
<tr>
<td>438.555</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s499/F</td>
</tr>
<tr>
<td>439.694</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>core/m_regfile_ER_init_s46/I0</td>
</tr>
<tr>
<td>440.320</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>111</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s46/F</td>
</tr>
<tr>
<td>444.394</td>
<td>4.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[1][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_7_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[1][B]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C23[1][B]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.201, 24.806%; route: 15.336, 61.352%; tC2Q: 3.460, 13.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>444.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[0]</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
</tr>
<tr>
<td>425.295</td>
<td>2.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[0][A]</td>
<td>core/m_inst_mod/o_qb_42_s15/I0</td>
</tr>
<tr>
<td>426.327</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C5[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_42_s15/F</td>
</tr>
<tr>
<td>428.767</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>core/m_inst_mod/o_qb_10_s20/I0</td>
</tr>
<tr>
<td>429.866</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s20/F</td>
</tr>
<tr>
<td>431.816</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>core/m_inst_mod/o_qb_10_s17/I2</td>
</tr>
<tr>
<td>432.848</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R4C10[1][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s17/F</td>
</tr>
<tr>
<td>434.222</td>
<td>1.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/AD[0]</td>
</tr>
<tr>
<td>434.503</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C8</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s13/DO</td>
</tr>
<tr>
<td>435.289</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td>core/m_regfile_ER_RS_s430/I0</td>
</tr>
<tr>
<td>436.388</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s430/F</td>
</tr>
<tr>
<td>437.523</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td>core/m_regfile_ER_RS_s499/I2</td>
</tr>
<tr>
<td>438.555</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_RS_s499/F</td>
</tr>
<tr>
<td>439.694</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>core/m_regfile_ER_init_s46/I0</td>
</tr>
<tr>
<td>440.320</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>111</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_ER_init_s46/F</td>
</tr>
<tr>
<td>444.394</td>
<td>4.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_3_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.201, 24.806%; route: 15.336, 61.352%; tC2Q: 3.460, 13.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>441.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[0]</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
</tr>
<tr>
<td>425.295</td>
<td>2.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[0][A]</td>
<td>core/m_inst_mod/o_qb_42_s15/I0</td>
</tr>
<tr>
<td>426.327</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C5[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_42_s15/F</td>
</tr>
<tr>
<td>428.767</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>core/m_inst_mod/o_qb_10_s20/I0</td>
</tr>
<tr>
<td>429.866</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s20/F</td>
</tr>
<tr>
<td>431.816</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>core/m_inst_mod/o_qb_10_s17/I2</td>
</tr>
<tr>
<td>432.848</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R4C10[1][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s17/F</td>
</tr>
<tr>
<td>437.184</td>
<td>4.336</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C30</td>
<td>core/m_regfile_m_regfile_0_1_s2/AD[2]</td>
</tr>
<tr>
<td>437.443</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30</td>
<td style=" background: #97FFFF;">core/m_regfile_m_regfile_0_1_s2/DO[1]</td>
</tr>
<tr>
<td>439.211</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td>core/m_regfile_DOL_5_G[0]_s6/I0</td>
</tr>
<tr>
<td>440.013</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R23C19[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_DOL_5_G[0]_s6/F</td>
</tr>
<tr>
<td>441.592</td>
<td>1.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_5_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.224, 19.032%; route: 14.510, 65.378%; tC2Q: 3.460, 15.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>441.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[0]</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
</tr>
<tr>
<td>425.295</td>
<td>2.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[0][A]</td>
<td>core/m_inst_mod/o_qb_42_s15/I0</td>
</tr>
<tr>
<td>426.327</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C5[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_42_s15/F</td>
</tr>
<tr>
<td>428.767</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>core/m_inst_mod/o_qb_10_s20/I0</td>
</tr>
<tr>
<td>429.866</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s20/F</td>
</tr>
<tr>
<td>431.816</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>core/m_inst_mod/o_qb_10_s17/I2</td>
</tr>
<tr>
<td>432.848</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R4C10[1][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s17/F</td>
</tr>
<tr>
<td>437.184</td>
<td>4.336</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C30</td>
<td>core/m_regfile_m_regfile_0_1_s2/AD[2]</td>
</tr>
<tr>
<td>437.443</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30</td>
<td style=" background: #97FFFF;">core/m_regfile_m_regfile_0_1_s2/DO[3]</td>
</tr>
<tr>
<td>439.231</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[3][A]</td>
<td>core/m_regfile_DOL_7_G[0]_s6/I0</td>
</tr>
<tr>
<td>440.033</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C18[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_DOL_7_G[0]_s6/F</td>
</tr>
<tr>
<td>441.577</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[1][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_7_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[1][B]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C23[1][B]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.224, 19.045%; route: 14.496, 65.355%; tC2Q: 3.460, 15.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>441.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[0]</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
</tr>
<tr>
<td>425.295</td>
<td>2.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[0][A]</td>
<td>core/m_inst_mod/o_qb_42_s15/I0</td>
</tr>
<tr>
<td>426.327</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C5[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_42_s15/F</td>
</tr>
<tr>
<td>428.767</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>core/m_inst_mod/o_qb_10_s20/I0</td>
</tr>
<tr>
<td>429.866</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s20/F</td>
</tr>
<tr>
<td>431.816</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>core/m_inst_mod/o_qb_10_s17/I2</td>
</tr>
<tr>
<td>432.848</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R4C10[1][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s17/F</td>
</tr>
<tr>
<td>437.184</td>
<td>4.336</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C30</td>
<td>core/m_regfile_m_regfile_0_1_s2/AD[2]</td>
</tr>
<tr>
<td>437.443</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30</td>
<td style=" background: #97FFFF;">core/m_regfile_m_regfile_0_1_s2/DO[2]</td>
</tr>
<tr>
<td>438.897</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[2][B]</td>
<td>core/m_regfile_DOL_6_G[0]_s6/I0</td>
</tr>
<tr>
<td>439.958</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R22C21[2][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_DOL_6_G[0]_s6/F</td>
</tr>
<tr>
<td>441.167</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_6_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.483, 20.594%; route: 13.826, 63.513%; tC2Q: 3.460, 15.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>441.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[0]</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
</tr>
<tr>
<td>425.295</td>
<td>2.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[0][A]</td>
<td>core/m_inst_mod/o_qb_42_s15/I0</td>
</tr>
<tr>
<td>426.327</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C5[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_42_s15/F</td>
</tr>
<tr>
<td>428.767</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>core/m_inst_mod/o_qb_10_s20/I0</td>
</tr>
<tr>
<td>429.866</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s20/F</td>
</tr>
<tr>
<td>431.816</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>core/m_inst_mod/o_qb_10_s17/I2</td>
</tr>
<tr>
<td>432.848</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R4C10[1][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s17/F</td>
</tr>
<tr>
<td>437.160</td>
<td>4.312</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C29</td>
<td>core/m_regfile_m_regfile_0_0_s2/AD[2]</td>
</tr>
<tr>
<td>437.419</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29</td>
<td style=" background: #97FFFF;">core/m_regfile_m_regfile_0_0_s2/DO[2]</td>
</tr>
<tr>
<td>438.873</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[2][A]</td>
<td>core/m_regfile_DOL_2_G[0]_s6/I0</td>
</tr>
<tr>
<td>439.934</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R22C21[2][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_DOL_2_G[0]_s6/F</td>
</tr>
<tr>
<td>441.143</td>
<td>1.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_2_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_2_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.483, 20.616%; route: 13.803, 63.473%; tC2Q: 3.460, 15.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>440.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[0]</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
</tr>
<tr>
<td>425.295</td>
<td>2.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[0][A]</td>
<td>core/m_inst_mod/o_qb_42_s15/I0</td>
</tr>
<tr>
<td>426.327</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C5[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_42_s15/F</td>
</tr>
<tr>
<td>428.767</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>core/m_inst_mod/o_qb_10_s20/I0</td>
</tr>
<tr>
<td>429.866</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s20/F</td>
</tr>
<tr>
<td>431.816</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>core/m_inst_mod/o_qb_10_s17/I2</td>
</tr>
<tr>
<td>432.848</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R4C10[1][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s17/F</td>
</tr>
<tr>
<td>437.160</td>
<td>4.312</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C29</td>
<td>core/m_regfile_m_regfile_0_0_s2/AD[2]</td>
</tr>
<tr>
<td>437.419</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29</td>
<td style=" background: #97FFFF;">core/m_regfile_m_regfile_0_0_s2/DO[1]</td>
</tr>
<tr>
<td>438.558</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[3][A]</td>
<td>core/m_regfile_DOL_1_G[0]_s6/I0</td>
</tr>
<tr>
<td>439.619</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C20[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_DOL_1_G[0]_s6/F</td>
</tr>
<tr>
<td>440.749</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_1_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[1][B]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.483, 20.997%; route: 13.409, 62.799%; tC2Q: 3.460, 16.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>440.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[0]</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
</tr>
<tr>
<td>425.295</td>
<td>2.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[0][A]</td>
<td>core/m_inst_mod/o_qb_42_s15/I0</td>
</tr>
<tr>
<td>426.327</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C5[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_42_s15/F</td>
</tr>
<tr>
<td>428.767</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>core/m_inst_mod/o_qb_10_s20/I0</td>
</tr>
<tr>
<td>429.866</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s20/F</td>
</tr>
<tr>
<td>431.816</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>core/m_inst_mod/o_qb_10_s17/I2</td>
</tr>
<tr>
<td>432.848</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R4C10[1][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s17/F</td>
</tr>
<tr>
<td>437.184</td>
<td>4.336</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C30</td>
<td>core/m_regfile_m_regfile_0_1_s2/AD[2]</td>
</tr>
<tr>
<td>437.443</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30</td>
<td style=" background: #97FFFF;">core/m_regfile_m_regfile_0_1_s2/DO[0]</td>
</tr>
<tr>
<td>438.897</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[3][A]</td>
<td>core/m_regfile_DOL_4_G[0]_s6/I0</td>
</tr>
<tr>
<td>439.522</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R24C19[3][A]</td>
<td style=" background: #97FFFF;">core/m_regfile_DOL_4_G[0]_s6/F</td>
</tr>
<tr>
<td>440.729</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_4_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C25[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.047, 18.973%; route: 13.825, 64.807%; tC2Q: 3.460, 16.220%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>440.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[0]</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
</tr>
<tr>
<td>425.295</td>
<td>2.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[0][A]</td>
<td>core/m_inst_mod/o_qb_42_s15/I0</td>
</tr>
<tr>
<td>426.327</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C5[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_42_s15/F</td>
</tr>
<tr>
<td>428.767</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>core/m_inst_mod/o_qb_10_s20/I0</td>
</tr>
<tr>
<td>429.866</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s20/F</td>
</tr>
<tr>
<td>431.816</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>core/m_inst_mod/o_qb_10_s17/I2</td>
</tr>
<tr>
<td>432.848</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R4C10[1][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s17/F</td>
</tr>
<tr>
<td>437.160</td>
<td>4.312</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C29</td>
<td>core/m_regfile_m_regfile_0_0_s2/AD[2]</td>
</tr>
<tr>
<td>437.419</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29</td>
<td style=" background: #97FFFF;">core/m_regfile_m_regfile_0_0_s2/DO[3]</td>
</tr>
<tr>
<td>438.873</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[3][B]</td>
<td>core/m_regfile_DOL_3_G[0]_s6/I0</td>
</tr>
<tr>
<td>439.675</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R24C19[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_DOL_3_G[0]_s6/F</td>
</tr>
<tr>
<td>440.463</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_3_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_3_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.224, 20.052%; route: 13.382, 63.523%; tC2Q: 3.460, 16.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>440.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[0]</td>
<td>core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/CLKB</td>
</tr>
<tr>
<td>422.858</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">core/m_inst_mod/g_bank[0].ram_data_g_bank[0].ram_data_0_0_s/DO[2]</td>
</tr>
<tr>
<td>425.295</td>
<td>2.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C5[0][A]</td>
<td>core/m_inst_mod/o_qb_42_s15/I0</td>
</tr>
<tr>
<td>426.327</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C5[0][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_42_s15/F</td>
</tr>
<tr>
<td>428.767</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td>core/m_inst_mod/o_qb_10_s20/I0</td>
</tr>
<tr>
<td>429.866</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s20/F</td>
</tr>
<tr>
<td>431.816</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>core/m_inst_mod/o_qb_10_s17/I2</td>
</tr>
<tr>
<td>432.848</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>104</td>
<td>R4C10[1][A]</td>
<td style=" background: #97FFFF;">core/m_inst_mod/o_qb_10_s17/F</td>
</tr>
<tr>
<td>437.160</td>
<td>4.312</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R23C29</td>
<td>core/m_regfile_m_regfile_0_0_s2/AD[2]</td>
</tr>
<tr>
<td>437.419</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C29</td>
<td style=" background: #97FFFF;">core/m_regfile_m_regfile_0_0_s2/DO[0]</td>
</tr>
<tr>
<td>438.558</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[3][B]</td>
<td>core/m_regfile_DOL_0_G[0]_s6/I0</td>
</tr>
<tr>
<td>439.183</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R23C20[3][B]</td>
<td style=" background: #97FFFF;">core/m_regfile_DOL_0_G[0]_s6/F</td>
</tr>
<tr>
<td>440.340</td>
<td>1.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/vram_sync/w_draw_data_0_s5/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5</td>
</tr>
<tr>
<td>418.007</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C24[0][A]</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.047, 19.325%; route: 13.435, 64.153%; tC2Q: 3.460, 16.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>422.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[2]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_green_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>core/io_bus/vc/r_col_table[2]_15_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[2]_15_s0/Q</td>
</tr>
<tr>
<td>421.143</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[3][B]</td>
<td>core/io_bus/vc/w_draw_green_7_s61/I0</td>
</tr>
<tr>
<td>422.242</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C34[3][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_7_s61/F</td>
</tr>
<tr>
<td>422.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[3][A]</td>
<td>core/io_bus/vc/w_draw_green_7_s56/I1</td>
</tr>
<tr>
<td>422.391</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C34[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_7_s56/O</td>
</tr>
<tr>
<td>422.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>core/io_bus/vc/w_draw_green_7_s54/I0</td>
</tr>
<tr>
<td>422.554</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_7_s54/O</td>
</tr>
<tr>
<td>422.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>core/io_bus/vc/w_draw_green_7_s45/I0</td>
</tr>
<tr>
<td>422.717</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_7_s45/O</td>
</tr>
<tr>
<td>422.733</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_green_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>core/io_bus/vc/r_green_7_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_green_7_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>core/io_bus/vc/r_green_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.574, 47.197%; route: 1.303, 39.060%; tC2Q: 0.458, 13.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>422.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[0]_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_red_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][B]</td>
<td>core/io_bus/vc/r_col_table[0]_18_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C31[1][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[0]_18_s0/Q</td>
</tr>
<tr>
<td>421.160</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][A]</td>
<td>core/io_bus/vc/w_draw_red_2_s60/I0</td>
</tr>
<tr>
<td>422.186</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C31[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_red_2_s60/F</td>
</tr>
<tr>
<td>422.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[3][A]</td>
<td>core/io_bus/vc/w_draw_red_2_s56/I0</td>
</tr>
<tr>
<td>422.336</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C31[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_red_2_s56/O</td>
</tr>
<tr>
<td>422.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[2][B]</td>
<td>core/io_bus/vc/w_draw_red_2_s54/I0</td>
</tr>
<tr>
<td>422.513</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C31[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_red_2_s54/O</td>
</tr>
<tr>
<td>422.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][B]</td>
<td>core/io_bus/vc/w_draw_red_2_s45/I0</td>
</tr>
<tr>
<td>422.690</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_red_2_s45/O</td>
</tr>
<tr>
<td>422.699</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_red_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][B]</td>
<td>core/io_bus/vc/r_red_2_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_red_2_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C31[1][B]</td>
<td>core/io_bus/vc/r_red_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.530, 46.346%; route: 1.313, 39.771%; tC2Q: 0.458, 13.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>422.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[3]_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_red_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>core/io_bus/vc/r_col_table[3]_19_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[3]_19_s0/Q</td>
</tr>
<tr>
<td>421.143</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C34[3][B]</td>
<td>core/io_bus/vc/w_draw_red_3_s61/I1</td>
</tr>
<tr>
<td>422.169</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C34[3][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_red_3_s61/F</td>
</tr>
<tr>
<td>422.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td>core/io_bus/vc/w_draw_red_3_s56/I1</td>
</tr>
<tr>
<td>422.319</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C34[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_red_3_s56/O</td>
</tr>
<tr>
<td>422.319</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[2][B]</td>
<td>core/io_bus/vc/w_draw_red_3_s54/I0</td>
</tr>
<tr>
<td>422.496</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C34[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_red_3_s54/O</td>
</tr>
<tr>
<td>422.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][B]</td>
<td>core/io_bus/vc/w_draw_red_3_s45/I0</td>
</tr>
<tr>
<td>422.673</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_red_3_s45/O</td>
</tr>
<tr>
<td>422.682</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_red_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][B]</td>
<td>core/io_bus/vc/r_red_3_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_red_3_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C34[1][B]</td>
<td>core/io_bus/vc/r_red_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.530, 46.578%; route: 1.296, 39.468%; tC2Q: 0.458, 13.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>422.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[4]_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_green_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td>core/io_bus/vc/r_col_table[4]_9_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C26[0][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[4]_9_s0/Q</td>
</tr>
<tr>
<td>420.990</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td>core/io_bus/vc/w_draw_green_1_s62/I0</td>
</tr>
<tr>
<td>422.016</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_1_s62/F</td>
</tr>
<tr>
<td>422.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td>core/io_bus/vc/w_draw_green_1_s57/I0</td>
</tr>
<tr>
<td>422.166</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_1_s57/O</td>
</tr>
<tr>
<td>422.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td>core/io_bus/vc/w_draw_green_1_s54/I1</td>
</tr>
<tr>
<td>422.343</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_1_s54/O</td>
</tr>
<tr>
<td>422.343</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>core/io_bus/vc/w_draw_green_1_s45/I0</td>
</tr>
<tr>
<td>422.520</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_1_s45/O</td>
</tr>
<tr>
<td>422.529</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_green_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>core/io_bus/vc/r_green_1_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_green_1_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>core/io_bus/vc/r_green_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.530, 48.866%; route: 1.143, 36.496%; tC2Q: 0.458, 14.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>422.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[3]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_blue_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>core/io_bus/vc/r_col_table[3]_0_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[3]_0_s0/Q</td>
</tr>
<tr>
<td>421.143</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[3][B]</td>
<td>core/io_bus/vc/w_draw_blue_0_s61/I1</td>
</tr>
<tr>
<td>421.945</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C34[3][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_0_s61/F</td>
</tr>
<tr>
<td>421.945</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td>core/io_bus/vc/w_draw_blue_0_s56/I1</td>
</tr>
<tr>
<td>422.095</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C34[3][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_0_s56/O</td>
</tr>
<tr>
<td>422.095</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[2][B]</td>
<td>core/io_bus/vc/w_draw_blue_0_s54/I0</td>
</tr>
<tr>
<td>422.272</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C34[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_0_s54/O</td>
</tr>
<tr>
<td>422.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][B]</td>
<td>core/io_bus/vc/w_draw_blue_0_s45/I0</td>
</tr>
<tr>
<td>422.449</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_0_s45/O</td>
</tr>
<tr>
<td>422.458</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_blue_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][B]</td>
<td>core/io_bus/vc/r_blue_0_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_blue_0_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C34[1][B]</td>
<td>core/io_bus/vc/r_blue_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.306, 42.669%; route: 1.296, 42.357%; tC2Q: 0.458, 14.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>422.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[6]_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_green_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>core/io_bus/vc/r_col_table[6]_10_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[6]_10_s0/Q</td>
</tr>
<tr>
<td>421.143</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>core/io_bus/vc/w_draw_green_2_s63/I0</td>
</tr>
<tr>
<td>421.945</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_2_s63/F</td>
</tr>
<tr>
<td>421.945</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td>core/io_bus/vc/w_draw_green_2_s57/I1</td>
</tr>
<tr>
<td>422.095</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_2_s57/O</td>
</tr>
<tr>
<td>422.095</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>core/io_bus/vc/w_draw_green_2_s54/I1</td>
</tr>
<tr>
<td>422.272</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_2_s54/O</td>
</tr>
<tr>
<td>422.272</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][B]</td>
<td>core/io_bus/vc/w_draw_green_2_s45/I0</td>
</tr>
<tr>
<td>422.449</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_green_2_s45/O</td>
</tr>
<tr>
<td>422.458</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_green_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[1][B]</td>
<td>core/io_bus/vc/r_green_2_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_green_2_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C30[1][B]</td>
<td>core/io_bus/vc/r_green_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.306, 42.669%; route: 1.296, 42.357%; tC2Q: 0.458, 14.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>422.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>417.650</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table[8]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_blue_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.666</td>
<td>416.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>419.154</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>419.398</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>core/io_bus/vc/r_col_table[8]_6_s0/CLK</td>
</tr>
<tr>
<td>419.856</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table[8]_6_s0/Q</td>
</tr>
<tr>
<td>420.823</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>core/io_bus/vc/w_draw_blue_6_s64/I0</td>
</tr>
<tr>
<td>421.922</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_6_s64/F</td>
</tr>
<tr>
<td>421.922</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>core/io_bus/vc/w_draw_blue_6_s58/I0</td>
</tr>
<tr>
<td>422.071</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_6_s58/O</td>
</tr>
<tr>
<td>422.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][B]</td>
<td>core/io_bus/vc/w_draw_blue_6_s55/I0</td>
</tr>
<tr>
<td>422.234</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_6_s55/O</td>
</tr>
<tr>
<td>422.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td>core/io_bus/vc/w_draw_blue_6_s45/I1</td>
</tr>
<tr>
<td>422.397</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/w_draw_blue_6_s45/O</td>
</tr>
<tr>
<td>422.413</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_blue_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>417.508</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.838</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.080</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td>core/io_bus/vc/r_blue_6_s0/CLK</td>
</tr>
<tr>
<td>418.050</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>core/io_bus/vc/r_blue_6_s0</td>
</tr>
<tr>
<td>417.650</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C26[1][B]</td>
<td>core/io_bus/vc/r_blue_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.159</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.574, 52.206%; route: 0.983, 32.592%; tC2Q: 0.458, 15.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_vram_write_ready_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_vram_write_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>core/io_bus/vc/r_vram_write_ready_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C29[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_vram_write_ready_s0/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>core/io_bus/vc/n1667_s0/I0</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/n1667_s0/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_vram_write_ready_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>core/io_bus/vc/r_vram_write_ready_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>core/io_bus/vc/r_vram_write_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/vc/r_col_table_din_set_ready_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/r_col_table_din_set_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>core/io_bus/vc/r_col_table_din_set_ready_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table_din_set_ready_s0/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>core/io_bus/vc/n820_s0/I0</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/vc/n820_s0/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/vc/r_col_table_din_set_ready_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>core/io_bus/vc/r_col_table_din_set_ready_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>core/io_bus/vc/r_col_table_din_set_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/counter/r_ms_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/counter/r_ms_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>core/io_bus/counter/r_ms_counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/counter/r_ms_counter_0_s0/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>core/io_bus/counter/n328_s2/I0</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/counter/n328_s2/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/counter/r_ms_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>core/io_bus/counter/r_ms_counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>core/io_bus/counter/r_ms_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_rx/r_rate_counter_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_rx/r_rate_counter_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_4_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C37[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_rate_counter_4_s1/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>core/io_bus/uart_rx/n161_s4/I1</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_rx/n161_s4/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_rate_counter_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_4_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C37[0][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_rx/r_rate_counter_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_rx/r_rate_counter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_6_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C36[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_rate_counter_6_s1/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>core/io_bus/uart_rx/n159_s4/I0</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_rx/n159_s4/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_rate_counter_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_6_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C36[1][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_tx/r_bit_counter_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_tx/r_bit_counter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>core/io_bus/uart_tx/r_bit_counter_3_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C33[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_bit_counter_3_s1/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>core/io_bus/uart_tx/n106_s1/I3</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_tx/n106_s1/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_bit_counter_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>core/io_bus/uart_tx/r_bit_counter_3_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>core/io_bus/uart_tx/r_bit_counter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_tx/r_rate_counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_tx/r_rate_counter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_2_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C34[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_rate_counter_2_s1/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>core/io_bus/uart_tx/n114_s1/I3</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_tx/n114_s1/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_rate_counter_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_tx/r_rate_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_tx/r_rate_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_4_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_rate_counter_4_s0/Q</td>
</tr>
<tr>
<td>3.008</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>core/io_bus/uart_tx/n92_s2/I2</td>
</tr>
<tr>
<td>3.380</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_tx/n92_s2/F</td>
</tr>
<tr>
<td>3.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_rate_counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_4_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C33[0][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_audio.u_audio/pr_bit_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_audio.u_audio/pr_bit_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td>u_tx/gen_audio.u_audio/pr_bit_reg_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C40[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/pr_bit_reg_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td>u_tx/gen_audio.u_audio/n435_s11/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_audio.u_audio/n435_s11/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/pr_bit_reg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C40[1][A]</td>
<td>u_tx/gen_audio.u_audio/pr_bit_reg_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C40[1][A]</td>
<td>u_tx/gen_audio.u_audio/pr_bit_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_audio.u_audio/framecount_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_audio.u_audio/framecount_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C42[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/framecount_7_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>u_tx/gen_audio.u_audio/n40_s2/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_audio.u_audio/n40_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/framecount_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_7_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C42[0][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/request_reg_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/request_reg_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td>u_tx/request_reg_s2/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C43[0][A]</td>
<td style=" font-weight:bold;">u_tx/request_reg_s2/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td>u_tx/n169_s4/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td style=" background: #97FFFF;">u_tx/n169_s4/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td style=" font-weight:bold;">u_tx/request_reg_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td>u_tx/request_reg_s2/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C43[0][A]</td>
<td>u_tx/request_reg_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_info.u_info/counter_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_info.u_info/counter_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td>u_tx/gen_info.u_info/counter_reg_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C44[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_info.u_info/counter_reg_3_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td>u_tx/gen_info.u_info/n530_s2/I3</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_info.u_info/n530_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_info.u_info/counter_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[1][A]</td>
<td>u_tx/gen_info.u_info/counter_reg_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C44[1][A]</td>
<td>u_tx/gen_info.u_info/counter_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R25C39[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/u_fifo/raddr_reg_1_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/n11_s3/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_audio.u_audio/u_fifo/n11_s3/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/u_fifo/raddr_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C40[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/n6_s4/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_audio.u_audio/u_fifo/n6_s4/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_audio.u_audio/framecount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_audio.u_audio/framecount_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R27C43[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/framecount_1_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td>u_tx/gen_audio.u_audio/n46_s2/I1</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_audio.u_audio/n46_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/framecount_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[1][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_1_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C43[1][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_audio.u_audio/framecount_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_audio.u_audio/framecount_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_5_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C43[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/framecount_5_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>u_tx/gen_audio.u_audio/n42_s2/I2</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_audio.u_audio/n42_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td style=" font-weight:bold;">u_tx/gen_audio.u_audio/framecount_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_5_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C43[0][A]</td>
<td>u_tx/gen_audio.u_audio/framecount_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/counter/r_ms_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/counter/r_ms_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td>core/io_bus/counter/r_ms_count_0_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C4[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/counter/r_ms_count_0_s0/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td>core/io_bus/counter/n295_s2/I0</td>
</tr>
<tr>
<td>3.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/counter/n295_s2/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/counter/r_ms_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C4[0][A]</td>
<td>core/io_bus/counter/r_ms_count_0_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C4[0][A]</td>
<td>core/io_bus/counter/r_ms_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/counter/r_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/counter/r_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][A]</td>
<td>core/io_bus/counter/r_counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C2[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/counter/r_counter_0_s0/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][A]</td>
<td>core/io_bus/counter/n229_s2/I0</td>
</tr>
<tr>
<td>3.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C2[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/counter/n229_s2/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C2[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/counter/r_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C2[0][A]</td>
<td>core/io_bus/counter/r_counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C2[0][A]</td>
<td>core/io_bus/counter/r_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_rx/r_bit_counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_rx/r_bit_counter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>core/io_bus/uart_rx/r_bit_counter_2_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C37[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_bit_counter_2_s1/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>core/io_bus/uart_rx/n167_s3/I0</td>
</tr>
<tr>
<td>3.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_rx/n167_s3/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_bit_counter_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>core/io_bus/uart_rx/r_bit_counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>core/io_bus/uart_rx/r_bit_counter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_rx/r_rate_counter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_rx/r_rate_counter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_1_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C36[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_rate_counter_1_s1/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>core/io_bus/uart_rx/n152_s3/I1</td>
</tr>
<tr>
<td>3.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_rx/n152_s3/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_rate_counter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_1_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C36[1][A]</td>
<td>core/io_bus/uart_rx/r_rate_counter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_tx/r_rate_counter_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_tx/r_rate_counter_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_0_s3/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C35[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_rate_counter_0_s3/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>core/io_bus/uart_tx/n116_s3/I1</td>
</tr>
<tr>
<td>3.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_tx/n116_s3/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_rate_counter_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_0_s3/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_rx/r_bit_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_rx/r_bit_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>core/io_bus/uart_rx/r_bit_counter_0_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C37[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_bit_counter_0_s1/Q</td>
</tr>
<tr>
<td>3.010</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>core/io_bus/uart_rx/n169_s2/I0</td>
</tr>
<tr>
<td>3.382</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_rx/n169_s2/F</td>
</tr>
<tr>
<td>3.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_rx/r_bit_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>core/io_bus/uart_rx/r_bit_counter_0_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>core/io_bus/uart_rx/r_bit_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/io_bus/uart_tx/r_rate_counter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/uart_tx/r_rate_counter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_5_s1/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C34[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_rate_counter_5_s1/Q</td>
</tr>
<tr>
<td>3.010</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>core/io_bus/uart_tx/n111_s2/I3</td>
</tr>
<tr>
<td>3.382</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td style=" background: #97FFFF;">core/io_bus/uart_tx/n111_s2/F</td>
</tr>
<tr>
<td>3.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td style=" font-weight:bold;">core/io_bus/uart_tx/r_rate_counter_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>PLL_L</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_5_s1/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>core/io_bus/uart_tx/r_rate_counter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_info.u_info/counter_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_info.u_info/counter_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td>u_tx/gen_info.u_info/counter_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C45[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_info.u_info/counter_reg_0_s0/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td>u_tx/gen_info.u_info/n533_s4/I0</td>
</tr>
<tr>
<td>1.223</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_info.u_info/n533_s4/F</td>
</tr>
<tr>
<td>1.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_info.u_info/counter_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[1][A]</td>
<td>u_tx/gen_info.u_info/counter_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C45[1][A]</td>
<td>u_tx/gen_info.u_info/counter_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_tx/gen_info.u_info/counter_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_tx/gen_info.u_info/counter_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>u_tx/gen_info.u_info/counter_reg_4_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_info.u_info/counter_reg_4_s0/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>u_tx/gen_info.u_info/n529_s2/I0</td>
</tr>
<tr>
<td>1.223</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td style=" background: #97FFFF;">u_tx/gen_info.u_info/n529_s2/F</td>
</tr>
<tr>
<td>1.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td style=" font-weight:bold;">u_tx/gen_info.u_info/counter_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>TOPSIDE[0]</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>u_tx/gen_info.u_info/counter_reg_4_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C41[1][A]</td>
<td>u_tx/gen_info.u_info/counter_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>core/io_bus/vc/r_pixel_counter_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>core/io_bus/vc/r_pixel_counter_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>core/io_bus/vc/r_pixel_counter_10_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>core/io_bus/vc/r_pixel_counter_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>core/io_bus/vc/r_pixel_counter_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>core/io_bus/vc/r_pixel_counter_9_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/active_reg_35_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/active_reg_35_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/active_reg_35_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/gen_audio.u_audio/marker_reg_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/gen_audio.u_audio/marker_reg_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/gen_audio.u_audio/marker_reg_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/gen_audio.u_audio/u_fifo/raddr_reg_0_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/gen_info.u_info/data_reg_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/gen_info.u_info/data_reg_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/gen_info.u_info/data_reg_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/gen_data.u_data/datacount_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/gen_data.u_data/datacount_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/gen_data.u_data/datacount_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/gen_data.u_data/sb_reg_222_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/gen_data.u_data/sb_reg_222_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/gen_data.u_data/sb_reg_222_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/gen_data.u_data/sb_reg_220_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/gen_data.u_data/sb_reg_220_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/gen_data.u_data/sb_reg_220_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.410</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.660</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_tx/gen_data.u_data/sb_reg_219_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>7.321</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_tx/gen_data.u_data/sb_reg_219_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>13.981</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_tx/gen_data.u_data/sb_reg_219_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>886</td>
<td>i_clk</td>
<td>-50.665</td>
<td>0.262</td>
</tr>
<tr>
<td>677</td>
<td>i_clk_dvi</td>
<td>-3.432</td>
<td>0.257</td>
</tr>
<tr>
<td>326</td>
<td>dataenable_sig</td>
<td>1.427</td>
<td>4.158</td>
</tr>
<tr>
<td>195</td>
<td>w_draw_data_0_5</td>
<td>5.541</td>
<td>2.973</td>
</tr>
<tr>
<td>192</td>
<td>w_draw_col_table_adr_0_4</td>
<td>1.786</td>
<td>3.343</td>
</tr>
<tr>
<td>111</td>
<td>m_regfile_ER_init_236</td>
<td>-30.257</td>
<td>7.934</td>
</tr>
<tr>
<td>109</td>
<td>w_out[0]</td>
<td>-44.200</td>
<td>5.093</td>
</tr>
<tr>
<td>106</td>
<td>o_qb[11]</td>
<td>-26.263</td>
<td>6.886</td>
</tr>
<tr>
<td>104</td>
<td>o_qb[10]</td>
<td>-28.530</td>
<td>4.612</td>
</tr>
<tr>
<td>101</td>
<td>w_b[2]</td>
<td>-46.287</td>
<td>2.341</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R24C32</td>
<td>94.44%</td>
</tr>
<tr>
<td>R24C33</td>
<td>91.67%</td>
</tr>
<tr>
<td>R13C20</td>
<td>88.89%</td>
</tr>
<tr>
<td>R27C32</td>
<td>87.50%</td>
</tr>
<tr>
<td>R9C11</td>
<td>87.50%</td>
</tr>
<tr>
<td>R25C32</td>
<td>87.50%</td>
</tr>
<tr>
<td>R24C34</td>
<td>87.50%</td>
</tr>
<tr>
<td>R15C29</td>
<td>86.11%</td>
</tr>
<tr>
<td>R26C29</td>
<td>86.11%</td>
</tr>
<tr>
<td>R13C18</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {i_clk_27MHz}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
