use crate::GB::registers;
use crate::GB::RAM;
use crate::GB::instructions;

pub struct CPU {
    pub registers: registers::Registers,
    pub bus: crate::GB::bus::MemoryBus,
    pub ime: bool,  // Interrupt Master Enable - Quando true habilita e intercepta interrup√ß√µes
    pub ime_enable_next: bool, // EI habilita IME ap√≥s a pr√≥xima instru√ß√£o
    pub halted: bool, // CPU est√° em estado HALT
    pub opcode: u8,  // Opcode da instru√ß√£o em execu√ß√£o
    pub cycles: u64,  // Contagem total de ciclos
}

impl CPU {
    pub fn new(rom: Vec<u8>) -> Self {
        let mbc = crate::GB::mbc::create_mbc(rom);
        CPU {
            registers: registers::Registers::new(),
            bus: crate::GB::bus::MemoryBus::new(mbc),
            ime: false,
            ime_enable_next: false,
            halted: false,
            opcode: 0,
            cycles: 0,
        }
    }

    // Stack operations
    #[inline]
    pub fn push_u16(&mut self, value: u16) {
        let mut sp = self.registers.get_sp();
        sp = sp.wrapping_sub(1);
        self.bus.write(sp, (value >> 8) as u8);
        sp = sp.wrapping_sub(1);
        self.bus.write(sp, (value & 0xFF) as u8);
        self.registers.set_sp(sp);
    }

    #[inline]
    pub fn pop_u16(&mut self) -> u16 {
        let mut sp = self.registers.get_sp();
        let lo = self.bus.read(sp) as u16;
        sp = sp.wrapping_add(1);
        let hi = self.bus.read(sp) as u16;
        sp = sp.wrapping_add(1);
        self.registers.set_sp(sp);
        (hi << 8) | lo
    }

    pub fn init_post_boot(&mut self) {
        // Estados t√≠picos p√≥s BIOS (DMG = Dot Matrix Game, Game Boy cl√°ssico modelo DMG-01) para permitir pular boot ROM
        self.registers.set_af(0x01B0);
        self.registers.set_bc(0x0013);
        self.registers.set_de(0x00D8);
        self.registers.set_hl(0x014D);
        self.registers.set_sp(0xFFFE);
        self.registers.set_pc(0x0100); // Entrada no cartucho

        // IO registers p√≥s-boot (valores t√≠picos DMG)
        self.bus.write(0xFF40, 0x91); // LCDC - LCD ligado, BG habilitado (sprites o jogo habilita depois)
        self.bus.write(0xFF42, 0x00); // SCY
        self.bus.write(0xFF43, 0x00); // SCX
        self.bus.write(0xFF44, 0x00); // LY
        self.bus.write(0xFF45, 0x00); // LYC
        self.bus.write(0xFF47, 0xFC); // BGP - paleta background
        self.bus.write(0xFF48, 0xFF); // OBP0 - paleta sprites 0
        self.bus.write(0xFF49, 0xFF); // OBP1 - paleta sprites 1
        self.bus.write(0xFF4A, 0x00); // WY - window Y
        self.bus.write(0xFF4B, 0x00); // WX - window X

        eprintln!("üöÄ POST-BOOT STATE üöÄ");
        eprintln!("Registers: AF={:04X} BC={:04X} DE={:04X} HL={:04X} SP={:04X} PC={:04X}",
                 self.registers.get_af(), self.registers.get_bc(), self.registers.get_de(),
                 self.registers.get_hl(), self.registers.get_sp(), self.registers.get_pc());
        eprintln!("IO: LCDC={:02X} BGP={:02X} OBP0={:02X} OBP1={:02X}",
             self.bus.read(0xFF40), self.bus.read(0xFF47), self.bus.read(0xFF48), self.bus.read(0xFF49));
    }

    pub fn load_rom(&mut self) {
        // Inicializa alguns registradores de IO comuns
        self.bus.write(0xFF04, 0); // DIV
        self.bus.write(0xFF0F, 0); // IF
        self.bus.write(0xFFFF, 0); // IE
    }

    pub fn fetch_next(&mut self) -> u8 {
        let pc_before = self.registers.get_pc();

        // L√™ o byte na posi√ß√£o do Program Counter
        let byte = self.bus.read(pc_before);

        // Incrementa o PC para apontar para o pr√≥ximo byte
        self.registers.set_pc(pc_before.wrapping_add(1));
        byte
    }

    pub fn decode(opcode: u8, _cb_opcode: bool) -> instructions::Instruction {
        instructions::decode(opcode)
    }

    pub fn execute_next(&mut self) -> (u64, bool) {
        // Se CPU est√° em HALT, n√£o executa instru√ß√µes at√© uma interrup√ß√£o acordar
        if self.halted {
            let if_reg = self.bus.read(0xFF0F);
            let ie_reg = self.bus.read(0xFFFF);
            if (if_reg & ie_reg) != 0 {
                self.halted = false;
                // TODO: Implementar HALT bug (IME=0 com interrup√ß√£o pendente)
                // No hardware real, se IME=0 e h√° interrup√ß√£o pendente, PC n√£o incrementa corretamente
            } else {
                // CPU ainda halted, simula 4 ciclos de espera
                self.bus.tick(4);
                return (4, false);
            }
        }

        // FETCH
        let opcode = self.fetch_next();
        self.opcode = opcode;

        // DECODE
        let instr = CPU::decode(opcode, false);
        let unknown = instr.name == "UNKNOWN";

        // EXECUTE
        let cycles = (instr.execute)(&instr, &mut self.registers, &mut self.bus);
        self.cycles += cycles as u64;

        // üîß EFEITOS ESPECIAIS NO CPU (fora dos registradores)
        match opcode {
            0xF3 => { // DI
                self.ime = false;
            }
            0xFB => { // EI
                // Habilita IME ap√≥s a PR√ìXIMA instru√ß√£o
                self.ime_enable_next = true;
            }
            0x76 => { // HALT
                self.halted = true;
            }
            0x10 => { // STOP (trata igual HALT por enquanto)
                self.halted = true;
            }
            0xD9 => { // RETI
                // RET j√° foi feito na pr√≥pria instru√ß√£o (pop PC), aqui s√≥ reabilita IME
                self.ime = true;
            }
            _ => {}
        }

        // EI habilita IME ap√≥s a pr√≥xima instru√ß√£o
        if self.ime_enable_next {
            self.ime = true;
            self.ime_enable_next = false;
        }

        // Tick do bus depois da execu√ß√£o da instru√ß√£o
        self.bus.tick(cycles as u32);

        // Atende interrup√ß√µes se habilitadas (IME) e pendentes (IF & IE)
        self.service_interrupts();

        (cycles, unknown)
    }

    // Atende interrup√ß√µes se habilitadas (IME) e pendentes (IF & IE)
    fn service_interrupts(&mut self) {
        if !self.ime { return; }
        let ie = self.bus.read(0xFFFF);
        let mut iflags = self.bus.read(0xFF0F);
        let pending = ie & iflags;
        if pending == 0 { return; }

        // Desabilita IME e atende na ordem de prioridade
        self.ime = false;
        let (vector, mask) = if (pending & 0x01) != 0 {
            (0x0040u16, 0x01u8) // VBlank
        } else if (pending & 0x02) != 0 {
            (0x0048u16, 0x02u8) // LCD STAT
        } else if (pending & 0x04) != 0 {
            (0x0050u16, 0x04u8) // Timer
        } else if (pending & 0x08) != 0 {
            (0x0058u16, 0x08u8) // Serial
        } else {
            (0x0060u16, 0x10u8) // Joypad
        };

        // Limpa o bit atendido em IF
        iflags &= !mask;
        self.bus.write(0xFF0F, iflags);

        // Push PC usando push_u16 para manter consist√™ncia total com CALL/RET
        let pc = self.registers.get_pc();
        self.push_u16(pc);

        self.registers.set_pc(vector);

        // Tempo para atendimento de interrup√ß√£o (~20 ciclos)
        // NOTE: Custo fixo approximation, independente do vetor
        self.cycles += 20;
        self.bus.tick(20);
    }

    // === API p√∫blica de joypad ===
    // Bot√µes D-pad: Right=0, Left=1, Up=2, Down=3
    // Bot√µes a√ß√£o: A=0, B=1, Select=2, Start=3

}