# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../experimento_1vhdl.srcs/sources_1/new/sinal_alarme.vhd" \
"../../../../experimento_1vhdl.srcs/sim_1/new/tb_sinal_alarme.vhd" \

# Do not sort compile order
nosort
