// Simulated pipeline for Package 1 (Von Neumann architecture, 5-stage pipeline)
// Uses provided register and memory structures
#include <stdio.h>
#include <stdint.h>
#include <string.h>
#include "registers.h"
#include "memory.h"
#include "pipeline.h"

#define IF 0
#define ID 1
#define EX 2
#define MEM 3
#define WB 4

#define OPCODE_ADD 0
#define OPCODE_ADDI 7
#define OPCODE_LW 8
#define OPCODE_SW 9
#define OPCODE_BNE 10
#define OPCODE_J 11

int flush_timer = 0;
int clock_cycle = 1;

PipelineStage pipeline[5];

typedef struct {
    int instruction;
    int opcode;
    int R1, R2, R3, shamt, immediate, address;
    int result, mem_address, mem_data;
    int valid;
} PipelineStage;

int sign_extend(int value, int bits) {
    int mask = 1 << (bits - 1);
    return (value ^ mask) - mask;
}

void fetch() {
    if (flush_timer > 0 || clock_cycle % 2 == 0) return;
    int pc = getPC()->data;
    pipeline[IF].instruction = FetchIndex(pc);
    pipeline[IF].valid = 1;
    incrementPC();
}

void decode() {
    if (!pipeline[ID].valid) return;
    int instr = pipeline[ID].instruction;
    int opcode = (instr >> 28) & 0xF;
    pipeline[ID].opcode = opcode;

    switch (opcode) {
        case OPCODE_ADD:
            pipeline[ID].R1 = (instr >> 23) & 0x1F;
            pipeline[ID].R2 = (instr >> 18) & 0x1F;
            pipeline[ID].R3 = (instr >> 13) & 0x1F;
            break;
        case OPCODE_ADDI:
        case OPCODE_LW:
        case OPCODE_SW:
        case OPCODE_BNE:
            pipeline[ID].R1 = (instr >> 23) & 0x1F;
            pipeline[ID].R2 = (instr >> 18) & 0x1F;
            pipeline[ID].immediate = sign_extend(instr & 0x3FFFF, 18);
            break;
        case OPCODE_J:
            pipeline[ID].address = instr & 0x0FFFFFFF;
            break;
    }
}

void execute() {
    if (!pipeline[EX].valid) return;
    int op = pipeline[EX].opcode;

    switch (op) {
        case OPCODE_ADD:
            pipeline[EX].result = getData(&myRegisters.regHome[pipeline[EX].R2]) +
                                  getData(&myRegisters.regHome[pipeline[EX].R3]);
            break;
        case OPCODE_ADDI:
            pipeline[EX].result = getData(&myRegisters.regHome[pipeline[EX].R2]) + pipeline[EX].immediate;
            break;
        case OPCODE_LW:
        case OPCODE_SW:
            pipeline[EX].mem_address = getData(&myRegisters.regHome[pipeline[EX].R2]) + pipeline[EX].immediate;
            pipeline[EX].mem_data = getData(&myRegisters.regHome[pipeline[EX].R1]);
            break;
        case OPCODE_BNE: {
            int a = getData(&myRegisters.regHome[pipeline[EX].R1]);
            int b = getData(&myRegisters.regHome[pipeline[EX].R2]);
            if (a != b) {
                int new_pc = getPC()->data + pipeline[EX].immediate;
                overwriteData(getPC(), new_pc);
                pipeline[IF].valid = 0;
                pipeline[ID].valid = 0;
                flush_timer = 2;
            }
            break;
        }
        case OPCODE_J:
            overwriteData(getPC(), pipeline[EX].address);
            pipeline[IF].valid = 0;
            pipeline[ID].valid = 0;
            flush_timer = 2;
            break;
    }
}

void memory_access() {
    if (!pipeline[MEM].valid) return;
    int addr = pipeline[MEM].mem_address;
    switch (pipeline[MEM].opcode) {
        case OPCODE_LW:
            pipeline[MEM].result = FetchIndex(addr);
            break;
        case OPCODE_SW:
            overwrite(pipeline[MEM].mem_data, addr);
            printf("MEM[%d] updated to %d in MEM stage\n", addr, pipeline[MEM].mem_data);
            break;
    }
}

void writeback() {
    if (!pipeline[WB].valid) return;
    int dest = pipeline[WB].R1;
    if ((pipeline[WB].opcode == OPCODE_ADD || pipeline[WB].opcode == OPCODE_ADDI || pipeline[WB].opcode == OPCODE_LW) && dest != 0) {
        overwriteData(&myRegisters.regHome[dest], pipeline[WB].result);
        printf("Register %s updated to %d in WB stage\n", getType(&myRegisters.regHome[dest]), getData(&myRegisters.regHome[dest]));
    }
}

void advance_pipeline() {
    int insertBubble = 0;
    if (pipeline[ID].valid && pipeline[EX].valid) {
        int ex_opcode = pipeline[EX].opcode;
        int id_r1 = pipeline[ID].R1;
        int id_r2 = pipeline[ID].R2;

        if (ex_opcode == OPCODE_LW) {
            int ex_dest = pipeline[EX].R1; // LW writes to R1
            if (ex_dest == id_r1 || ex_dest == id_r2) {
                insertBubble = 1;
                printf("STALL: Load-use hazard detected â†’ inserting bubble\n");
            }
        }
    }
    pipeline[WB] = pipeline[MEM];
    pipeline[MEM] = pipeline[EX];
    if (insertBubble) {
        memset(&pipeline[EX], 0, sizeof(PipelineStage)); // insert NOP (bubble)
    } else {
        pipeline[EX] = pipeline[ID];
    }
    pipeline[ID] = pipeline[IF];
    pipeline[IF].valid = 0;
    if (flush_timer > 0) flush_timer--;
}

void print_pipeline_state() {
    printf("===== Clock Cycle %d =====\n", clock_cycle);
    const char* stage_names[5] = {"IF", "ID", "EX", "MEM", "WB"};
    for (int i = 4; i >= 0; i--) {
        if (!pipeline[i].valid) {
            printf("%s: [EMPTY]\n", stage_names[i]);
        } else {
            printf("%s: Opcode %d\n", stage_names[i], pipeline[i].opcode);
        }
    }
    printf("---------------------------\n");
}

void print_final_state() {
    printf("\n===== FINAL REGISTER STATE =====\n");
    for (int i = 0; i < 33; i++) {
        printf("%s = %d\n", getType(&myRegisters.regHome[i]), getData(&myRegisters.regHome[i]));
    }

    printf("\n===== FINAL MEMORY CONTENT =====\n");
    for (int i = 0; i < 2048; i++) {
        if (memory[i].used || strcmp(memory[i].type, "Data") == 0) {
            printf("MEM[%d] (%s) = %d\n", i, memory[i].type, memory[i].data);
        }
    }
}

int is_pipeline_empty() {
    for (int i = 0; i < 5; i++) {
        if (pipeline[i].valid) return 0;
    }
    return 1;
}

void simulate() {
    while (1) {
        writeback();
        memory_access();
        execute();
        decode();
        fetch();
        print_pipeline_state();
        advance_pipeline();
        clock_cycle++;
        if (is_pipeline_empty() && getPC()->data >= 1024) break;
    }
    print_final_state();
}

int main() {
    CreateMemory();
    initRegisterHome(&myRegisters);

    // Example: ADDI R1 R0 5
    int instr1 = (OPCODE_ADDI << 28) | (1 << 23) | (0 << 18) | (5 & 0x3FFFF);
    overwrite(instr1, 0);

    // ADD R2 R1 R1
    int instr2 = (OPCODE_ADD << 28) | (2 << 23) | (1 << 18) | (1 << 13);
    overwrite(instr2, 1);

    // SW R2, R0, 0  (Store R2 into address 0 + 0 = 0)
    int instr3 = (OPCODE_SW << 28) | (2 << 23) | (0 << 18);
    overwrite(instr3, 2);

    simulate();
    return 0;
}
