// Seed: 36250218
module module_0 ();
  wor id_1, id_2, id_3, id_4 = $display != id_4;
  supply0 id_5, id_6 = id_3;
endmodule
module module_0 (
    input  wand  id_0,
    input  logic id_1,
    output tri   id_2,
    input  tri   id_3,
    input  wire  id_4,
    input  logic id_5,
    output wand  id_6,
    input  tri1  id_7
);
  reg id_9;
  reg id_10, id_11;
  always @(1'h0) id_11 <= id_5;
  id_12(
      .id_0((module_1)), .id_1(id_6), .id_2(1), .id_3(id_1), .id_4(id_0), .id_5(1)
  ); id_13 :
  assert property (@(posedge id_9) 1)
  else $display(id_4 >> 1);
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
  assign id_11 = id_13;
  initial begin : LABEL_0
    id_9 <= id_1;
  end
endmodule
