Analysis & Synthesis report for step_sequencer
Wed Nov 19 20:10:29 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |step_sequencer|display_interface:D1|vga_display:V1|current_state
 12. State Machine - |step_sequencer|input_interface:I1|current_state
 13. State Machine - |step_sequencer|input_interface:I1|bpm_input:BPM_IN|current_state
 14. State Machine - |step_sequencer|input_interface:I1|loop_input:LOOP_IN|current_state
 15. State Machine - |step_sequencer|input_interface:I1|PS2_Controller:P1|s_ps2_transceiver
 16. State Machine - |step_sequencer|input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 17. State Machine - |step_sequencer|input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 18. State Machine - |step_sequencer|audio_interface:A1|DAC_controller:DC1|state
 19. State Machine - |step_sequencer|audio_interface:A1|DAC_controller:DC1|i2cState
 20. State Machine - |step_sequencer|audio_interface:A1|avconf:AVC1|mSetup_ST
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated
 27. Source assignments for audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated
 28. Source assignments for audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated
 29. Source assignments for audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated
 30. Source assignments for audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated
 31. Source assignments for audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated
 32. Source assignments for audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated
 33. Source assignments for audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated
 34. Source assignments for audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated
 35. Source assignments for audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated
 36. Source assignments for audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated
 37. Source assignments for audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated
 38. Source assignments for audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated
 39. Source assignments for audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated
 40. Source assignments for audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated
 41. Source assignments for audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated
 42. Source assignments for audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated
 43. Source assignments for audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated
 44. Source assignments for audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated
 45. Source assignments for audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated
 46. Source assignments for audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated
 47. Source assignments for audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated
 48. Source assignments for audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated
 49. Source assignments for audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated
 50. Source assignments for audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 51. Source assignments for audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 52. Source assignments for audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 53. Source assignments for audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 54. Source assignments for display_interface:D1|vga_display:V1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_rlm1:auto_generated
 55. Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_16b_signed:A1
 56. Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom512x16:U1|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom512x16:U1|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom512x16:U1|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom512x16:U1|altsyncram:altsyncram_component
 60. Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom512x16:U1|altsyncram:altsyncram_component
 61. Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom512x16:U1|altsyncram:altsyncram_component
 62. Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom512x16:U1|altsyncram:altsyncram_component
 63. Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|rom512x16:U1|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|rom512x16:U1|altsyncram:altsyncram_component
 65. Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|rom512x16:U1|altsyncram:altsyncram_component
 66. Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|rom512x16:U1|altsyncram:altsyncram_component
 67. Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|rom512x16:U1|altsyncram:altsyncram_component
 68. Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_12b_unsigned:A2
 69. Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|rom256x12:U1|altsyncram:altsyncram_component
 70. Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|rom256x12:U1|altsyncram:altsyncram_component
 71. Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|rom256x12:U1|altsyncram:altsyncram_component
 72. Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|rom256x12:U1|altsyncram:altsyncram_component
 73. Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|rom256x12:U1|altsyncram:altsyncram_component
 74. Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|rom256x12:U1|altsyncram:altsyncram_component
 75. Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|rom256x12:U1|altsyncram:altsyncram_component
 76. Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|rom256x12:U1|altsyncram:altsyncram_component
 77. Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|rom256x12:U1|altsyncram:altsyncram_component
 78. Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|rom256x12:U1|altsyncram:altsyncram_component
 79. Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|rom256x12:U1|altsyncram:altsyncram_component
 80. Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|rom256x12:U1|altsyncram:altsyncram_component
 81. Parameter Settings for User Entity Instance: audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 82. Parameter Settings for User Entity Instance: audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 83. Parameter Settings for User Entity Instance: audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 84. Parameter Settings for User Entity Instance: audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 85. Parameter Settings for User Entity Instance: audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 86. Parameter Settings for User Entity Instance: audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 87. Parameter Settings for User Entity Instance: audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 88. Parameter Settings for User Entity Instance: audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 89. Parameter Settings for User Entity Instance: audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 90. Parameter Settings for User Entity Instance: audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 91. Parameter Settings for User Entity Instance: audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 92. Parameter Settings for User Entity Instance: audio_interface:A1|Audio_Controller:AC1|Audio_Clock:Audio_Clock|altpll:altpll_component
 93. Parameter Settings for User Entity Instance: audio_interface:A1|avconf:AVC1
 94. Parameter Settings for User Entity Instance: input_interface:I1|PS2_Controller:P1
 95. Parameter Settings for User Entity Instance: input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Command_Out:PS2_Command_Out
 96. Parameter Settings for User Entity Instance: display_interface:D1|vga_display:V1|vga_adapter:VGA
 97. Parameter Settings for User Entity Instance: display_interface:D1|vga_display:V1|vga_adapter:VGA|vga_address_translator:user_input_translator
 98. Parameter Settings for User Entity Instance: display_interface:D1|vga_display:V1|vga_adapter:VGA|altsyncram:VideoMemory
 99. Parameter Settings for User Entity Instance: display_interface:D1|vga_display:V1|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
100. Parameter Settings for User Entity Instance: display_interface:D1|vga_display:V1|vga_adapter:VGA|vga_controller:controller
101. Parameter Settings for User Entity Instance: display_interface:D1|vga_display:V1|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
102. Parameter Settings for Inferred Entity Instance: input_interface:I1|loop_input:LOOP_IN|lpm_divide:Mod0
103. Parameter Settings for Inferred Entity Instance: input_interface:I1|loop_input:LOOP_IN|lpm_divide:Div0
104. Parameter Settings for Inferred Entity Instance: input_interface:I1|bpm_input:BPM_IN|lpm_divide:Mod1
105. Parameter Settings for Inferred Entity Instance: input_interface:I1|bpm_input:BPM_IN|lpm_divide:Div1
106. Parameter Settings for Inferred Entity Instance: input_interface:I1|bpm_input:BPM_IN|lpm_divide:Mod0
107. Parameter Settings for Inferred Entity Instance: input_interface:I1|bpm_input:BPM_IN|lpm_divide:Div0
108. Parameter Settings for Inferred Entity Instance: audio_interface:A1|BPM_counter:B1|lpm_divide:Div0
109. altsyncram Parameter Settings by Entity Instance
110. scfifo Parameter Settings by Entity Instance
111. altpll Parameter Settings by Entity Instance
112. Port Connectivity Checks: "display_interface:D1|vga_display:V1"
113. Port Connectivity Checks: "input_interface:I1|PS2_Controller:P1"
114. Port Connectivity Checks: "audio_interface:A1|DAC_controller:DC1"
115. Port Connectivity Checks: "audio_interface:A1|avconf:AVC1|I2C_Controller:u0"
116. Port Connectivity Checks: "audio_interface:A1|Audio_Controller:AC1|Audio_Clock:Audio_Clock"
117. Port Connectivity Checks: "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
118. Port Connectivity Checks: "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
119. Port Connectivity Checks: "audio_interface:A1|Audio_Controller:AC1"
120. Port Connectivity Checks: "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12"
121. Port Connectivity Checks: "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11"
122. Port Connectivity Checks: "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10"
123. Port Connectivity Checks: "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9"
124. Port Connectivity Checks: "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8"
125. Port Connectivity Checks: "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7"
126. Port Connectivity Checks: "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6"
127. Port Connectivity Checks: "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5"
128. Port Connectivity Checks: "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4"
129. Port Connectivity Checks: "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3"
130. Port Connectivity Checks: "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2"
131. Port Connectivity Checks: "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1"
132. Port Connectivity Checks: "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1"
133. Port Connectivity Checks: "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12"
134. Port Connectivity Checks: "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11"
135. Port Connectivity Checks: "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10"
136. Port Connectivity Checks: "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9"
137. Port Connectivity Checks: "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8"
138. Port Connectivity Checks: "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7"
139. Port Connectivity Checks: "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6"
140. Port Connectivity Checks: "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5"
141. Port Connectivity Checks: "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4"
142. Port Connectivity Checks: "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3"
143. Port Connectivity Checks: "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2"
144. Port Connectivity Checks: "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1"
145. Port Connectivity Checks: "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1"
146. Post-Synthesis Netlist Statistics for Top Partition
147. Elapsed Time Per Partition
148. Analysis & Synthesis Messages
149. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Nov 19 20:10:29 2025           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; step_sequencer                                  ;
; Top-level Entity Name           ; step_sequencer                                  ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 1182                                            ;
; Total pins                      ; 98                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 2,908,160                                       ;
; Total DSP Blocks                ; 2                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 2                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; step_sequencer     ; step_sequencer     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processors 8-10        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                               ;
+------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                           ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                       ; Library ;
+------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------+---------+
; modules/rom/sine512.mif                                    ; yes             ; User Memory Initialization File        ; D:/GitHub/ECE241-Project/step_sequencer/modules/rom/sine512.mif                                    ;         ;
; modules/rom/sine256.mif                                    ; yes             ; User Memory Initialization File        ; D:/GitHub/ECE241-Project/step_sequencer/modules/rom/sine256.mif                                    ;         ;
; modules/rom/rom512x16.v                                    ; yes             ; User Wizard-Generated File             ; D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom512x16.v                                    ;         ;
; modules/vga_adapter/vga_pll.v                              ; yes             ; User Wizard-Generated File             ; D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_pll.v                              ;         ;
; modules/vga_adapter/vga_display.v                          ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_display.v                          ;         ;
; modules/vga_adapter/vga_controller.v                       ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_controller.v                       ;         ;
; modules/vga_adapter/vga_address_translator.v               ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_address_translator.v               ;         ;
; modules/vga_adapter/vga_adapter.v                          ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v                          ;         ;
; modules/ps2_controller/PS2_Controller.v                    ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/step_sequencer/modules/ps2_controller/PS2_Controller.v                    ;         ;
; modules/ps2_controller/Altera_UP_PS2_Data_In.v             ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/step_sequencer/modules/ps2_controller/Altera_UP_PS2_Data_In.v             ;         ;
; modules/ps2_controller/Altera_UP_PS2_Command_Out.v         ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/step_sequencer/modules/ps2_controller/Altera_UP_PS2_Command_Out.v         ;         ;
; modules/input_controllers/sevenseg.v                       ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/sevenseg.v                       ;         ;
; modules/input_controllers/move_input.v                     ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/move_input.v                     ;         ;
; modules/input_controllers/loop_input.v                     ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v                     ;         ;
; modules/input_controllers/bpm_input.v                      ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v                      ;         ;
; modules/dac_controller/DAC_controller.v                    ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v                    ;         ;
; modules/avconf/I2C_Controller.v                            ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/I2C_Controller.v                            ;         ;
; modules/avconf/avconf.v                                    ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v                                    ;         ;
; modules/audio_generators/loop_counter.v                    ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/loop_counter.v                    ;         ;
; modules/audio_generators/BPM_counter.v                     ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/BPM_counter.v                     ;         ;
; modules/audio_generators/audio_generator_16b_signed.v      ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v      ;         ;
; modules/audio_generators/audio_generator_12b_unsigned.v    ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v    ;         ;
; modules/audio_controller/Audio_Controller.v                ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Audio_Controller.v                ;         ;
; modules/audio_controller/Audio_Clock.v                     ; yes             ; User Wizard-Generated File             ; D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Audio_Clock.v                     ;         ;
; modules/audio_controller/Altera_UP_SYNC_FIFO.v             ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Altera_UP_SYNC_FIFO.v             ;         ;
; modules/audio_controller/Altera_UP_Clock_Edge.v            ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Altera_UP_Clock_Edge.v            ;         ;
; modules/audio_controller/Altera_UP_Audio_Out_Serializer.v  ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Altera_UP_Audio_Out_Serializer.v  ;         ;
; modules/audio_controller/Altera_UP_Audio_In_Deserializer.v ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Altera_UP_Audio_In_Deserializer.v ;         ;
; modules/audio_controller/Altera_UP_Audio_Bit_Counter.v     ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Altera_UP_Audio_Bit_Counter.v     ;         ;
; step_sequencer.v                                           ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v                                           ;         ;
; input_interface.v                                          ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/step_sequencer/input_interface.v                                          ;         ;
; display_interface.v                                        ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/step_sequencer/display_interface.v                                        ;         ;
; audio_interface.v                                          ; yes             ; User Verilog HDL File                  ; D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v                                          ;         ;
; modules/rom/rom256x12.v                                    ; yes             ; User Wizard-Generated File             ; D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom256x12.v                                    ;         ;
; altsyncram.tdf                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf                           ;         ;
; stratix_ram_block.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;         ;
; lpm_mux.inc                                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc                              ;         ;
; lpm_decode.inc                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc                           ;         ;
; aglobal241.inc                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc                           ;         ;
; a_rdenreg.inc                                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc                            ;         ;
; altrom.inc                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altrom.inc                               ;         ;
; altram.inc                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altram.inc                               ;         ;
; altdpram.inc                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc                             ;         ;
; db/altsyncram_n4g1.tdf                                     ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n4g1.tdf                                     ;         ;
; db/altsyncram_s4g1.tdf                                     ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_s4g1.tdf                                     ;         ;
; scfifo.tdf                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf                               ;         ;
; a_regfifo.inc                                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_regfifo.inc                            ;         ;
; a_dpfifo.inc                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_dpfifo.inc                             ;         ;
; a_i2fifo.inc                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_i2fifo.inc                             ;         ;
; a_fffifo.inc                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_fffifo.inc                             ;         ;
; a_f2fifo.inc                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_f2fifo.inc                             ;         ;
; db/scfifo_7ba1.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf                                         ;         ;
; db/a_dpfifo_q2a1.tdf                                       ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf                                       ;         ;
; db/altsyncram_n3i1.tdf                                     ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf                                     ;         ;
; db/cmpr_6l8.tdf                                            ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/cmpr_6l8.tdf                                            ;         ;
; db/cntr_h2b.tdf                                            ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/cntr_h2b.tdf                                            ;         ;
; db/cntr_u27.tdf                                            ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/cntr_u27.tdf                                            ;         ;
; db/cntr_i2b.tdf                                            ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/cntr_i2b.tdf                                            ;         ;
; altpll.tdf                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf                               ;         ;
; stratix_pll.inc                                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratix_pll.inc                          ;         ;
; stratixii_pll.inc                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratixii_pll.inc                        ;         ;
; cycloneii_pll.inc                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                        ;         ;
; db/audio_clock_altpll.v                                    ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/audio_clock_altpll.v                                    ;         ;
; db/altsyncram_rlm1.tdf                                     ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_rlm1.tdf                                     ;         ;
; mif/grid.mif                                               ; yes             ; Auto-Found Memory Initialization File  ; D:/GitHub/ECE241-Project/step_sequencer/mif/grid.mif                                               ;         ;
; db/decode_3na.tdf                                          ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/decode_3na.tdf                                          ;         ;
; db/decode_s2a.tdf                                          ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/decode_s2a.tdf                                          ;         ;
; db/mux_khb.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/mux_khb.tdf                                             ;         ;
; db/altpll_80u.tdf                                          ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/altpll_80u.tdf                                          ;         ;
; lpm_divide.tdf                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_divide.tdf                           ;         ;
; abs_divider.inc                                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/abs_divider.inc                          ;         ;
; sign_div_unsign.inc                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                      ;         ;
; db/lpm_divide_72m.tdf                                      ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/lpm_divide_72m.tdf                                      ;         ;
; db/sign_div_unsign_akh.tdf                                 ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/sign_div_unsign_akh.tdf                                 ;         ;
; db/alt_u_div_qse.tdf                                       ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/alt_u_div_qse.tdf                                       ;         ;
; db/lpm_divide_4am.tdf                                      ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/lpm_divide_4am.tdf                                      ;         ;
; db/lpm_divide_h3m.tdf                                      ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/lpm_divide_h3m.tdf                                      ;         ;
; db/sign_div_unsign_klh.tdf                                 ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/sign_div_unsign_klh.tdf                                 ;         ;
; db/alt_u_div_eve.tdf                                       ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/alt_u_div_eve.tdf                                       ;         ;
; db/lpm_divide_ebm.tdf                                      ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/lpm_divide_ebm.tdf                                      ;         ;
; db/lpm_divide_hbm.tdf                                      ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/lpm_divide_hbm.tdf                                      ;         ;
; db/sign_div_unsign_nlh.tdf                                 ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/sign_div_unsign_nlh.tdf                                 ;         ;
; db/alt_u_div_kve.tdf                                       ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/alt_u_div_kve.tdf                                       ;         ;
; db/lpm_divide_vcm.tdf                                      ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/lpm_divide_vcm.tdf                                      ;         ;
; db/sign_div_unsign_5nh.tdf                                 ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/sign_div_unsign_5nh.tdf                                 ;         ;
; db/alt_u_div_g2f.tdf                                       ; yes             ; Auto-Generated Megafunction            ; D:/GitHub/ECE241-Project/step_sequencer/db/alt_u_div_g2f.tdf                                       ;         ;
+------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1943           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 3417           ;
;     -- 7 input functions                    ; 6              ;
;     -- 6 input functions                    ; 449            ;
;     -- 5 input functions                    ; 410            ;
;     -- 4 input functions                    ; 750            ;
;     -- <=3 input functions                  ; 1802           ;
;                                             ;                ;
; Dedicated logic registers                   ; 1182           ;
;                                             ;                ;
; I/O pins                                    ; 98             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2908160        ;
;                                             ;                ;
; Total DSP Blocks                            ; 2              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1811           ;
; Total fan-out                               ; 31412          ;
; Average fan-out                             ; 5.66           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; Compilation Hierarchy Node                                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                   ; Entity Name                           ; Library Name ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; |step_sequencer                                                ; 3417 (1)            ; 1182 (0)                  ; 2908160           ; 2          ; 98   ; 0            ; |step_sequencer                                                                                                                                                                                                                                       ; step_sequencer                        ; work         ;
;    |audio_interface:A1|                                        ; 2109 (0)            ; 739 (28)                  ; 143360            ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1                                                                                                                                                                                                                    ; audio_interface                       ; work         ;
;       |Audio_Controller:AC1|                                   ; 154 (2)             ; 110 (2)                   ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|Audio_Controller:AC1                                                                                                                                                                                               ; Audio_Controller                      ; work         ;
;          |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer| ; 151 (57)            ; 104 (38)                  ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                           ; Altera_UP_Audio_Out_Serializer        ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|  ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO                   ; work         ;
;                |scfifo:Sync_FIFO|                              ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                                ; work         ;
;                   |scfifo_7ba1:auto_generated|                 ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                           ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                    ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                         ; work         ;
;                         |altsyncram_n3i1:FIFOram|              ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                       ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                  ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                              ; work         ;
;                         |cntr_i2b:wr_ptr|                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                              ; work         ;
;                         |cntr_u27:usedw_counter|               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                              ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO| ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO                   ; work         ;
;                |scfifo:Sync_FIFO|                              ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                                ; work         ;
;                   |scfifo_7ba1:auto_generated|                 ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                              ; scfifo_7ba1                           ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                    ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                         ; a_dpfifo_q2a1                         ; work         ;
;                         |altsyncram_n3i1:FIFOram|              ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ; altsyncram_n3i1                       ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                  ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                              ; work         ;
;                         |cntr_i2b:wr_ptr|                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                              ; work         ;
;                         |cntr_u27:usedw_counter|               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                              ; work         ;
;          |Altera_UP_Clock_Edge:Bit_Clock_Edges|                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                          ; Altera_UP_Clock_Edge                  ; work         ;
;          |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|     ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                               ; Altera_UP_Clock_Edge                  ; work         ;
;          |Audio_Clock:Audio_Clock|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|Audio_Controller:AC1|Audio_Clock:Audio_Clock                                                                                                                                                                       ; Audio_Clock                           ; work         ;
;             |altpll:altpll_component|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|Audio_Controller:AC1|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                               ; altpll                                ; work         ;
;                |Audio_Clock_altpll:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|Audio_Controller:AC1|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated                                                                                                             ; Audio_Clock_altpll                    ; work         ;
;       |BPM_counter:B1|                                         ; 751 (83)            ; 65 (65)                   ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|BPM_counter:B1                                                                                                                                                                                                     ; BPM_counter                           ; work         ;
;          |lpm_divide:Div0|                                     ; 668 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|BPM_counter:B1|lpm_divide:Div0                                                                                                                                                                                     ; lpm_divide                            ; work         ;
;             |lpm_divide_vcm:auto_generated|                    ; 668 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|BPM_counter:B1|lpm_divide:Div0|lpm_divide_vcm:auto_generated                                                                                                                                                       ; lpm_divide_vcm                        ; work         ;
;                |sign_div_unsign_5nh:divider|                   ; 668 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|BPM_counter:B1|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_5nh:divider                                                                                                                           ; sign_div_unsign_5nh                   ; work         ;
;                   |alt_u_div_g2f:divider|                      ; 668 (668)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|BPM_counter:B1|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_g2f:divider                                                                                                     ; alt_u_div_g2f                         ; work         ;
;       |DAC_controller:DC1|                                     ; 56 (56)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|DAC_controller:DC1                                                                                                                                                                                                 ; DAC_controller                        ; work         ;
;       |audio_generator_12b_unsigned:A2|                        ; 655 (286)           ; 375 (12)                  ; 36864             ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2                                                                                                                                                                                    ; audio_generator_12b_unsigned          ; work         ;
;          |waveform_generator_12b:W10|                          ; 29 (0)              ; 29 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10                                                                                                                                                         ; waveform_generator_12b                ; work         ;
;             |numerically_controlled_oscillator_12b:N1|         ; 29 (29)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1                                                                                                                ; numerically_controlled_oscillator_12b ; work         ;
;             |rom256x12:U1|                                     ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|rom256x12:U1                                                                                                                                            ; rom256x12                             ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|rom256x12:U1|altsyncram:altsyncram_component                                                                                                            ; altsyncram                            ; work         ;
;                   |altsyncram_s4g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated                                                                             ; altsyncram_s4g1                       ; work         ;
;          |waveform_generator_12b:W11|                          ; 32 (0)              ; 31 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11                                                                                                                                                         ; waveform_generator_12b                ; work         ;
;             |numerically_controlled_oscillator_12b:N1|         ; 32 (32)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1                                                                                                                ; numerically_controlled_oscillator_12b ; work         ;
;             |rom256x12:U1|                                     ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|rom256x12:U1                                                                                                                                            ; rom256x12                             ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|rom256x12:U1|altsyncram:altsyncram_component                                                                                                            ; altsyncram                            ; work         ;
;                   |altsyncram_s4g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated                                                                             ; altsyncram_s4g1                       ; work         ;
;          |waveform_generator_12b:W12|                          ; 30 (0)              ; 29 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12                                                                                                                                                         ; waveform_generator_12b                ; work         ;
;             |numerically_controlled_oscillator_12b:N1|         ; 30 (30)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1                                                                                                                ; numerically_controlled_oscillator_12b ; work         ;
;             |rom256x12:U1|                                     ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|rom256x12:U1                                                                                                                                            ; rom256x12                             ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|rom256x12:U1|altsyncram:altsyncram_component                                                                                                            ; altsyncram                            ; work         ;
;                   |altsyncram_s4g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated                                                                             ; altsyncram_s4g1                       ; work         ;
;          |waveform_generator_12b:W1|                           ; 30 (0)              ; 30 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1                                                                                                                                                          ; waveform_generator_12b                ; work         ;
;             |numerically_controlled_oscillator_12b:N1|         ; 30 (30)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1                                                                                                                 ; numerically_controlled_oscillator_12b ; work         ;
;             |rom256x12:U1|                                     ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|rom256x12:U1                                                                                                                                             ; rom256x12                             ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|rom256x12:U1|altsyncram:altsyncram_component                                                                                                             ; altsyncram                            ; work         ;
;                   |altsyncram_s4g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated                                                                              ; altsyncram_s4g1                       ; work         ;
;          |waveform_generator_12b:W2|                           ; 30 (0)              ; 30 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2                                                                                                                                                          ; waveform_generator_12b                ; work         ;
;             |numerically_controlled_oscillator_12b:N1|         ; 30 (30)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1                                                                                                                 ; numerically_controlled_oscillator_12b ; work         ;
;             |rom256x12:U1|                                     ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|rom256x12:U1                                                                                                                                             ; rom256x12                             ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|rom256x12:U1|altsyncram:altsyncram_component                                                                                                             ; altsyncram                            ; work         ;
;                   |altsyncram_s4g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated                                                                              ; altsyncram_s4g1                       ; work         ;
;          |waveform_generator_12b:W3|                           ; 31 (0)              ; 31 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3                                                                                                                                                          ; waveform_generator_12b                ; work         ;
;             |numerically_controlled_oscillator_12b:N1|         ; 31 (31)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1                                                                                                                 ; numerically_controlled_oscillator_12b ; work         ;
;             |rom256x12:U1|                                     ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|rom256x12:U1                                                                                                                                             ; rom256x12                             ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|rom256x12:U1|altsyncram:altsyncram_component                                                                                                             ; altsyncram                            ; work         ;
;                   |altsyncram_s4g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated                                                                              ; altsyncram_s4g1                       ; work         ;
;          |waveform_generator_12b:W4|                           ; 31 (0)              ; 30 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4                                                                                                                                                          ; waveform_generator_12b                ; work         ;
;             |numerically_controlled_oscillator_12b:N1|         ; 31 (31)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1                                                                                                                 ; numerically_controlled_oscillator_12b ; work         ;
;             |rom256x12:U1|                                     ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|rom256x12:U1                                                                                                                                             ; rom256x12                             ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|rom256x12:U1|altsyncram:altsyncram_component                                                                                                             ; altsyncram                            ; work         ;
;                   |altsyncram_s4g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated                                                                              ; altsyncram_s4g1                       ; work         ;
;          |waveform_generator_12b:W5|                           ; 32 (0)              ; 31 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5                                                                                                                                                          ; waveform_generator_12b                ; work         ;
;             |numerically_controlled_oscillator_12b:N1|         ; 32 (32)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1                                                                                                                 ; numerically_controlled_oscillator_12b ; work         ;
;             |rom256x12:U1|                                     ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|rom256x12:U1                                                                                                                                             ; rom256x12                             ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|rom256x12:U1|altsyncram:altsyncram_component                                                                                                             ; altsyncram                            ; work         ;
;                   |altsyncram_s4g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated                                                                              ; altsyncram_s4g1                       ; work         ;
;          |waveform_generator_12b:W6|                           ; 32 (0)              ; 31 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6                                                                                                                                                          ; waveform_generator_12b                ; work         ;
;             |numerically_controlled_oscillator_12b:N1|         ; 32 (32)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1                                                                                                                 ; numerically_controlled_oscillator_12b ; work         ;
;             |rom256x12:U1|                                     ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|rom256x12:U1                                                                                                                                             ; rom256x12                             ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|rom256x12:U1|altsyncram:altsyncram_component                                                                                                             ; altsyncram                            ; work         ;
;                   |altsyncram_s4g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated                                                                              ; altsyncram_s4g1                       ; work         ;
;          |waveform_generator_12b:W7|                           ; 31 (0)              ; 30 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7                                                                                                                                                          ; waveform_generator_12b                ; work         ;
;             |numerically_controlled_oscillator_12b:N1|         ; 31 (31)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1                                                                                                                 ; numerically_controlled_oscillator_12b ; work         ;
;             |rom256x12:U1|                                     ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|rom256x12:U1                                                                                                                                             ; rom256x12                             ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|rom256x12:U1|altsyncram:altsyncram_component                                                                                                             ; altsyncram                            ; work         ;
;                   |altsyncram_s4g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated                                                                              ; altsyncram_s4g1                       ; work         ;
;          |waveform_generator_12b:W8|                           ; 31 (0)              ; 31 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8                                                                                                                                                          ; waveform_generator_12b                ; work         ;
;             |numerically_controlled_oscillator_12b:N1|         ; 31 (31)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1                                                                                                                 ; numerically_controlled_oscillator_12b ; work         ;
;             |rom256x12:U1|                                     ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|rom256x12:U1                                                                                                                                             ; rom256x12                             ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|rom256x12:U1|altsyncram:altsyncram_component                                                                                                             ; altsyncram                            ; work         ;
;                   |altsyncram_s4g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated                                                                              ; altsyncram_s4g1                       ; work         ;
;          |waveform_generator_12b:W9|                           ; 30 (0)              ; 30 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9                                                                                                                                                          ; waveform_generator_12b                ; work         ;
;             |numerically_controlled_oscillator_12b:N1|         ; 30 (30)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1                                                                                                                 ; numerically_controlled_oscillator_12b ; work         ;
;             |rom256x12:U1|                                     ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|rom256x12:U1                                                                                                                                             ; rom256x12                             ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|rom256x12:U1|altsyncram:altsyncram_component                                                                                                             ; altsyncram                            ; work         ;
;                   |altsyncram_s4g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated                                                                              ; altsyncram_s4g1                       ; work         ;
;       |audio_generator_16b_signed:A1|                          ; 356 (356)           ; 16 (16)                   ; 98304             ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1                                                                                                                                                                                      ; audio_generator_16b_signed            ; work         ;
;          |waveform_generator_16b:W10|                          ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10                                                                                                                                                           ; waveform_generator_16b                ; work         ;
;             |rom512x16:U1|                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|rom512x16:U1                                                                                                                                              ; rom512x16                             ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|rom512x16:U1|altsyncram:altsyncram_component                                                                                                              ; altsyncram                            ; work         ;
;                   |altsyncram_n4g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated                                                                               ; altsyncram_n4g1                       ; work         ;
;          |waveform_generator_16b:W11|                          ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11                                                                                                                                                           ; waveform_generator_16b                ; work         ;
;             |rom512x16:U1|                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|rom512x16:U1                                                                                                                                              ; rom512x16                             ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|rom512x16:U1|altsyncram:altsyncram_component                                                                                                              ; altsyncram                            ; work         ;
;                   |altsyncram_n4g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated                                                                               ; altsyncram_n4g1                       ; work         ;
;          |waveform_generator_16b:W12|                          ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12                                                                                                                                                           ; waveform_generator_16b                ; work         ;
;             |rom512x16:U1|                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|rom512x16:U1                                                                                                                                              ; rom512x16                             ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|rom512x16:U1|altsyncram:altsyncram_component                                                                                                              ; altsyncram                            ; work         ;
;                   |altsyncram_n4g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated                                                                               ; altsyncram_n4g1                       ; work         ;
;          |waveform_generator_16b:W1|                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1                                                                                                                                                            ; waveform_generator_16b                ; work         ;
;             |rom512x16:U1|                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom512x16:U1                                                                                                                                               ; rom512x16                             ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom512x16:U1|altsyncram:altsyncram_component                                                                                                               ; altsyncram                            ; work         ;
;                   |altsyncram_n4g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated                                                                                ; altsyncram_n4g1                       ; work         ;
;          |waveform_generator_16b:W2|                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2                                                                                                                                                            ; waveform_generator_16b                ; work         ;
;             |rom512x16:U1|                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom512x16:U1                                                                                                                                               ; rom512x16                             ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom512x16:U1|altsyncram:altsyncram_component                                                                                                               ; altsyncram                            ; work         ;
;                   |altsyncram_n4g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated                                                                                ; altsyncram_n4g1                       ; work         ;
;          |waveform_generator_16b:W3|                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3                                                                                                                                                            ; waveform_generator_16b                ; work         ;
;             |rom512x16:U1|                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom512x16:U1                                                                                                                                               ; rom512x16                             ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom512x16:U1|altsyncram:altsyncram_component                                                                                                               ; altsyncram                            ; work         ;
;                   |altsyncram_n4g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated                                                                                ; altsyncram_n4g1                       ; work         ;
;          |waveform_generator_16b:W4|                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4                                                                                                                                                            ; waveform_generator_16b                ; work         ;
;             |rom512x16:U1|                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom512x16:U1                                                                                                                                               ; rom512x16                             ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom512x16:U1|altsyncram:altsyncram_component                                                                                                               ; altsyncram                            ; work         ;
;                   |altsyncram_n4g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated                                                                                ; altsyncram_n4g1                       ; work         ;
;          |waveform_generator_16b:W5|                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5                                                                                                                                                            ; waveform_generator_16b                ; work         ;
;             |rom512x16:U1|                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom512x16:U1                                                                                                                                               ; rom512x16                             ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom512x16:U1|altsyncram:altsyncram_component                                                                                                               ; altsyncram                            ; work         ;
;                   |altsyncram_n4g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated                                                                                ; altsyncram_n4g1                       ; work         ;
;          |waveform_generator_16b:W6|                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6                                                                                                                                                            ; waveform_generator_16b                ; work         ;
;             |rom512x16:U1|                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom512x16:U1                                                                                                                                               ; rom512x16                             ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom512x16:U1|altsyncram:altsyncram_component                                                                                                               ; altsyncram                            ; work         ;
;                   |altsyncram_n4g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated                                                                                ; altsyncram_n4g1                       ; work         ;
;          |waveform_generator_16b:W7|                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7                                                                                                                                                            ; waveform_generator_16b                ; work         ;
;             |rom512x16:U1|                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom512x16:U1                                                                                                                                               ; rom512x16                             ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom512x16:U1|altsyncram:altsyncram_component                                                                                                               ; altsyncram                            ; work         ;
;                   |altsyncram_n4g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated                                                                                ; altsyncram_n4g1                       ; work         ;
;          |waveform_generator_16b:W8|                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8                                                                                                                                                            ; waveform_generator_16b                ; work         ;
;             |rom512x16:U1|                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|rom512x16:U1                                                                                                                                               ; rom512x16                             ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|rom512x16:U1|altsyncram:altsyncram_component                                                                                                               ; altsyncram                            ; work         ;
;                   |altsyncram_n4g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated                                                                                ; altsyncram_n4g1                       ; work         ;
;          |waveform_generator_16b:W9|                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9                                                                                                                                                            ; waveform_generator_16b                ; work         ;
;             |rom512x16:U1|                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|rom512x16:U1                                                                                                                                               ; rom512x16                             ; work         ;
;                |altsyncram:altsyncram_component|               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|rom512x16:U1|altsyncram:altsyncram_component                                                                                                               ; altsyncram                            ; work         ;
;                   |altsyncram_n4g1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated                                                                                ; altsyncram_n4g1                       ; work         ;
;       |avconf:AVC1|                                            ; 97 (54)             ; 75 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|avconf:AVC1                                                                                                                                                                                                        ; avconf                                ; work         ;
;          |I2C_Controller:u0|                                   ; 43 (43)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|avconf:AVC1|I2C_Controller:u0                                                                                                                                                                                      ; I2C_Controller                        ; work         ;
;       |clkGen50MHz_781kHz:CG1|                                 ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|clkGen50MHz_781kHz:CG1                                                                                                                                                                                             ; clkGen50MHz_781kHz                    ; work         ;
;       |loop_counter:L1|                                        ; 34 (34)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|audio_interface:A1|loop_counter:L1                                                                                                                                                                                                    ; loop_counter                          ; work         ;
;    |display_interface:D1|                                      ; 644 (333)           ; 256 (185)                 ; 2764800           ; 0          ; 0    ; 0            ; |step_sequencer|display_interface:D1                                                                                                                                                                                                                  ; display_interface                     ; work         ;
;       |vga_display:V1|                                         ; 311 (35)            ; 71 (33)                   ; 2764800           ; 0          ; 0    ; 0            ; |step_sequencer|display_interface:D1|vga_display:V1                                                                                                                                                                                                   ; vga_display                           ; work         ;
;          |vga_adapter:VGA|                                     ; 276 (3)             ; 38 (0)                    ; 2764800           ; 0          ; 0    ; 0            ; |step_sequencer|display_interface:D1|vga_display:V1|vga_adapter:VGA                                                                                                                                                                                   ; vga_adapter                           ; work         ;
;             |altsyncram:VideoMemory|                           ; 179 (0)             ; 12 (0)                    ; 2764800           ; 0          ; 0    ; 0            ; |step_sequencer|display_interface:D1|vga_display:V1|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                                                                            ; altsyncram                            ; work         ;
;                |altsyncram_rlm1:auto_generated|                ; 179 (0)             ; 12 (12)                   ; 2764800           ; 0          ; 0    ; 0            ; |step_sequencer|display_interface:D1|vga_display:V1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_rlm1:auto_generated                                                                                                                             ; altsyncram_rlm1                       ; work         ;
;                   |decode_3na:decode2|                         ; 51 (51)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|display_interface:D1|vga_display:V1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_rlm1:auto_generated|decode_3na:decode2                                                                                                          ; decode_3na                            ; work         ;
;                   |decode_s2a:rden_decode_b|                   ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|display_interface:D1|vga_display:V1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_rlm1:auto_generated|decode_s2a:rden_decode_b                                                                                                    ; decode_s2a                            ; work         ;
;                   |mux_khb:mux3|                               ; 90 (90)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|display_interface:D1|vga_display:V1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_rlm1:auto_generated|mux_khb:mux3                                                                                                                ; mux_khb                               ; work         ;
;             |vga_address_translator:user_input_translator|     ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|display_interface:D1|vga_display:V1|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                                                                                      ; vga_address_translator                ; work         ;
;             |vga_controller:controller|                        ; 82 (70)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|display_interface:D1|vga_display:V1|vga_adapter:VGA|vga_controller:controller                                                                                                                                                         ; vga_controller                        ; work         ;
;                |vga_address_translator:controller_translator|  ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|display_interface:D1|vga_display:V1|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                                                                            ; vga_address_translator                ; work         ;
;             |vga_pll:mypll|                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|display_interface:D1|vga_display:V1|vga_adapter:VGA|vga_pll:mypll                                                                                                                                                                     ; vga_pll                               ; work         ;
;                |altpll:altpll_component|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|display_interface:D1|vga_display:V1|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                                                                             ; altpll                                ; work         ;
;                   |altpll_80u:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|display_interface:D1|vga_display:V1|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                                                                                   ; altpll_80u                            ; work         ;
;    |input_interface:I1|                                        ; 663 (65)            ; 187 (47)                  ; 0                 ; 2          ; 0    ; 0            ; |step_sequencer|input_interface:I1                                                                                                                                                                                                                    ; input_interface                       ; work         ;
;       |PS2_Controller:P1|                                      ; 106 (7)             ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|PS2_Controller:P1                                                                                                                                                                                                  ; PS2_Controller                        ; work         ;
;          |Altera_UP_PS2_Command_Out:PS2_Command_Out|           ; 85 (85)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                                                                                                                        ; Altera_UP_PS2_Command_Out             ; work         ;
;          |Altera_UP_PS2_Data_In:PS2_Data_In|                   ; 14 (14)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                                                                                                ; Altera_UP_PS2_Data_In                 ; work         ;
;       |bpm_input:BPM_IN|                                       ; 352 (65)            ; 27 (27)                   ; 0                 ; 2          ; 0    ; 0            ; |step_sequencer|input_interface:I1|bpm_input:BPM_IN                                                                                                                                                                                                   ; bpm_input                             ; work         ;
;          |lpm_divide:Div0|                                     ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|bpm_input:BPM_IN|lpm_divide:Div0                                                                                                                                                                                   ; lpm_divide                            ; work         ;
;             |lpm_divide_hbm:auto_generated|                    ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|bpm_input:BPM_IN|lpm_divide:Div0|lpm_divide_hbm:auto_generated                                                                                                                                                     ; lpm_divide_hbm                        ; work         ;
;                |sign_div_unsign_nlh:divider|                   ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|bpm_input:BPM_IN|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                                                                                                                         ; sign_div_unsign_nlh                   ; work         ;
;                   |alt_u_div_kve:divider|                      ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|bpm_input:BPM_IN|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider                                                                                                   ; alt_u_div_kve                         ; work         ;
;          |lpm_divide:Div1|                                     ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|bpm_input:BPM_IN|lpm_divide:Div1                                                                                                                                                                                   ; lpm_divide                            ; work         ;
;             |lpm_divide_ebm:auto_generated|                    ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|bpm_input:BPM_IN|lpm_divide:Div1|lpm_divide_ebm:auto_generated                                                                                                                                                     ; lpm_divide_ebm                        ; work         ;
;                |sign_div_unsign_klh:divider|                   ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|bpm_input:BPM_IN|lpm_divide:Div1|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider                                                                                                                         ; sign_div_unsign_klh                   ; work         ;
;                   |alt_u_div_eve:divider|                      ; 71 (71)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|bpm_input:BPM_IN|lpm_divide:Div1|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                                                   ; alt_u_div_eve                         ; work         ;
;          |lpm_divide:Mod0|                                     ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|bpm_input:BPM_IN|lpm_divide:Mod0                                                                                                                                                                                   ; lpm_divide                            ; work         ;
;             |lpm_divide_h3m:auto_generated|                    ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|bpm_input:BPM_IN|lpm_divide:Mod0|lpm_divide_h3m:auto_generated                                                                                                                                                     ; lpm_divide_h3m                        ; work         ;
;                |sign_div_unsign_klh:divider|                   ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|bpm_input:BPM_IN|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                                                                                                         ; sign_div_unsign_klh                   ; work         ;
;                   |alt_u_div_eve:divider|                      ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|bpm_input:BPM_IN|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                                                   ; alt_u_div_eve                         ; work         ;
;          |lpm_divide:Mod1|                                     ; 75 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|bpm_input:BPM_IN|lpm_divide:Mod1                                                                                                                                                                                   ; lpm_divide                            ; work         ;
;             |lpm_divide_h3m:auto_generated|                    ; 75 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|bpm_input:BPM_IN|lpm_divide:Mod1|lpm_divide_h3m:auto_generated                                                                                                                                                     ; lpm_divide_h3m                        ; work         ;
;                |sign_div_unsign_klh:divider|                   ; 75 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|bpm_input:BPM_IN|lpm_divide:Mod1|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                                                                                                         ; sign_div_unsign_klh                   ; work         ;
;                   |alt_u_div_eve:divider|                      ; 75 (75)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|bpm_input:BPM_IN|lpm_divide:Mod1|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                                                   ; alt_u_div_eve                         ; work         ;
;          |sevenseg:H3|                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|bpm_input:BPM_IN|sevenseg:H3                                                                                                                                                                                       ; sevenseg                              ; work         ;
;          |sevenseg:H4|                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|bpm_input:BPM_IN|sevenseg:H4                                                                                                                                                                                       ; sevenseg                              ; work         ;
;          |sevenseg:H5|                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|bpm_input:BPM_IN|sevenseg:H5                                                                                                                                                                                       ; sevenseg                              ; work         ;
;       |loop_input:LOOP_IN|                                     ; 127 (33)            ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|loop_input:LOOP_IN                                                                                                                                                                                                 ; loop_input                            ; work         ;
;          |lpm_divide:Div0|                                     ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|loop_input:LOOP_IN|lpm_divide:Div0                                                                                                                                                                                 ; lpm_divide                            ; work         ;
;             |lpm_divide_4am:auto_generated|                    ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|loop_input:LOOP_IN|lpm_divide:Div0|lpm_divide_4am:auto_generated                                                                                                                                                   ; lpm_divide_4am                        ; work         ;
;                |sign_div_unsign_akh:divider|                   ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|loop_input:LOOP_IN|lpm_divide:Div0|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                                                                                                       ; sign_div_unsign_akh                   ; work         ;
;                   |alt_u_div_qse:divider|                      ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|loop_input:LOOP_IN|lpm_divide:Div0|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                                                                                                 ; alt_u_div_qse                         ; work         ;
;          |lpm_divide:Mod0|                                     ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|loop_input:LOOP_IN|lpm_divide:Mod0                                                                                                                                                                                 ; lpm_divide                            ; work         ;
;             |lpm_divide_72m:auto_generated|                    ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|loop_input:LOOP_IN|lpm_divide:Mod0|lpm_divide_72m:auto_generated                                                                                                                                                   ; lpm_divide_72m                        ; work         ;
;                |sign_div_unsign_akh:divider|                   ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|loop_input:LOOP_IN|lpm_divide:Mod0|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider                                                                                                                       ; sign_div_unsign_akh                   ; work         ;
;                   |alt_u_div_qse:divider|                      ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|loop_input:LOOP_IN|lpm_divide:Mod0|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                                                                                                 ; alt_u_div_qse                         ; work         ;
;          |sevenseg:S0|                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|loop_input:LOOP_IN|sevenseg:S0                                                                                                                                                                                     ; sevenseg                              ; work         ;
;          |sevenseg:S1|                                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|loop_input:LOOP_IN|sevenseg:S1                                                                                                                                                                                     ; sevenseg                              ; work         ;
;       |move_input:MOVE_IN|                                     ; 13 (13)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |step_sequencer|input_interface:I1|move_input:MOVE_IN                                                                                                                                                                                                 ; move_input                            ; work         ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------+
; Name                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------+
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None           ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None           ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; ROM              ; 256          ; 12           ; --           ; --           ; 3072    ; sine256.mif    ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; ROM              ; 256          ; 12           ; --           ; --           ; 3072    ; sine256.mif    ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; ROM              ; 256          ; 12           ; --           ; --           ; 3072    ; sine256.mif    ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; ROM              ; 256          ; 12           ; --           ; --           ; 3072    ; sine256.mif    ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; ROM              ; 256          ; 12           ; --           ; --           ; 3072    ; sine256.mif    ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; ROM              ; 256          ; 12           ; --           ; --           ; 3072    ; sine256.mif    ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; ROM              ; 256          ; 12           ; --           ; --           ; 3072    ; sine256.mif    ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; ROM              ; 256          ; 12           ; --           ; --           ; 3072    ; sine256.mif    ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; ROM              ; 256          ; 12           ; --           ; --           ; 3072    ; sine256.mif    ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; ROM              ; 256          ; 12           ; --           ; --           ; 3072    ; sine256.mif    ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; ROM              ; 256          ; 12           ; --           ; --           ; 3072    ; sine256.mif    ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; ROM              ; 256          ; 12           ; --           ; --           ; 3072    ; sine256.mif    ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated|ALTSYNCRAM                                                                               ; AUTO ; ROM              ; 512          ; 16           ; --           ; --           ; 8192    ; sine512.mif    ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated|ALTSYNCRAM                                                                               ; AUTO ; ROM              ; 512          ; 16           ; --           ; --           ; 8192    ; sine512.mif    ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated|ALTSYNCRAM                                                                               ; AUTO ; ROM              ; 512          ; 16           ; --           ; --           ; 8192    ; sine512.mif    ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated|ALTSYNCRAM                                                                                ; AUTO ; ROM              ; 512          ; 16           ; --           ; --           ; 8192    ; sine512.mif    ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated|ALTSYNCRAM                                                                                ; AUTO ; ROM              ; 512          ; 16           ; --           ; --           ; 8192    ; sine512.mif    ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated|ALTSYNCRAM                                                                                ; AUTO ; ROM              ; 512          ; 16           ; --           ; --           ; 8192    ; sine512.mif    ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated|ALTSYNCRAM                                                                                ; AUTO ; ROM              ; 512          ; 16           ; --           ; --           ; 8192    ; sine512.mif    ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated|ALTSYNCRAM                                                                                ; AUTO ; ROM              ; 512          ; 16           ; --           ; --           ; 8192    ; sine512.mif    ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated|ALTSYNCRAM                                                                                ; AUTO ; ROM              ; 512          ; 16           ; --           ; --           ; 8192    ; sine512.mif    ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated|ALTSYNCRAM                                                                                ; AUTO ; ROM              ; 512          ; 16           ; --           ; --           ; 8192    ; sine512.mif    ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated|ALTSYNCRAM                                                                                ; AUTO ; ROM              ; 512          ; 16           ; --           ; --           ; 8192    ; sine512.mif    ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated|ALTSYNCRAM                                                                                ; AUTO ; ROM              ; 512          ; 16           ; --           ; --           ; 8192    ; sine512.mif    ;
; display_interface:D1|vga_display:V1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_rlm1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; 307200       ; 9            ; 307200       ; 9            ; 2764800 ; ./MIF/grid.mif ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 2           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------+-------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                            ; IP Include File         ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------+-------------------------+
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom512x16:U1    ; modules/rom/rom512x16.v ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom512x16:U1    ; modules/rom/rom512x16.v ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom512x16:U1    ; modules/rom/rom512x16.v ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom512x16:U1    ; modules/rom/rom512x16.v ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom512x16:U1    ; modules/rom/rom512x16.v ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom512x16:U1    ; modules/rom/rom512x16.v ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom512x16:U1    ; modules/rom/rom512x16.v ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|rom512x16:U1    ; modules/rom/rom512x16.v ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|rom512x16:U1    ; modules/rom/rom512x16.v ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|rom512x16:U1   ; modules/rom/rom512x16.v ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|rom512x16:U1   ; modules/rom/rom512x16.v ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |step_sequencer|audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|rom512x16:U1   ; modules/rom/rom512x16.v ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|rom256x12:U1  ; modules/rom/rom256x12.v ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|rom256x12:U1  ; modules/rom/rom256x12.v ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|rom256x12:U1  ; modules/rom/rom256x12.v ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|rom256x12:U1  ; modules/rom/rom256x12.v ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|rom256x12:U1  ; modules/rom/rom256x12.v ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|rom256x12:U1  ; modules/rom/rom256x12.v ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|rom256x12:U1  ; modules/rom/rom256x12.v ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|rom256x12:U1  ; modules/rom/rom256x12.v ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|rom256x12:U1  ; modules/rom/rom256x12.v ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|rom256x12:U1 ; modules/rom/rom256x12.v ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|rom256x12:U1 ; modules/rom/rom256x12.v ;
; Altera ; ROM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|rom256x12:U1 ; modules/rom/rom256x12.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |step_sequencer|display_interface:D1|vga_display:V1|current_state ;
+--------------------+--------------------------------------------------------------+
; Name               ; current_state.DRAW                                           ;
+--------------------+--------------------------------------------------------------+
; current_state.IDLE ; 0                                                            ;
; current_state.DRAW ; 1                                                            ;
+--------------------+--------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |step_sequencer|input_interface:I1|current_state                                                                                    ;
+-------------------------+-------------------------+-------------------------+------------------------+-------------------------+--------------------+
; Name                    ; current_state.MODE_PLAY ; current_state.MODE_MOVE ; current_state.MODE_BPM ; current_state.MODE_LOOP ; current_state.IDLE ;
+-------------------------+-------------------------+-------------------------+------------------------+-------------------------+--------------------+
; current_state.IDLE      ; 0                       ; 0                       ; 0                      ; 0                       ; 0                  ;
; current_state.MODE_LOOP ; 0                       ; 0                       ; 0                      ; 1                       ; 1                  ;
; current_state.MODE_BPM  ; 0                       ; 0                       ; 1                      ; 0                       ; 1                  ;
; current_state.MODE_MOVE ; 0                       ; 1                       ; 0                      ; 0                       ; 1                  ;
; current_state.MODE_PLAY ; 1                       ; 0                       ; 0                      ; 0                       ; 1                  ;
+-------------------------+-------------------------+-------------------------+------------------------+-------------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |step_sequencer|input_interface:I1|bpm_input:BPM_IN|current_state                              ;
+----------------------+----------------------+----------------------+----------------------+--------------------+
; Name                 ; current_state.INPUT3 ; current_state.INPUT2 ; current_state.INPUT1 ; current_state.IDLE ;
+----------------------+----------------------+----------------------+----------------------+--------------------+
; current_state.IDLE   ; 0                    ; 0                    ; 0                    ; 0                  ;
; current_state.INPUT1 ; 0                    ; 0                    ; 1                    ; 1                  ;
; current_state.INPUT2 ; 0                    ; 1                    ; 0                    ; 1                  ;
; current_state.INPUT3 ; 1                    ; 0                    ; 0                    ; 1                  ;
+----------------------+----------------------+----------------------+----------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |step_sequencer|input_interface:I1|loop_input:LOOP_IN|current_state     ;
+----------------------+----------------------+----------------------+--------------------+
; Name                 ; current_state.INPUT2 ; current_state.INPUT1 ; current_state.IDLE ;
+----------------------+----------------------+----------------------+--------------------+
; current_state.IDLE   ; 0                    ; 0                    ; 0                  ;
; current_state.INPUT1 ; 0                    ; 1                    ; 1                  ;
; current_state.INPUT2 ; 1                    ; 0                    ; 1                  ;
+----------------------+----------------------+----------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |step_sequencer|input_interface:I1|PS2_Controller:P1|s_ps2_transceiver                                                                                                                                                                       ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |step_sequencer|input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |step_sequencer|input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |step_sequencer|audio_interface:A1|DAC_controller:DC1|state ;
+----------------+----------------+---------------+--------------+------------+
; Name           ; state.WRITEMEM ; state.READMEM ; state.UPDATE ; state.IDLE ;
+----------------+----------------+---------------+--------------+------------+
; state.IDLE     ; 0              ; 0             ; 0            ; 0          ;
; state.UPDATE   ; 0              ; 0             ; 1            ; 1          ;
; state.READMEM  ; 0              ; 1             ; 0            ; 1          ;
; state.WRITEMEM ; 1              ; 0             ; 0            ; 1          ;
+----------------+----------------+---------------+--------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |step_sequencer|audio_interface:A1|DAC_controller:DC1|i2cState                                                                                                             ;
+-----------------------+------------------+-------------------+----------------------+------------------+-------------------+-----------------------+-------------------+-------------------+
; Name                  ; i2cState.I2CREAD ; i2cState.I2CWRITE ; i2cState.I2CREAD_ACK ; i2cState.I2CSTOP ; i2cState.I2CADDRS ; i2cState.I2CWRITE_ACK ; i2cState.I2CSTART ; i2cState.I2CREADY ;
+-----------------------+------------------+-------------------+----------------------+------------------+-------------------+-----------------------+-------------------+-------------------+
; i2cState.I2CREADY     ; 0                ; 0                 ; 0                    ; 0                ; 0                 ; 0                     ; 0                 ; 0                 ;
; i2cState.I2CSTART     ; 0                ; 0                 ; 0                    ; 0                ; 0                 ; 0                     ; 1                 ; 1                 ;
; i2cState.I2CWRITE_ACK ; 0                ; 0                 ; 0                    ; 0                ; 0                 ; 1                     ; 0                 ; 1                 ;
; i2cState.I2CADDRS     ; 0                ; 0                 ; 0                    ; 0                ; 1                 ; 0                     ; 0                 ; 1                 ;
; i2cState.I2CSTOP      ; 0                ; 0                 ; 0                    ; 1                ; 0                 ; 0                     ; 0                 ; 1                 ;
; i2cState.I2CREAD_ACK  ; 0                ; 0                 ; 1                    ; 0                ; 0                 ; 0                     ; 0                 ; 1                 ;
; i2cState.I2CWRITE     ; 0                ; 1                 ; 0                    ; 0                ; 0                 ; 0                     ; 0                 ; 1                 ;
; i2cState.I2CREAD      ; 1                ; 0                 ; 0                    ; 0                ; 0                 ; 0                     ; 0                 ; 1                 ;
+-----------------------+------------------+-------------------+----------------------+------------------+-------------------+-----------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |step_sequencer|audio_interface:A1|avconf:AVC1|mSetup_ST ;
+----------------+----------------+----------------+-----------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001        ;
+----------------+----------------+----------------+-----------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                     ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                     ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                     ;
+----------------+----------------+----------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                               ; Reason for Removal                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; audio_interface:A1|right_channel_audio_out[0..15]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                             ;
; audio_interface:A1|left_channel_audio_out[0..15]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                             ;
; audio_interface:A1|Audio_Controller:AC1|audio_in_available                                                                                                                                                                                                  ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6,7]                                                                                                                               ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6,7]                                                                                                                              ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|empty_dff                                     ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|empty_dff                                    ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|loop_counter:L1|total_steps[0..3,11]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                             ;
; input_interface:I1|PS2_Controller:P1|idle_counter[0..7]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|Audio_Controller:AC1|done_adc_channel_sync                                                                                                                                                                                               ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1..32]                                                                                                                                      ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff                                     ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|low_addressa[0..6]                           ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|rd_ptr_lsb                                   ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_0_dff                               ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_1_dff                               ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_2_dff                               ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]        ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0..6] ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5]    ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff                                      ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|low_addressa[0..6]                            ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|rd_ptr_lsb                                    ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_0_dff                                ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_1_dff                                ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|usedw_is_2_dff                                ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]         ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0..6]  ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5]     ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                    ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0..4]                                                                                           ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                       ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                        ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|avconf:AVC1|mI2C_DATA[16,17,19,23]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                             ;
; audio_interface:A1|avconf:AVC1|I2C_Controller:u0|SD[16,17,19,23]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                             ;
; audio_interface:A1|BPM_counter:B1|target[32..63]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                             ;
; display_interface:D1|vga_display:V1|color[0]                                                                                                                                                                                                                ; Merged with display_interface:D1|vga_display:V1|color[1]                                                                                           ;
; display_interface:D1|vga_display:V1|color[1]                                                                                                                                                                                                                ; Merged with display_interface:D1|vga_display:V1|color[2]                                                                                           ;
; display_interface:D1|vga_display:V1|color[3..7]                                                                                                                                                                                                             ; Merged with display_interface:D1|vga_display:V1|color[8]                                                                                           ;
; audio_interface:A1|left_channel_audio_out[16]                                                                                                                                                                                                               ; Merged with audio_interface:A1|right_channel_audio_out[16]                                                                                         ;
; audio_interface:A1|left_channel_audio_out[17]                                                                                                                                                                                                               ; Merged with audio_interface:A1|right_channel_audio_out[17]                                                                                         ;
; audio_interface:A1|left_channel_audio_out[18]                                                                                                                                                                                                               ; Merged with audio_interface:A1|right_channel_audio_out[18]                                                                                         ;
; audio_interface:A1|left_channel_audio_out[19]                                                                                                                                                                                                               ; Merged with audio_interface:A1|right_channel_audio_out[19]                                                                                         ;
; audio_interface:A1|left_channel_audio_out[20]                                                                                                                                                                                                               ; Merged with audio_interface:A1|right_channel_audio_out[20]                                                                                         ;
; audio_interface:A1|left_channel_audio_out[21]                                                                                                                                                                                                               ; Merged with audio_interface:A1|right_channel_audio_out[21]                                                                                         ;
; audio_interface:A1|left_channel_audio_out[22]                                                                                                                                                                                                               ; Merged with audio_interface:A1|right_channel_audio_out[22]                                                                                         ;
; audio_interface:A1|left_channel_audio_out[23]                                                                                                                                                                                                               ; Merged with audio_interface:A1|right_channel_audio_out[23]                                                                                         ;
; audio_interface:A1|left_channel_audio_out[24]                                                                                                                                                                                                               ; Merged with audio_interface:A1|right_channel_audio_out[24]                                                                                         ;
; audio_interface:A1|left_channel_audio_out[25]                                                                                                                                                                                                               ; Merged with audio_interface:A1|right_channel_audio_out[25]                                                                                         ;
; audio_interface:A1|left_channel_audio_out[26]                                                                                                                                                                                                               ; Merged with audio_interface:A1|right_channel_audio_out[26]                                                                                         ;
; audio_interface:A1|left_channel_audio_out[27]                                                                                                                                                                                                               ; Merged with audio_interface:A1|right_channel_audio_out[27]                                                                                         ;
; audio_interface:A1|left_channel_audio_out[28]                                                                                                                                                                                                               ; Merged with audio_interface:A1|right_channel_audio_out[28]                                                                                         ;
; audio_interface:A1|left_channel_audio_out[29]                                                                                                                                                                                                               ; Merged with audio_interface:A1|right_channel_audio_out[29]                                                                                         ;
; audio_interface:A1|left_channel_audio_out[30]                                                                                                                                                                                                               ; Merged with audio_interface:A1|right_channel_audio_out[30]                                                                                         ;
; audio_interface:A1|left_channel_audio_out[31]                                                                                                                                                                                                               ; Merged with audio_interface:A1|right_channel_audio_out[31]                                                                                         ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[0]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[0]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[1]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[0]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[0]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[0]  ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[0]                                                                                                                       ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[0]  ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[0]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[0]  ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[0]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[0]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[0]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[0]  ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[1]                                                                                                                       ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[0]  ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[1]                                                                                                                       ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[0]  ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[0]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[0]  ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[2]                                                                                                                       ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[0]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[1]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[0]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[0]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[0]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[0]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[0]  ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[0]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[0]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[0,2]                                                                                                                       ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[0]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[0]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[0]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[0]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[0]  ;
; audio_interface:A1|loop_counter:L1|total_steps[4]                                                                                                                                                                                                           ; Merged with audio_interface:A1|loop_counter:L1|Loops_latched[0]                                                                                    ;
; audio_interface:A1|loop_counter:L1|Loops_latched[6]                                                                                                                                                                                                         ; Merged with audio_interface:A1|loop_counter:L1|total_steps[10]                                                                                     ;
; audio_interface:A1|loop_counter:L1|Loops_latched[5]                                                                                                                                                                                                         ; Merged with audio_interface:A1|loop_counter:L1|total_steps[9]                                                                                      ;
; audio_interface:A1|loop_counter:L1|Loops_latched[4]                                                                                                                                                                                                         ; Merged with audio_interface:A1|loop_counter:L1|total_steps[8]                                                                                      ;
; audio_interface:A1|loop_counter:L1|Loops_latched[3]                                                                                                                                                                                                         ; Merged with audio_interface:A1|loop_counter:L1|total_steps[7]                                                                                      ;
; audio_interface:A1|loop_counter:L1|Loops_latched[2]                                                                                                                                                                                                         ; Merged with audio_interface:A1|loop_counter:L1|total_steps[6]                                                                                      ;
; audio_interface:A1|loop_counter:L1|Loops_latched[1]                                                                                                                                                                                                         ; Merged with audio_interface:A1|loop_counter:L1|total_steps[5]                                                                                      ;
; input_interface:I1|loop_input:LOOP_IN|break_code                                                                                                                                                                                                            ; Merged with input_interface:I1|bpm_input:BPM_IN|break_code                                                                                         ;
; input_interface:I1|move_input:MOVE_IN|break_code                                                                                                                                                                                                            ; Merged with input_interface:I1|bpm_input:BPM_IN|break_code                                                                                         ;
; input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                                                                                                                                            ; Merged with input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                          ;
; audio_interface:A1|avconf:AVC1|I2C_Controller:u0|SD[20,21]                                                                                                                                                                                                  ; Merged with audio_interface:A1|avconf:AVC1|I2C_Controller:u0|SD[18]                                                                                ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[24]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[24]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[25]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[25]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[26]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[26]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[27]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[27]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[28]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[28]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[29]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[29]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[30]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[30]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[31]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[31]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[24]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[24]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[25]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[25]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[26]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[26]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[27]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[27]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[28]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[28]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[29]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[29]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[30]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[30]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[31]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[31]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[24]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[24]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[25]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[25]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[26]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[26]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[27]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[27]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[28]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[28]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[29]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[29]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[30]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[30]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[31]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[31]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[24]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[24]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[25]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[25]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[26]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[26]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[27]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[27]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[28]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[28]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[29]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[29]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[30]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[30]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[31]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[31]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[24]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[24]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[25]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[25]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[26]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[26]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[27]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[27]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[28]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[28]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[29]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[29]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[30]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[30]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[31]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[31]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[24]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[24]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[25]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[25]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[26]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[26]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[27]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[27]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[28]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[28]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[29]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[29]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[30]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[30]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[31]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[31]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[24]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[24] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[25]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[25] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[26]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[26] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[27]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[27] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[28]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[28] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[29]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[29] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[30]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[30] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[31]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[31] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[24]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[24] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[25]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[25] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[26]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[26] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[27]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[27] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[28]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[28] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[29]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[29] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[30]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[30] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[31]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[31] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[24]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[24] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[25]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[25] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[26]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[26] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[27]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[27] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[28]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[28] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[29]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[29] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[30]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[30] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[31]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[31] ;
; audio_interface:A1|avconf:AVC1|mI2C_DATA[20,21]                                                                                                                                                                                                             ; Merged with audio_interface:A1|avconf:AVC1|mI2C_DATA[18]                                                                                           ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[23]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[23]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[22]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[22]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[21]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[21]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[20]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[20]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[19]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[19]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[18]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[18]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[17]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[17]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[16]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[16]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[15]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[15]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[14]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[14]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[13]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[13]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[12]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[12]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[11]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[11]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[10]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[10]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[9]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[9]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[8]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[8]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[7]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[7]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[6]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[6]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[5]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[5]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[4]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[4]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[3]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[3]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[2]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[2]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1|phase_angle[1]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[1]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[23]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[23]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[22]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[22]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[21]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[21]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[20]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[20]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[19]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[19]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[18]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[18]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[17]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[17]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[16]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[16]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[15]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[15]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[14]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[14]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[13]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[13]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[12]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[12]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[11]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[11]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[10]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[10]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[9]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[9]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[8]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[8]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[7]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[7]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[6]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[6]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[5]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[5]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[4]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[4]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[3]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[3]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[2]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[2]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|numerically_controlled_oscillator_16b:N1|phase_angle[1]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[1]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[23]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[23]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[22]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[22]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[21]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[21]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[20]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[20]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[19]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[19]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[18]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[18]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[17]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[17]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[16]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[16]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[15]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[15]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[14]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[14]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[13]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[13]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[12]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[12]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[11]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[11]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[10]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[10]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[9]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[9]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[8]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[8]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[7]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[7]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[6]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[6]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[5]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[5]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[4]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[4]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[3]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[3]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[2]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[2]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[1]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[1]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|numerically_controlled_oscillator_16b:N1|phase_angle[0]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[0]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[23]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[23]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[22]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[22]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[21]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[21]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[20]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[20]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[19]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[19]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[18]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[18]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[17]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[17]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[16]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[16]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[15]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[15]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[14]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[14]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[13]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[13]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[12]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[12]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[11]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[11]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[10]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[10]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[9]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[9]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[8]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[8]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[7]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[7]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[6]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[6]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[5]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[5]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[4]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[4]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[3]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[3]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[2]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[2]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|numerically_controlled_oscillator_16b:N1|phase_angle[1]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[1]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[23]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[23]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[22]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[22]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[21]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[21]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[20]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[20]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[19]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[19]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[18]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[18]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[17]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[17]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[16]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[16]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[15]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[15]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[14]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[14]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[13]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[13]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[12]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[12]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[11]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[11]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[10]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[10]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[9]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[9]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[8]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[8]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[7]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[7]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[6]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[6]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[5]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[5]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[4]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[4]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[3]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[3]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[2]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[2]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[1]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[1]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|numerically_controlled_oscillator_16b:N1|phase_angle[0]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[0]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[23]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[23]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[22]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[22]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[21]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[21]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[20]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[20]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[19]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[19]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[18]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[18]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[17]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[17]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[16]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[16]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[15]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[15]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[14]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[14]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[13]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[13]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[12]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[12]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[11]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[11]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[10]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[10]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[9]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[9]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[8]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[8]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[7]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[7]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[6]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[6]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[5]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[5]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[4]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[4]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[3]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[3]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[2]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[2]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|numerically_controlled_oscillator_16b:N1|phase_angle[1]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[1]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[23]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[23] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[22]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[22] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[21]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[21] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[20]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[20] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[19]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[19] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[18]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[18] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[17]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[17] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[16]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[16] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[15]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[15] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[14]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[14] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[13]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[13] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[12]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[12] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[11]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[11] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[10]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[10] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[9]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[9]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[8]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[8]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[7]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[7]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[6]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[6]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[5]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[5]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[4]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[4]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[3]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[3]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|numerically_controlled_oscillator_16b:N1|phase_angle[2]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[2]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[23]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[23] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[22]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[22] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[21]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[21] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[20]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[20] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[19]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[19] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[18]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[18] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[17]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[17] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[16]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[16] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[15]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[15] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[14]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[14] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[13]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[13] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[12]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[12] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[11]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[11] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[10]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[10] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[9]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[9]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[8]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[8]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[7]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[7]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[6]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[6]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[5]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[5]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[4]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[4]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[3]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[3]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[2]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[2]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[1]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[1]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|numerically_controlled_oscillator_16b:N1|phase_angle[0]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[0]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[23]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[23] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[22]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[22] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[21]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[21] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[20]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[20] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[19]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[19] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[18]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[18] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[17]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[17] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[16]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[16] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[15]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[15] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[14]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[14] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[13]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[13] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[12]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[12] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[11]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[11] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[10]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[10] ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[9]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[9]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[8]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[8]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[7]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[7]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[6]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[6]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[5]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[5]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[4]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[4]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|numerically_controlled_oscillator_16b:N1|phase_angle[3]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[3]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[24]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[24]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[25]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[25]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[26]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[26]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[27]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[27]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[28]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[28]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[29]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[29]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[30]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[30]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[31]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[31]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[24]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[24]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[25]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[25]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[26]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[26]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[27]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[27]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[28]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[28]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[29]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[29]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[30]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[30]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[31]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[31]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[24]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[24]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[25]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[25]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[26]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[26]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[27]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[27]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[28]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[28]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[29]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[29]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[30]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[30]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[31]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[31]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[23]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[23]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[22]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[22]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[21]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[21]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[20]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[20]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[19]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[19]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[18]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[18]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[17]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[17]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[16]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[16]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[15]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[15]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[14]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[14]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[13]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[13]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[12]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[12]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[11]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[11]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[10]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[10]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[9]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[9]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[8]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[8]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[7]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[7]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[6]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[6]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[5]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[5]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[4]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[4]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[3]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[3]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[2]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[2]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[1]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[1]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|numerically_controlled_oscillator_16b:N1|phase_angle[0]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[0]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[23]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[23]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[22]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[22]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[21]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[21]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[20]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[20]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[19]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[19]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[18]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[18]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[17]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[17]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[16]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[16]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[15]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[15]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[14]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[14]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[13]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[13]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[12]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[12]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[11]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[11]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[10]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[10]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[9]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[9]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[8]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[8]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[7]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[7]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[6]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[6]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[5]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[5]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[4]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[4]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[3]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[3]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[2]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[2]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[1]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[1]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|numerically_controlled_oscillator_16b:N1|phase_angle[0]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[0]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[23]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[23]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[22]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[22]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[21]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[21]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[20]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[20]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[19]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[19]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[18]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[18]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[17]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[17]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[16]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[16]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[15]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[15]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[14]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[14]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[13]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[13]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[12]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[12]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[11]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[11]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[10]                                                                                                                         ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[10]  ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[9]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[9]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[8]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[8]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[7]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[7]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[6]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[6]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[5]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[5]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[4]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[4]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[3]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[3]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[2]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[2]   ;
; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|numerically_controlled_oscillator_16b:N1|phase_angle[1]                                                                                                                          ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[1]   ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|numerically_controlled_oscillator_12b:N1|phase_angle[0]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[3]  ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1|phase_angle[1]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[3]  ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|numerically_controlled_oscillator_12b:N1|phase_angle[2]                                                                                                                       ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[3]  ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|numerically_controlled_oscillator_12b:N1|phase_angle[0]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[3]  ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|numerically_controlled_oscillator_12b:N1|phase_angle[0]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[3]  ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|numerically_controlled_oscillator_12b:N1|phase_angle[0]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[3]  ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|numerically_controlled_oscillator_12b:N1|phase_angle[0]                                                                                                                       ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[3]  ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|numerically_controlled_oscillator_12b:N1|phase_angle[1]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[3]  ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|numerically_controlled_oscillator_12b:N1|phase_angle[1]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[3]  ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|numerically_controlled_oscillator_12b:N1|phase_angle[1]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[3]  ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|numerically_controlled_oscillator_12b:N1|phase_angle[1]                                                                                                                        ; Merged with audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[3]  ;
; input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                             ;
; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|numerically_controlled_oscillator_12b:N1|phase_angle[0]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                             ;
; display_interface:D1|vga_display:V1|current_state~5                                                                                                                                                                                                         ; Lost fanout                                                                                                                                        ;
; input_interface:I1|PS2_Controller:P1|s_ps2_transceiver~2                                                                                                                                                                                                    ; Lost fanout                                                                                                                                        ;
; input_interface:I1|PS2_Controller:P1|s_ps2_transceiver~3                                                                                                                                                                                                    ; Lost fanout                                                                                                                                        ;
; input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                                                                                                                                          ; Lost fanout                                                                                                                                        ;
; input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                                                                                                                                          ; Lost fanout                                                                                                                                        ;
; input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                                                                                                                                          ; Lost fanout                                                                                                                                        ;
; input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                                                                                                                                                     ; Lost fanout                                                                                                                                        ;
; input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                                                                                                                                                     ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|DAC_controller:DC1|state~4                                                                                                                                                                                                               ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|DAC_controller:DC1|state~5                                                                                                                                                                                                               ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|DAC_controller:DC1|i2cState~4                                                                                                                                                                                                            ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|DAC_controller:DC1|i2cState~5                                                                                                                                                                                                            ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|DAC_controller:DC1|i2cState~6                                                                                                                                                                                                            ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|avconf:AVC1|mSetup_ST~9                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|avconf:AVC1|mSetup_ST~10                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|DAC_controller:DC1|state.WRITEMEM                                                                                                                                                                                                        ; Merged with audio_interface:A1|DAC_controller:DC1|state.READMEM                                                                                    ;
; audio_interface:A1|DAC_controller:DC1|state.READMEM                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                             ;
; input_interface:I1|PS2_Controller:P1|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                             ;
; input_interface:I1|PS2_Controller:P1|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                             ;
; input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                                                                                                                                             ; Lost fanout                                                                                                                                        ;
; input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                                                                                                                                                ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|DAC_controller:DC1|SDA_o_buff[7]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                        ;
; input_interface:I1|PS2_Controller:P1|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                             ;
; input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                             ;
; display_interface:D1|vga_display:V1|current_state.DRAW                                                                                                                                                                                                      ; Merged with display_interface:D1|vga_display:V1|write                                                                                              ;
; input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                             ;
; input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                                                                                                                               ; Lost fanout                                                                                                                                        ;
; input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                                                                                             ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|DAC_controller:DC1|SDA_o_buff[0..6]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                        ;
; audio_interface:A1|DAC_controller:DC1|mode_reg[0,1]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                             ;
; Total Number of Removed Registers = 683                                                                                                                                                                                                                     ;                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; audio_interface:A1|DAC_controller:DC1|state.READMEM                                                                                                                                                                     ; Stuck at GND              ; audio_interface:A1|DAC_controller:DC1|SDA_o_buff[6],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                         ; due to stuck port data_in ; audio_interface:A1|DAC_controller:DC1|SDA_o_buff[5],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                         ;                           ; audio_interface:A1|DAC_controller:DC1|SDA_o_buff[4],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                         ;                           ; audio_interface:A1|DAC_controller:DC1|SDA_o_buff[3],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                         ;                           ; audio_interface:A1|DAC_controller:DC1|SDA_o_buff[2],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                         ;                           ; audio_interface:A1|DAC_controller:DC1|SDA_o_buff[1],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                         ;                           ; audio_interface:A1|DAC_controller:DC1|SDA_o_buff[0],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                         ;                           ; audio_interface:A1|DAC_controller:DC1|mode_reg[1],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                         ;                           ; audio_interface:A1|DAC_controller:DC1|mode_reg[0]                                                                                                                                                                                                         ;
; audio_interface:A1|Audio_Controller:AC1|audio_in_available                                                                                                                                                              ; Lost Fanouts              ; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6],                                                                                                                              ;
;                                                                                                                                                                                                                         ;                           ; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7],                                                                                                                              ;
;                                                                                                                                                                                                                         ;                           ; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6],                                                                                                                             ;
;                                                                                                                                                                                                                         ;                           ; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7],                                                                                                                             ;
;                                                                                                                                                                                                                         ;                           ; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff,                                  ;
;                                                                                                                                                                                                                         ;                           ; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6], ;
;                                                                                                                                                                                                                         ;                           ; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|full_dff,                                   ;
;                                                                                                                                                                                                                         ;                           ; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]   ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                      ; Lost Fanouts              ; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting,                                                                                                 ;
;                                                                                                                                                                                                                         ;                           ; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3],                                                                                           ;
;                                                                                                                                                                                                                         ;                           ; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4],                                                                                           ;
;                                                                                                                                                                                                                         ;                           ; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk,                                                                                                                                                    ;
;                                                                                                                                                                                                                         ;                           ; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                      ;
; input_interface:I1|PS2_Controller:P1|idle_counter[3]                                                                                                                                                                    ; Lost Fanouts              ; input_interface:I1|PS2_Controller:P1|idle_counter[4],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                         ;                           ; input_interface:I1|PS2_Controller:P1|idle_counter[5],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                         ;                           ; input_interface:I1|PS2_Controller:P1|idle_counter[6],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                         ;                           ; input_interface:I1|PS2_Controller:P1|idle_counter[7]                                                                                                                                                                                                      ;
; input_interface:I1|PS2_Controller:P1|s_ps2_transceiver~2                                                                                                                                                                ; Lost Fanouts              ; input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent,                                                                                                                                                          ;
;                                                                                                                                                                                                                         ;                           ; input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                                                                                                                                             ;
;                                                                                                                                                                                                                         ;                           ; input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,                                                                                                                            ;
;                                                                                                                                                                                                                         ;                           ; input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                                                                                           ;
; input_interface:I1|PS2_Controller:P1|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                                                                                                          ; Stuck at GND              ; input_interface:I1|PS2_Controller:P1|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER,                                                                                                                                                                          ;
;                                                                                                                                                                                                                         ; due to stuck port data_in ; input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                                                                                                                                           ;
; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|empty_dff ; Lost Fanouts              ; audio_interface:A1|Audio_Controller:AC1|done_adc_channel_sync                                                                                                                                                                                             ;
; audio_interface:A1|avconf:AVC1|mI2C_DATA[23]                                                                                                                                                                            ; Stuck at GND              ; audio_interface:A1|avconf:AVC1|I2C_Controller:u0|SD[23]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                           ;
; audio_interface:A1|avconf:AVC1|mI2C_DATA[19]                                                                                                                                                                            ; Stuck at GND              ; audio_interface:A1|avconf:AVC1|I2C_Controller:u0|SD[19]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                           ;
; audio_interface:A1|avconf:AVC1|mI2C_DATA[17]                                                                                                                                                                            ; Stuck at GND              ; audio_interface:A1|avconf:AVC1|I2C_Controller:u0|SD[17]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                           ;
; audio_interface:A1|avconf:AVC1|mI2C_DATA[16]                                                                                                                                                                            ; Stuck at GND              ; audio_interface:A1|avconf:AVC1|I2C_Controller:u0|SD[16]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1182  ;
; Number of registers using Synchronous Clear  ; 348   ;
; Number of registers using Synchronous Load   ; 27    ;
; Number of registers using Asynchronous Clear ; 780   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 326   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------+
; Inverted Register Statistics                                             ;
+----------------------------------------------------------------+---------+
; Inverted Register                                              ; Fan out ;
+----------------------------------------------------------------+---------+
; audio_interface:A1|avconf:AVC1|I2C_Controller:u0|SCLK          ; 2       ;
; audio_interface:A1|avconf:AVC1|I2C_Controller:u0|SD_COUNTER[5] ; 17      ;
; audio_interface:A1|avconf:AVC1|I2C_Controller:u0|SD_COUNTER[4] ; 19      ;
; audio_interface:A1|avconf:AVC1|I2C_Controller:u0|SD_COUNTER[3] ; 24      ;
; audio_interface:A1|avconf:AVC1|I2C_Controller:u0|SD_COUNTER[2] ; 20      ;
; audio_interface:A1|avconf:AVC1|I2C_Controller:u0|SD_COUNTER[1] ; 18      ;
; audio_interface:A1|avconf:AVC1|I2C_Controller:u0|SD_COUNTER[0] ; 26      ;
; audio_interface:A1|DAC_controller:DC1|i2c_clk                  ; 9       ;
; audio_interface:A1|avconf:AVC1|I2C_Controller:u0|END           ; 5       ;
; audio_interface:A1|avconf:AVC1|I2C_Controller:u0|SDO           ; 2       ;
; audio_interface:A1|loop_counter:L1|done                        ; 2       ;
; audio_interface:A1|loop_counter:L1|s0                          ; 2       ;
; audio_interface:A1|loop_counter:L1|s1                          ; 1       ;
; Total number of inverted registers = 13                        ;         ;
+----------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |step_sequencer|input_interface:I1|Direction[0]                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |step_sequencer|input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[0]                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |step_sequencer|display_interface:D1|vga_display:V1|vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |step_sequencer|display_interface:D1|vga_display:V1|dx[0]                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |step_sequencer|input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[6]                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |step_sequencer|audio_interface:A1|DAC_controller:DC1|data_reg[11]                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |step_sequencer|audio_interface:A1|DAC_controller:DC1|mode_reg[1]                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |step_sequencer|audio_interface:A1|DAC_controller:DC1|data_reg[0]                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |step_sequencer|display_interface:D1|vga_display:V1|dy[3]                                                                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |step_sequencer|audio_interface:A1|loop_counter:L1|Q[3]                                                                                                     ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |step_sequencer|audio_interface:A1|audio_generator_12b_unsigned:A2|Out[10]                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |step_sequencer|display_interface:D1|count[3]                                                                                                               ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |step_sequencer|input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[10]                                 ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |step_sequencer|input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[9]                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |step_sequencer|input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[1]                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |step_sequencer|input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3]                                                        ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |step_sequencer|input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[3]                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |step_sequencer|audio_interface:A1|BPM_counter:B1|Q[1]                                                                                                      ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |step_sequencer|audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                          ;
; 13:1               ; 12 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |step_sequencer|display_interface:D1|select_note[8]                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |step_sequencer|input_interface:I1|loop_input:LOOP_IN|num2[0]                                                                                               ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |step_sequencer|audio_interface:A1|DAC_controller:DC1|SDA_i_buff[5]                                                                                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |step_sequencer|audio_interface:A1|DAC_controller:DC1|SDA_i_buff[4]                                                                                         ;
; 18:1               ; 4 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |step_sequencer|display_interface:D1|grid_x[0]                                                                                                              ;
; 18:1               ; 4 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |step_sequencer|display_interface:D1|grid_y[2]                                                                                                              ;
; 5:1                ; 7 bits    ; 21 LEs        ; 0 LEs                ; 21 LEs                 ; Yes        ; |step_sequencer|input_interface:I1|loop_input:LOOP_IN|Loops[1]                                                                                              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |step_sequencer|input_interface:I1|loop_input:LOOP_IN|num1[3]                                                                                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |step_sequencer|input_interface:I1|bpm_input:BPM_IN|BPM[2]                                                                                                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |step_sequencer|input_interface:I1|bpm_input:BPM_IN|num3[1]                                                                                                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |step_sequencer|input_interface:I1|bpm_input:BPM_IN|num2[2]                                                                                                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |step_sequencer|input_interface:I1|bpm_input:BPM_IN|num1[3]                                                                                                 ;
; 259:1              ; 4 bits    ; 688 LEs       ; 64 LEs               ; 624 LEs                ; Yes        ; |step_sequencer|input_interface:I1|move_input:MOVE_IN|Direction[1]                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |step_sequencer|audio_interface:A1|avconf:AVC1|I2C_Controller:u0|SD_COUNTER[5]                                                                              ;
; 5:1                ; 9 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; No         ; |step_sequencer|display_interface:D1|vga_display:V1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_rlm1:auto_generated|mux_khb:mux3|l3_w6_n4_mux_dataout ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |step_sequencer|input_interface:I1|loop_input:LOOP_IN|next_state.INPUT1                                                                                     ;
; 33:1               ; 9 bits    ; 198 LEs       ; 198 LEs              ; 0 LEs                  ; No         ; |step_sequencer|display_interface:D1|vga_display:V1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_rlm1:auto_generated|mux_khb:mux3|l6_w0_n0_mux_dataout ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for display_interface:D1|vga_display:V1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_rlm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_16b_signed:A1 ;
+----------------+----------------------------------+-------------------------------------------+
; Parameter Name ; Value                            ; Type                                      ;
+----------------+----------------------------------+-------------------------------------------+
; C              ; 00000000000000000101011111001010 ; Unsigned Binary                           ;
; C_sh           ; 00000000000000000101110100000010 ; Unsigned Binary                           ;
; D              ; 00000000000000000110001010001001 ; Unsigned Binary                           ;
; D_sh           ; 00000000000000000110100001100110 ; Unsigned Binary                           ;
; E              ; 00000000000000000110111010011011 ; Unsigned Binary                           ;
; F              ; 00000000000000000111010100101111 ; Unsigned Binary                           ;
; F_sh           ; 00000000000000000111110000100110 ; Unsigned Binary                           ;
; G              ; 00000000000000001000001110001001 ; Unsigned Binary                           ;
; G_sh           ; 00000000000000001000101101011010 ; Unsigned Binary                           ;
; A              ; 00000000000000001001001110100100 ; Unsigned Binary                           ;
; A_sh           ; 00000000000000001001110001101011 ; Unsigned Binary                           ;
; B              ; 00000000000000001010010110111000 ; Unsigned Binary                           ;
+----------------+----------------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom512x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; sine512.mif          ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_n4g1      ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom512x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; sine512.mif          ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_n4g1      ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom512x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; sine512.mif          ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_n4g1      ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom512x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; sine512.mif          ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_n4g1      ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom512x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; sine512.mif          ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_n4g1      ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom512x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; sine512.mif          ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_n4g1      ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom512x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; sine512.mif          ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_n4g1      ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|rom512x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; sine512.mif          ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_n4g1      ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|rom512x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; sine512.mif          ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_n4g1      ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|rom512x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                            ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                            ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; sine512.mif          ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_n4g1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|rom512x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                            ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                            ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; sine512.mif          ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_n4g1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|rom512x16:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                            ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                            ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; sine512.mif          ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_n4g1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_12b_unsigned:A2 ;
+----------------+----------------------------------+---------------------------------------------+
; Parameter Name ; Value                            ; Type                                        ;
+----------------+----------------------------------+---------------------------------------------+
; C              ; 00000000000000000101011111001010 ; Unsigned Binary                             ;
; C_sh           ; 00000000000000000101110100000010 ; Unsigned Binary                             ;
; D              ; 00000000000000000110001010001001 ; Unsigned Binary                             ;
; D_sh           ; 00000000000000000110100001100110 ; Unsigned Binary                             ;
; E              ; 00000000000000000110111010011011 ; Unsigned Binary                             ;
; F              ; 00000000000000000111010100101111 ; Unsigned Binary                             ;
; F_sh           ; 00000000000000000111110000100110 ; Unsigned Binary                             ;
; G              ; 00000000000000001000001110001001 ; Unsigned Binary                             ;
; G_sh           ; 00000000000000001000101101011010 ; Unsigned Binary                             ;
; A              ; 00000000000000001001001110100100 ; Unsigned Binary                             ;
; A_sh           ; 00000000000000001001110001101011 ; Unsigned Binary                             ;
; B              ; 00000000000000001010010110111000 ; Unsigned Binary                             ;
+----------------+----------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|rom256x12:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                    ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_s4g1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|rom256x12:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                    ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_s4g1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|rom256x12:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                    ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_s4g1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|rom256x12:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                    ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_s4g1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|rom256x12:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                    ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_s4g1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|rom256x12:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                    ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_s4g1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|rom256x12:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                    ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_s4g1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|rom256x12:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                    ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_s4g1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|rom256x12:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                    ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_s4g1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|rom256x12:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                     ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_s4g1      ; Untyped                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|rom256x12:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                     ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_s4g1      ; Untyped                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|rom256x12:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                     ;
; WIDTH_A                            ; 12                   ; Signed Integer                                                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; INIT_FILE                          ; sine256.mif          ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_s4g1      ; Untyped                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                            ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                  ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                 ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                              ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                                   ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                   ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                   ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                     ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                     ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                     ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                     ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                    ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                    ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                      ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                      ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                      ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                             ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                          ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                  ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                  ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                              ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                    ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                    ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                    ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                    ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                           ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                           ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                   ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                   ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                     ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                     ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                     ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                     ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|Audio_Controller:AC1|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+----------------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                                 ;
+-------------------------------+-------------------------------+----------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                              ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                              ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                              ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                              ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                              ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                       ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                              ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                              ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                              ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                              ;
; LOCK_LOW                      ; 1                             ; Untyped                                                              ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                              ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                              ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                              ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                              ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                              ;
; BANDWIDTH                     ; 0                             ; Untyped                                                              ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                              ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                              ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                              ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                              ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                              ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                              ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                              ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                              ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                              ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                              ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                              ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                              ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                       ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                              ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                              ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                              ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                              ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                              ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                              ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                              ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                              ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                              ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                       ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                              ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                              ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                              ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                              ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                              ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                              ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                              ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                              ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                              ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                              ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                              ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                              ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                              ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                              ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                              ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                              ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                              ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                              ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                              ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                              ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                              ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                              ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                              ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                              ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                              ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                              ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                              ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                              ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                              ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                              ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                              ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                              ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                              ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                              ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                              ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                              ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                              ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                              ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                              ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                              ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                              ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                              ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                              ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                              ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                              ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                              ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                              ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                              ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                              ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                              ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                              ;
; VCO_MIN                       ; 0                             ; Untyped                                                              ;
; VCO_MAX                       ; 0                             ; Untyped                                                              ;
; VCO_CENTER                    ; 0                             ; Untyped                                                              ;
; PFD_MIN                       ; 0                             ; Untyped                                                              ;
; PFD_MAX                       ; 0                             ; Untyped                                                              ;
; M_INITIAL                     ; 0                             ; Untyped                                                              ;
; M                             ; 0                             ; Untyped                                                              ;
; N                             ; 1                             ; Untyped                                                              ;
; M2                            ; 1                             ; Untyped                                                              ;
; N2                            ; 1                             ; Untyped                                                              ;
; SS                            ; 1                             ; Untyped                                                              ;
; C0_HIGH                       ; 0                             ; Untyped                                                              ;
; C1_HIGH                       ; 0                             ; Untyped                                                              ;
; C2_HIGH                       ; 0                             ; Untyped                                                              ;
; C3_HIGH                       ; 0                             ; Untyped                                                              ;
; C4_HIGH                       ; 0                             ; Untyped                                                              ;
; C5_HIGH                       ; 0                             ; Untyped                                                              ;
; C6_HIGH                       ; 0                             ; Untyped                                                              ;
; C7_HIGH                       ; 0                             ; Untyped                                                              ;
; C8_HIGH                       ; 0                             ; Untyped                                                              ;
; C9_HIGH                       ; 0                             ; Untyped                                                              ;
; C0_LOW                        ; 0                             ; Untyped                                                              ;
; C1_LOW                        ; 0                             ; Untyped                                                              ;
; C2_LOW                        ; 0                             ; Untyped                                                              ;
; C3_LOW                        ; 0                             ; Untyped                                                              ;
; C4_LOW                        ; 0                             ; Untyped                                                              ;
; C5_LOW                        ; 0                             ; Untyped                                                              ;
; C6_LOW                        ; 0                             ; Untyped                                                              ;
; C7_LOW                        ; 0                             ; Untyped                                                              ;
; C8_LOW                        ; 0                             ; Untyped                                                              ;
; C9_LOW                        ; 0                             ; Untyped                                                              ;
; C0_INITIAL                    ; 0                             ; Untyped                                                              ;
; C1_INITIAL                    ; 0                             ; Untyped                                                              ;
; C2_INITIAL                    ; 0                             ; Untyped                                                              ;
; C3_INITIAL                    ; 0                             ; Untyped                                                              ;
; C4_INITIAL                    ; 0                             ; Untyped                                                              ;
; C5_INITIAL                    ; 0                             ; Untyped                                                              ;
; C6_INITIAL                    ; 0                             ; Untyped                                                              ;
; C7_INITIAL                    ; 0                             ; Untyped                                                              ;
; C8_INITIAL                    ; 0                             ; Untyped                                                              ;
; C9_INITIAL                    ; 0                             ; Untyped                                                              ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                              ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                              ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                              ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                              ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                              ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                              ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                              ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                              ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                              ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                              ;
; C0_PH                         ; 0                             ; Untyped                                                              ;
; C1_PH                         ; 0                             ; Untyped                                                              ;
; C2_PH                         ; 0                             ; Untyped                                                              ;
; C3_PH                         ; 0                             ; Untyped                                                              ;
; C4_PH                         ; 0                             ; Untyped                                                              ;
; C5_PH                         ; 0                             ; Untyped                                                              ;
; C6_PH                         ; 0                             ; Untyped                                                              ;
; C7_PH                         ; 0                             ; Untyped                                                              ;
; C8_PH                         ; 0                             ; Untyped                                                              ;
; C9_PH                         ; 0                             ; Untyped                                                              ;
; L0_HIGH                       ; 1                             ; Untyped                                                              ;
; L1_HIGH                       ; 1                             ; Untyped                                                              ;
; G0_HIGH                       ; 1                             ; Untyped                                                              ;
; G1_HIGH                       ; 1                             ; Untyped                                                              ;
; G2_HIGH                       ; 1                             ; Untyped                                                              ;
; G3_HIGH                       ; 1                             ; Untyped                                                              ;
; E0_HIGH                       ; 1                             ; Untyped                                                              ;
; E1_HIGH                       ; 1                             ; Untyped                                                              ;
; E2_HIGH                       ; 1                             ; Untyped                                                              ;
; E3_HIGH                       ; 1                             ; Untyped                                                              ;
; L0_LOW                        ; 1                             ; Untyped                                                              ;
; L1_LOW                        ; 1                             ; Untyped                                                              ;
; G0_LOW                        ; 1                             ; Untyped                                                              ;
; G1_LOW                        ; 1                             ; Untyped                                                              ;
; G2_LOW                        ; 1                             ; Untyped                                                              ;
; G3_LOW                        ; 1                             ; Untyped                                                              ;
; E0_LOW                        ; 1                             ; Untyped                                                              ;
; E1_LOW                        ; 1                             ; Untyped                                                              ;
; E2_LOW                        ; 1                             ; Untyped                                                              ;
; E3_LOW                        ; 1                             ; Untyped                                                              ;
; L0_INITIAL                    ; 1                             ; Untyped                                                              ;
; L1_INITIAL                    ; 1                             ; Untyped                                                              ;
; G0_INITIAL                    ; 1                             ; Untyped                                                              ;
; G1_INITIAL                    ; 1                             ; Untyped                                                              ;
; G2_INITIAL                    ; 1                             ; Untyped                                                              ;
; G3_INITIAL                    ; 1                             ; Untyped                                                              ;
; E0_INITIAL                    ; 1                             ; Untyped                                                              ;
; E1_INITIAL                    ; 1                             ; Untyped                                                              ;
; E2_INITIAL                    ; 1                             ; Untyped                                                              ;
; E3_INITIAL                    ; 1                             ; Untyped                                                              ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                              ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                              ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                              ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                              ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                              ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                              ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                              ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                              ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                              ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                              ;
; L0_PH                         ; 0                             ; Untyped                                                              ;
; L1_PH                         ; 0                             ; Untyped                                                              ;
; G0_PH                         ; 0                             ; Untyped                                                              ;
; G1_PH                         ; 0                             ; Untyped                                                              ;
; G2_PH                         ; 0                             ; Untyped                                                              ;
; G3_PH                         ; 0                             ; Untyped                                                              ;
; E0_PH                         ; 0                             ; Untyped                                                              ;
; E1_PH                         ; 0                             ; Untyped                                                              ;
; E2_PH                         ; 0                             ; Untyped                                                              ;
; E3_PH                         ; 0                             ; Untyped                                                              ;
; M_PH                          ; 0                             ; Untyped                                                              ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                              ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                              ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                              ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                              ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                              ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                              ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                              ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                              ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                              ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                              ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                              ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                              ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                              ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                              ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                              ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                              ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                              ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                              ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                              ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                              ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                              ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                              ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                              ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                              ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                              ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                              ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                              ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                              ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                              ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                              ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                              ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                              ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                              ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                              ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                              ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                              ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                              ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                              ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                              ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                              ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                              ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                              ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                              ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                              ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                              ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                              ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                              ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                              ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                              ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                              ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                              ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                              ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                              ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                              ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                              ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                              ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                              ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                              ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                              ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                              ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                              ;
; CBXI_PARAMETER                ; Audio_Clock_altpll            ; Untyped                                                              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                              ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                              ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                              ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped                                                              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                              ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                       ;
+-------------------------------+-------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_interface:A1|avconf:AVC1 ;
+-----------------+-----------+-----------------------------------------------+
; Parameter Name  ; Value     ; Type                                          ;
+-----------------+-----------+-----------------------------------------------+
; USE_MIC_INPUT   ; 1         ; Signed Integer                                ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary                               ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary                               ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary                               ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary                               ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary                               ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                               ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                               ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                               ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                               ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                               ;
; CLK_Freq        ; 50000000  ; Signed Integer                                ;
; I2C_Freq        ; 20000     ; Signed Integer                                ;
; LUT_SIZE        ; 50        ; Signed Integer                                ;
; SET_LIN_L       ; 0         ; Signed Integer                                ;
; SET_LIN_R       ; 1         ; Signed Integer                                ;
; SET_HEAD_L      ; 2         ; Signed Integer                                ;
; SET_HEAD_R      ; 3         ; Signed Integer                                ;
; A_PATH_CTRL     ; 4         ; Signed Integer                                ;
; D_PATH_CTRL     ; 5         ; Signed Integer                                ;
; POWER_ON        ; 6         ; Signed Integer                                ;
; SET_FORMAT      ; 7         ; Signed Integer                                ;
; SAMPLE_CTRL     ; 8         ; Signed Integer                                ;
; SET_ACTIVE      ; 9         ; Signed Integer                                ;
; SET_VIDEO       ; 10        ; Signed Integer                                ;
+-----------------+-----------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: input_interface:I1|PS2_Controller:P1 ;
+------------------+-------+--------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                   ;
+------------------+-------+--------------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                         ;
+------------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                  ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                  ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                 ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                  ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                  ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                 ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                  ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                  ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                 ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                 ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                 ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                 ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                 ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                 ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                 ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                 ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_interface:D1|vga_display:V1|vga_adapter:VGA ;
+------------------+----------------+--------------------------------------------------------------+
; Parameter Name   ; Value          ; Type                                                         ;
+------------------+----------------+--------------------------------------------------------------+
; RESOLUTION       ; 640x480        ; String                                                       ;
; COLOR_DEPTH      ; 9              ; Signed Integer                                               ;
; nX               ; 10             ; Signed Integer                                               ;
; nY               ; 9              ; Signed Integer                                               ;
; Mn               ; 19             ; Signed Integer                                               ;
; COLS             ; 640            ; Signed Integer                                               ;
; ROWS             ; 480            ; Signed Integer                                               ;
; BACKGROUND_IMAGE ; ./MIF/grid.mif ; String                                                       ;
+------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_interface:D1|vga_display:V1|vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; nX             ; 10    ; Signed Integer                                                                                                       ;
; nY             ; 9     ; Signed Integer                                                                                                       ;
; Mn             ; 19    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_interface:D1|vga_display:V1|vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                     ;
; WIDTH_A                            ; 9                    ; Signed Integer                                              ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 9                    ; Signed Integer                                              ;
; WIDTHAD_B                          ; 19                   ; Signed Integer                                              ;
; NUMWORDS_B                         ; 307200               ; Signed Integer                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; ./MIF/grid.mif       ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_rlm1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_interface:D1|vga_display:V1|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                               ;
+-------------------------------+-------------------+------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                            ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                            ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                            ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                            ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                            ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                            ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                            ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                            ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                            ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                            ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                            ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                            ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                            ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                            ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                            ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                            ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                            ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                            ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                            ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                            ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                            ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                            ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                            ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                            ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                            ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                            ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                            ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                                            ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                                            ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                     ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                            ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                            ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                            ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                            ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                            ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                            ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                            ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                                            ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                                            ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                                                     ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                            ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                            ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                            ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                            ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                            ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                            ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                            ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                            ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                                            ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                            ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                            ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                            ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                            ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                            ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                            ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                            ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                            ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                            ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                            ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                            ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                            ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                            ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                            ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                                            ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                                            ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                            ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                            ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                            ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                            ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                            ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                            ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                            ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                            ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                            ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                            ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                            ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                            ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                            ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                            ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                            ;
; VCO_MIN                       ; 0                 ; Untyped                                                                            ;
; VCO_MAX                       ; 0                 ; Untyped                                                                            ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                            ;
; PFD_MIN                       ; 0                 ; Untyped                                                                            ;
; PFD_MAX                       ; 0                 ; Untyped                                                                            ;
; M_INITIAL                     ; 0                 ; Untyped                                                                            ;
; M                             ; 0                 ; Untyped                                                                            ;
; N                             ; 1                 ; Untyped                                                                            ;
; M2                            ; 1                 ; Untyped                                                                            ;
; N2                            ; 1                 ; Untyped                                                                            ;
; SS                            ; 1                 ; Untyped                                                                            ;
; C0_HIGH                       ; 0                 ; Untyped                                                                            ;
; C1_HIGH                       ; 0                 ; Untyped                                                                            ;
; C2_HIGH                       ; 0                 ; Untyped                                                                            ;
; C3_HIGH                       ; 0                 ; Untyped                                                                            ;
; C4_HIGH                       ; 0                 ; Untyped                                                                            ;
; C5_HIGH                       ; 0                 ; Untyped                                                                            ;
; C6_HIGH                       ; 0                 ; Untyped                                                                            ;
; C7_HIGH                       ; 0                 ; Untyped                                                                            ;
; C8_HIGH                       ; 0                 ; Untyped                                                                            ;
; C9_HIGH                       ; 0                 ; Untyped                                                                            ;
; C0_LOW                        ; 0                 ; Untyped                                                                            ;
; C1_LOW                        ; 0                 ; Untyped                                                                            ;
; C2_LOW                        ; 0                 ; Untyped                                                                            ;
; C3_LOW                        ; 0                 ; Untyped                                                                            ;
; C4_LOW                        ; 0                 ; Untyped                                                                            ;
; C5_LOW                        ; 0                 ; Untyped                                                                            ;
; C6_LOW                        ; 0                 ; Untyped                                                                            ;
; C7_LOW                        ; 0                 ; Untyped                                                                            ;
; C8_LOW                        ; 0                 ; Untyped                                                                            ;
; C9_LOW                        ; 0                 ; Untyped                                                                            ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                            ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                            ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                            ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                            ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                            ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                            ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                            ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                            ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                            ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                            ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                            ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                            ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                            ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                            ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                            ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                            ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                            ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                            ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                            ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                            ;
; C0_PH                         ; 0                 ; Untyped                                                                            ;
; C1_PH                         ; 0                 ; Untyped                                                                            ;
; C2_PH                         ; 0                 ; Untyped                                                                            ;
; C3_PH                         ; 0                 ; Untyped                                                                            ;
; C4_PH                         ; 0                 ; Untyped                                                                            ;
; C5_PH                         ; 0                 ; Untyped                                                                            ;
; C6_PH                         ; 0                 ; Untyped                                                                            ;
; C7_PH                         ; 0                 ; Untyped                                                                            ;
; C8_PH                         ; 0                 ; Untyped                                                                            ;
; C9_PH                         ; 0                 ; Untyped                                                                            ;
; L0_HIGH                       ; 1                 ; Untyped                                                                            ;
; L1_HIGH                       ; 1                 ; Untyped                                                                            ;
; G0_HIGH                       ; 1                 ; Untyped                                                                            ;
; G1_HIGH                       ; 1                 ; Untyped                                                                            ;
; G2_HIGH                       ; 1                 ; Untyped                                                                            ;
; G3_HIGH                       ; 1                 ; Untyped                                                                            ;
; E0_HIGH                       ; 1                 ; Untyped                                                                            ;
; E1_HIGH                       ; 1                 ; Untyped                                                                            ;
; E2_HIGH                       ; 1                 ; Untyped                                                                            ;
; E3_HIGH                       ; 1                 ; Untyped                                                                            ;
; L0_LOW                        ; 1                 ; Untyped                                                                            ;
; L1_LOW                        ; 1                 ; Untyped                                                                            ;
; G0_LOW                        ; 1                 ; Untyped                                                                            ;
; G1_LOW                        ; 1                 ; Untyped                                                                            ;
; G2_LOW                        ; 1                 ; Untyped                                                                            ;
; G3_LOW                        ; 1                 ; Untyped                                                                            ;
; E0_LOW                        ; 1                 ; Untyped                                                                            ;
; E1_LOW                        ; 1                 ; Untyped                                                                            ;
; E2_LOW                        ; 1                 ; Untyped                                                                            ;
; E3_LOW                        ; 1                 ; Untyped                                                                            ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                            ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                            ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                            ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                            ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                            ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                            ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                            ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                            ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                            ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                            ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                            ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                            ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                            ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                            ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                            ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                            ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                            ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                            ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                            ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                            ;
; L0_PH                         ; 0                 ; Untyped                                                                            ;
; L1_PH                         ; 0                 ; Untyped                                                                            ;
; G0_PH                         ; 0                 ; Untyped                                                                            ;
; G1_PH                         ; 0                 ; Untyped                                                                            ;
; G2_PH                         ; 0                 ; Untyped                                                                            ;
; G3_PH                         ; 0                 ; Untyped                                                                            ;
; E0_PH                         ; 0                 ; Untyped                                                                            ;
; E1_PH                         ; 0                 ; Untyped                                                                            ;
; E2_PH                         ; 0                 ; Untyped                                                                            ;
; E3_PH                         ; 0                 ; Untyped                                                                            ;
; M_PH                          ; 0                 ; Untyped                                                                            ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                            ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                            ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                            ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                            ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                            ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                            ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                            ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                            ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                            ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                            ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                            ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                            ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                            ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                            ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                            ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                            ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                            ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                            ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                            ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                            ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                            ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                            ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                            ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                            ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                            ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                            ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                            ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                            ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                            ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                            ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                            ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                            ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                            ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                            ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                            ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                            ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                            ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                            ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                            ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                            ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                            ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                            ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                                            ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                            ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                            ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                            ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                            ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                            ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                            ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                            ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                            ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                            ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                            ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                            ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                                                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                            ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                            ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                                                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                     ;
+-------------------------------+-------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_interface:D1|vga_display:V1|vga_adapter:VGA|vga_controller:controller ;
+--------------------+-------------+-----------------------------------------------------------------------------------------+
; Parameter Name     ; Value       ; Type                                                                                    ;
+--------------------+-------------+-----------------------------------------------------------------------------------------+
; RESOLUTION         ; 640x480     ; String                                                                                  ;
; COLOR_DEPTH        ; 9           ; Signed Integer                                                                          ;
; nX                 ; 10          ; Signed Integer                                                                          ;
; nY                 ; 9           ; Signed Integer                                                                          ;
; Mn                 ; 19          ; Signed Integer                                                                          ;
; COLS               ; 640         ; Signed Integer                                                                          ;
; ROWS               ; 480         ; Signed Integer                                                                          ;
; C_VERT_NUM_PIXELS  ; 00111100000 ; Unsigned Binary                                                                         ;
; C_VERT_SYNC_START  ; 00111101101 ; Unsigned Binary                                                                         ;
; C_VERT_SYNC_END    ; 00111101110 ; Unsigned Binary                                                                         ;
; C_VERT_TOTAL_COUNT ; 01000001101 ; Unsigned Binary                                                                         ;
; C_HORZ_NUM_PIXELS  ; 01010000000 ; Unsigned Binary                                                                         ;
; C_HORZ_SYNC_START  ; 01010010011 ; Unsigned Binary                                                                         ;
; C_HORZ_SYNC_END    ; 01011110010 ; Unsigned Binary                                                                         ;
; C_HORZ_TOTAL_COUNT ; 01100100000 ; Unsigned Binary                                                                         ;
; BITS_PER_RGB       ; 3           ; Signed Integer                                                                          ;
+--------------------+-------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display_interface:D1|vga_display:V1|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; nX             ; 10    ; Signed Integer                                                                                                                                 ;
; nY             ; 9     ; Signed Integer                                                                                                                                 ;
; Mn             ; 19    ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: input_interface:I1|loop_input:LOOP_IN|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_72m ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: input_interface:I1|loop_input:LOOP_IN|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                      ;
; LPM_WIDTHD             ; 4              ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: input_interface:I1|bpm_input:BPM_IN|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: input_interface:I1|bpm_input:BPM_IN|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_ebm ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: input_interface:I1|bpm_input:BPM_IN|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: input_interface:I1|bpm_input:BPM_IN|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: audio_interface:A1|BPM_counter:B1|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                  ;
; LPM_WIDTHD             ; 10             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_vcm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                       ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 25                                                                                                                         ;
; Entity Instance                           ; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom512x16:U1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2|rom512x16:U1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3|rom512x16:U1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4|rom512x16:U1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5|rom512x16:U1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6|rom512x16:U1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7|rom512x16:U1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8|rom512x16:U1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9|rom512x16:U1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10|rom512x16:U1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11|rom512x16:U1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12|rom512x16:U1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|rom256x12:U1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2|rom256x12:U1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3|rom256x12:U1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4|rom256x12:U1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5|rom256x12:U1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6|rom256x12:U1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7|rom256x12:U1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8|rom256x12:U1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9|rom256x12:U1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10|rom256x12:U1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11|rom256x12:U1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12|rom256x12:U1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; display_interface:D1|vga_display:V1|vga_adapter:VGA|altsyncram:VideoMemory                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                  ;
;     -- WIDTH_A                            ; 9                                                                                                                          ;
;     -- NUMWORDS_A                         ; 307200                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                               ;
;     -- WIDTH_B                            ; 9                                                                                                                          ;
;     -- NUMWORDS_B                         ; 307200                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                          ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                              ;
; Entity Instance            ; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                   ;
;     -- lpm_width           ; 32                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                             ;
; Entity Instance            ; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                   ;
;     -- lpm_width           ; 32                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                             ;
; Entity Instance            ; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                   ;
;     -- lpm_width           ; 32                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                             ;
; Entity Instance            ; audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                   ;
;     -- lpm_width           ; 32                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                                                             ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                              ;
+-------------------------------+-------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                     ;
+-------------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                         ;
; Entity Instance               ; audio_interface:A1|Audio_Controller:AC1|Audio_Clock:Audio_Clock|altpll:altpll_component   ;
;     -- OPERATION_MODE         ; NORMAL                                                                                    ;
;     -- PLL_TYPE               ; AUTO                                                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                         ;
; Entity Instance               ; display_interface:D1|vga_display:V1|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                    ;
;     -- PLL_TYPE               ; FAST                                                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                         ;
+-------------------------------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "display_interface:D1|vga_display:V1" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; Y[4] ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "input_interface:I1|PS2_Controller:P1"           ;
+-------------------------------+--------+----------+------------------------+
; Port                          ; Type   ; Severity ; Details                ;
+-------------------------------+--------+----------+------------------------+
; the_command                   ; Input  ; Info     ; Explicitly unconnected ;
; send_command                  ; Input  ; Info     ; Explicitly unconnected ;
; command_was_sent              ; Output ; Info     ; Explicitly unconnected ;
; error_communication_timed_out ; Output ; Info     ; Explicitly unconnected ;
+-------------------------------+--------+----------+------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|DAC_controller:DC1" ;
+--------------+--------+----------+--------------------------------+
; Port         ; Type   ; Severity ; Details                        ;
+--------------+--------+----------+--------------------------------+
; data_reg     ; Output ; Info     ; Explicitly unconnected         ;
; mode_i       ; Input  ; Info     ; Stuck at GND                   ;
; mode_reg     ; Output ; Info     ; Explicitly unconnected         ;
; writeToMem   ; Input  ; Info     ; Stuck at GND                   ;
; readFromMem  ; Input  ; Info     ; Stuck at GND                   ;
; i2cSpeed[1]  ; Input  ; Info     ; Stuck at GND                   ;
; i2cSpeed[0]  ; Input  ; Info     ; Stuck at VCC                   ;
; A0           ; Input  ; Info     ; Stuck at GND                   ;
; clk_2x100kHz ; Input  ; Info     ; Explicitly unconnected         ;
; clk_2x1_7MHz ; Input  ; Info     ; Explicitly unconnected         ;
; clk_2x3_4MHz ; Input  ; Info     ; Explicitly unconnected         ;
+--------------+--------+----------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|avconf:AVC1|I2C_Controller:u0"                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|Audio_Controller:AC1|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+----------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                        ;
+--------+--------+----------+----------------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                         ;
; locked ; Output ; Info     ; Explicitly unconnected                                         ;
+--------+--------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"                        ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"                   ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|Audio_Controller:AC1" ;
+------------------------+--------+----------+------------------------+
; Port                   ; Type   ; Severity ; Details                ;
+------------------------+--------+----------+------------------------+
; clear_audio_in_memory  ; Input  ; Info     ; Explicitly unconnected ;
; read_audio_in          ; Input  ; Info     ; Explicitly unconnected ;
; clear_audio_out_memory ; Input  ; Info     ; Explicitly unconnected ;
; AUD_ADCDAT             ; Input  ; Info     ; Explicitly unconnected ;
; audio_in_available     ; Output ; Info     ; Explicitly unconnected ;
; left_channel_audio_in  ; Output ; Info     ; Explicitly unconnected ;
; right_channel_audio_in ; Output ; Info     ; Explicitly unconnected ;
+------------------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W12" ;
+-------------------------+-------+----------+--------------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                      ;
+-------------------------+-------+----------+--------------------------------------------------------------+
; phase_increment[8..7]   ; Input ; Info     ; Stuck at VCC                                                 ;
; phase_increment[5..3]   ; Input ; Info     ; Stuck at VCC                                                 ;
; phase_increment[31..16] ; Input ; Info     ; Stuck at GND                                                 ;
; phase_increment[12..11] ; Input ; Info     ; Stuck at GND                                                 ;
; phase_increment[2..0]   ; Input ; Info     ; Stuck at GND                                                 ;
; phase_increment[15]     ; Input ; Info     ; Stuck at VCC                                                 ;
; phase_increment[14]     ; Input ; Info     ; Stuck at GND                                                 ;
; phase_increment[13]     ; Input ; Info     ; Stuck at VCC                                                 ;
; phase_increment[10]     ; Input ; Info     ; Stuck at VCC                                                 ;
; phase_increment[9]      ; Input ; Info     ; Stuck at GND                                                 ;
; phase_increment[6]      ; Input ; Info     ; Stuck at GND                                                 ;
+-------------------------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W11" ;
+-------------------------+-------+----------+--------------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                      ;
+-------------------------+-------+----------+--------------------------------------------------------------+
; phase_increment[12..10] ; Input ; Info     ; Stuck at VCC                                                 ;
; phase_increment[6..5]   ; Input ; Info     ; Stuck at VCC                                                 ;
; phase_increment[1..0]   ; Input ; Info     ; Stuck at VCC                                                 ;
; phase_increment[31..16] ; Input ; Info     ; Stuck at GND                                                 ;
; phase_increment[14..13] ; Input ; Info     ; Stuck at GND                                                 ;
; phase_increment[9..7]   ; Input ; Info     ; Stuck at GND                                                 ;
; phase_increment[15]     ; Input ; Info     ; Stuck at VCC                                                 ;
; phase_increment[4]      ; Input ; Info     ; Stuck at GND                                                 ;
; phase_increment[3]      ; Input ; Info     ; Stuck at VCC                                                 ;
; phase_increment[2]      ; Input ; Info     ; Stuck at GND                                                 ;
+-------------------------+-------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W10" ;
+-------------------------+-------+----------+--------------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                      ;
+-------------------------+-------+----------+--------------------------------------------------------------+
; phase_increment[9..7]   ; Input ; Info     ; Stuck at VCC                                                 ;
; phase_increment[31..16] ; Input ; Info     ; Stuck at GND                                                 ;
; phase_increment[14..13] ; Input ; Info     ; Stuck at GND                                                 ;
; phase_increment[11..10] ; Input ; Info     ; Stuck at GND                                                 ;
; phase_increment[4..3]   ; Input ; Info     ; Stuck at GND                                                 ;
; phase_increment[1..0]   ; Input ; Info     ; Stuck at GND                                                 ;
; phase_increment[15]     ; Input ; Info     ; Stuck at VCC                                                 ;
; phase_increment[12]     ; Input ; Info     ; Stuck at VCC                                                 ;
; phase_increment[6]      ; Input ; Info     ; Stuck at GND                                                 ;
; phase_increment[5]      ; Input ; Info     ; Stuck at VCC                                                 ;
; phase_increment[2]      ; Input ; Info     ; Stuck at VCC                                                 ;
+-------------------------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W9" ;
+-------------------------+-------+----------+-------------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                     ;
+-------------------------+-------+----------+-------------------------------------------------------------+
; phase_increment[9..8]   ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[4..3]   ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[31..16] ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[14..12] ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[15]     ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[11]     ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[10]     ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[7]      ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[6]      ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[5]      ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[2]      ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[1]      ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[0]      ; Input ; Info     ; Stuck at GND                                                ;
+-------------------------+-------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W8" ;
+-------------------------+-------+----------+-------------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                     ;
+-------------------------+-------+----------+-------------------------------------------------------------+
; phase_increment[9..7]   ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[31..16] ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[14..10] ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[6..4]   ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[2..1]   ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[15]     ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[3]      ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[0]      ; Input ; Info     ; Stuck at VCC                                                ;
+-------------------------+-------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W7" ;
+-------------------------+-------+----------+-------------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                     ;
+-------------------------+-------+----------+-------------------------------------------------------------+
; phase_increment[14..10] ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[2..1]   ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[31..15] ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[9..6]   ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[4..3]   ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[5]      ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[0]      ; Input ; Info     ; Stuck at GND                                                ;
+-------------------------+-------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W6" ;
+-------------------------+-------+----------+-------------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                     ;
+-------------------------+-------+----------+-------------------------------------------------------------+
; phase_increment[14..12] ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[3..0]   ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[31..15] ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[7..6]   ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[11]     ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[10]     ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[9]      ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[8]      ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[5]      ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[4]      ; Input ; Info     ; Stuck at GND                                                ;
+-------------------------+-------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W5" ;
+-------------------------+-------+----------+-------------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                     ;
+-------------------------+-------+----------+-------------------------------------------------------------+
; phase_increment[14..13] ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[11..9]  ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[4..3]   ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[1..0]   ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[31..15] ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[6..5]   ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[12]     ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[8]      ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[7]      ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[2]      ; Input ; Info     ; Stuck at GND                                                ;
+-------------------------+-------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W4" ;
+-------------------------+-------+----------+-------------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                     ;
+-------------------------+-------+----------+-------------------------------------------------------------+
; phase_increment[14..13] ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[6..5]   ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[2..1]   ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[31..15] ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[10..7]  ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[4..3]   ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[12]     ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[11]     ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[0]      ; Input ; Info     ; Stuck at GND                                                ;
+-------------------------+-------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W3" ;
+-------------------------+-------+----------+-------------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                     ;
+-------------------------+-------+----------+-------------------------------------------------------------+
; phase_increment[14..13] ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[31..15] ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[12..10] ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[6..4]   ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[2..1]   ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[9]      ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[8]      ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[7]      ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[3]      ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[0]      ; Input ; Info     ; Stuck at VCC                                                ;
+-------------------------+-------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W2" ;
+-------------------------+-------+----------+-------------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                     ;
+-------------------------+-------+----------+-------------------------------------------------------------+
; phase_increment[12..10] ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[31..15] ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[7..2]   ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[14]     ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[13]     ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[9]      ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[8]      ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[1]      ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[0]      ; Input ; Info     ; Stuck at GND                                                ;
+-------------------------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; phase_angle[23..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1" ;
+-------------------------+-------+----------+-------------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                     ;
+-------------------------+-------+----------+-------------------------------------------------------------+
; phase_increment[10..6]  ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[31..15] ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[5..4]   ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[14]     ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[13]     ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[12]     ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[11]     ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[3]      ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[2]      ; Input ; Info     ; Stuck at GND                                                ;
; phase_increment[1]      ; Input ; Info     ; Stuck at VCC                                                ;
; phase_increment[0]      ; Input ; Info     ; Stuck at GND                                                ;
+-------------------------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W12" ;
+-------------------------+-------+----------+------------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                    ;
+-------------------------+-------+----------+------------------------------------------------------------+
; phase_increment[8..7]   ; Input ; Info     ; Stuck at VCC                                               ;
; phase_increment[5..3]   ; Input ; Info     ; Stuck at VCC                                               ;
; phase_increment[31..16] ; Input ; Info     ; Stuck at GND                                               ;
; phase_increment[12..11] ; Input ; Info     ; Stuck at GND                                               ;
; phase_increment[2..0]   ; Input ; Info     ; Stuck at GND                                               ;
; phase_increment[15]     ; Input ; Info     ; Stuck at VCC                                               ;
; phase_increment[14]     ; Input ; Info     ; Stuck at GND                                               ;
; phase_increment[13]     ; Input ; Info     ; Stuck at VCC                                               ;
; phase_increment[10]     ; Input ; Info     ; Stuck at VCC                                               ;
; phase_increment[9]      ; Input ; Info     ; Stuck at GND                                               ;
; phase_increment[6]      ; Input ; Info     ; Stuck at GND                                               ;
+-------------------------+-------+----------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W11" ;
+-------------------------+-------+----------+------------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                    ;
+-------------------------+-------+----------+------------------------------------------------------------+
; phase_increment[12..10] ; Input ; Info     ; Stuck at VCC                                               ;
; phase_increment[6..5]   ; Input ; Info     ; Stuck at VCC                                               ;
; phase_increment[1..0]   ; Input ; Info     ; Stuck at VCC                                               ;
; phase_increment[31..16] ; Input ; Info     ; Stuck at GND                                               ;
; phase_increment[14..13] ; Input ; Info     ; Stuck at GND                                               ;
; phase_increment[9..7]   ; Input ; Info     ; Stuck at GND                                               ;
; phase_increment[15]     ; Input ; Info     ; Stuck at VCC                                               ;
; phase_increment[4]      ; Input ; Info     ; Stuck at GND                                               ;
; phase_increment[3]      ; Input ; Info     ; Stuck at VCC                                               ;
; phase_increment[2]      ; Input ; Info     ; Stuck at GND                                               ;
+-------------------------+-------+----------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W10" ;
+-------------------------+-------+----------+------------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                    ;
+-------------------------+-------+----------+------------------------------------------------------------+
; phase_increment[9..7]   ; Input ; Info     ; Stuck at VCC                                               ;
; phase_increment[31..16] ; Input ; Info     ; Stuck at GND                                               ;
; phase_increment[14..13] ; Input ; Info     ; Stuck at GND                                               ;
; phase_increment[11..10] ; Input ; Info     ; Stuck at GND                                               ;
; phase_increment[4..3]   ; Input ; Info     ; Stuck at GND                                               ;
; phase_increment[1..0]   ; Input ; Info     ; Stuck at GND                                               ;
; phase_increment[15]     ; Input ; Info     ; Stuck at VCC                                               ;
; phase_increment[12]     ; Input ; Info     ; Stuck at VCC                                               ;
; phase_increment[6]      ; Input ; Info     ; Stuck at GND                                               ;
; phase_increment[5]      ; Input ; Info     ; Stuck at VCC                                               ;
; phase_increment[2]      ; Input ; Info     ; Stuck at VCC                                               ;
+-------------------------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W9" ;
+-------------------------+-------+----------+-----------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                   ;
+-------------------------+-------+----------+-----------------------------------------------------------+
; phase_increment[9..8]   ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[4..3]   ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[31..16] ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[14..12] ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[15]     ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[11]     ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[10]     ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[7]      ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[6]      ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[5]      ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[2]      ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[1]      ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[0]      ; Input ; Info     ; Stuck at GND                                              ;
+-------------------------+-------+----------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W8" ;
+-------------------------+-------+----------+-----------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                   ;
+-------------------------+-------+----------+-----------------------------------------------------------+
; phase_increment[9..7]   ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[31..16] ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[14..10] ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[6..4]   ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[2..1]   ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[15]     ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[3]      ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[0]      ; Input ; Info     ; Stuck at VCC                                              ;
+-------------------------+-------+----------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W7" ;
+-------------------------+-------+----------+-----------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                   ;
+-------------------------+-------+----------+-----------------------------------------------------------+
; phase_increment[14..10] ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[2..1]   ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[31..15] ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[9..6]   ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[4..3]   ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[5]      ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[0]      ; Input ; Info     ; Stuck at GND                                              ;
+-------------------------+-------+----------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W6" ;
+-------------------------+-------+----------+-----------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                   ;
+-------------------------+-------+----------+-----------------------------------------------------------+
; phase_increment[14..12] ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[3..0]   ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[31..15] ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[7..6]   ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[11]     ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[10]     ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[9]      ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[8]      ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[5]      ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[4]      ; Input ; Info     ; Stuck at GND                                              ;
+-------------------------+-------+----------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W5" ;
+-------------------------+-------+----------+-----------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                   ;
+-------------------------+-------+----------+-----------------------------------------------------------+
; phase_increment[14..13] ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[11..9]  ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[4..3]   ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[1..0]   ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[31..15] ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[6..5]   ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[12]     ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[8]      ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[7]      ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[2]      ; Input ; Info     ; Stuck at GND                                              ;
+-------------------------+-------+----------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W4" ;
+-------------------------+-------+----------+-----------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                   ;
+-------------------------+-------+----------+-----------------------------------------------------------+
; phase_increment[14..13] ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[6..5]   ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[2..1]   ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[31..15] ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[10..7]  ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[4..3]   ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[12]     ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[11]     ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[0]      ; Input ; Info     ; Stuck at GND                                              ;
+-------------------------+-------+----------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W3" ;
+-------------------------+-------+----------+-----------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                   ;
+-------------------------+-------+----------+-----------------------------------------------------------+
; phase_increment[14..13] ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[31..15] ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[12..10] ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[6..4]   ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[2..1]   ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[9]      ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[8]      ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[7]      ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[3]      ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[0]      ; Input ; Info     ; Stuck at VCC                                              ;
+-------------------------+-------+----------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W2" ;
+-------------------------+-------+----------+-----------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                   ;
+-------------------------+-------+----------+-----------------------------------------------------------+
; phase_increment[12..10] ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[31..15] ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[7..2]   ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[14]     ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[13]     ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[9]      ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[8]      ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[1]      ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[0]      ; Input ; Info     ; Stuck at GND                                              ;
+-------------------------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; phase_angle[22..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1" ;
+-------------------------+-------+----------+-----------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                   ;
+-------------------------+-------+----------+-----------------------------------------------------------+
; phase_increment[10..6]  ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[31..15] ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[5..4]   ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[14]     ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[13]     ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[12]     ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[11]     ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[3]      ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[2]      ; Input ; Info     ; Stuck at GND                                              ;
; phase_increment[1]      ; Input ; Info     ; Stuck at VCC                                              ;
; phase_increment[0]      ; Input ; Info     ; Stuck at GND                                              ;
+-------------------------+-------+----------+-----------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1182                        ;
;     CLR               ; 587                         ;
;     CLR SCLR          ; 70                          ;
;     CLR SLD           ; 21                          ;
;     ENA               ; 87                          ;
;     ENA CLR           ; 75                          ;
;     ENA CLR SCLR      ; 22                          ;
;     ENA CLR SLD       ; 5                           ;
;     ENA SCLR          ; 137                         ;
;     SCLR              ; 118                         ;
;     SCLR SLD          ; 1                           ;
;     plain             ; 59                          ;
; arriav_io_obuf        ; 8                           ;
; arriav_lcell_comb     ; 3423                        ;
;     arith             ; 1482                        ;
;         0 data inputs ; 95                          ;
;         1 data inputs ; 639                         ;
;         2 data inputs ; 101                         ;
;         3 data inputs ; 133                         ;
;         4 data inputs ; 357                         ;
;         5 data inputs ; 157                         ;
;     extend            ; 6                           ;
;         7 data inputs ; 6                           ;
;     normal            ; 1854                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 40                          ;
;         2 data inputs ; 306                         ;
;         3 data inputs ; 417                         ;
;         4 data inputs ; 387                         ;
;         5 data inputs ; 253                         ;
;         6 data inputs ; 449                         ;
;     shared            ; 81                          ;
;         0 data inputs ; 11                          ;
;         1 data inputs ; 34                          ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 10                          ;
;         4 data inputs ; 6                           ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 98                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 742                         ;
;                       ;                             ;
; Max LUT depth         ; 76.20                       ;
; Average LUT depth     ; 15.55                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Wed Nov 19 20:10:17 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off step_sequencer -c step_sequencer
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file modules/rom/rom512x16.v
    Info (12023): Found entity 1: rom512x16 File: D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom512x16.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_display.v
    Info (12023): Found entity 1: vga_display File: D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_controller.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file modules/vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file modules/ps2_controller/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: D:/GitHub/ECE241-Project/step_sequencer/modules/ps2_controller/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file modules/ps2_controller/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: D:/GitHub/ECE241-Project/step_sequencer/modules/ps2_controller/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file modules/ps2_controller/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: D:/GitHub/ECE241-Project/step_sequencer/modules/ps2_controller/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file modules/input_controllers/sevenseg.v
    Info (12023): Found entity 1: sevenseg File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/sevenseg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/input_controllers/move_input.v
    Info (12023): Found entity 1: move_input File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/move_input.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/input_controllers/loop_input.v
    Info (12023): Found entity 1: loop_input File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/input_controllers/bpm_input.v
    Info (12023): Found entity 1: bpm_input File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file modules/dac_controller/dac_controller.v
    Info (12023): Found entity 1: DAC_controller File: D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v Line: 18
    Info (12023): Found entity 2: clkGen50MHz_781kHz File: D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v Line: 285
Info (12021): Found 1 design units, including 1 entities, in source file modules/avconf/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/I2C_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file modules/avconf/avconf.v
    Info (12023): Found entity 1: avconf File: D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/audio_generators/loop_counter.v
    Info (12023): Found entity 1: loop_counter File: D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/loop_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/audio_generators/bpm_counter.v
    Info (12023): Found entity 1: BPM_counter File: D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/BPM_counter.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file modules/audio_generators/audio_generator_16b_signed.v
    Info (12023): Found entity 1: audio_generator_16b_signed File: D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v Line: 1
    Info (12023): Found entity 2: waveform_generator_16b File: D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v Line: 48
    Info (12023): Found entity 3: numerically_controlled_oscillator_16b File: D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v Line: 60
Info (12021): Found 3 design units, including 3 entities, in source file modules/audio_generators/audio_generator_12b_unsigned.v
    Info (12023): Found entity 1: audio_generator_12b_unsigned File: D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v Line: 1
    Info (12023): Found entity 2: waveform_generator_12b File: D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v Line: 48
    Info (12023): Found entity 3: numerically_controlled_oscillator_12b File: D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file modules/audio_controller/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file modules/audio_controller/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: D:/GitHub/ECE241-Project/step_sequencer/modules/audio_controller/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file step_sequencer.v
    Info (12023): Found entity 1: step_sequencer File: D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file input_interface.v
    Info (12023): Found entity 1: input_interface File: D:/GitHub/ECE241-Project/step_sequencer/input_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display_interface.v
    Info (12023): Found entity 1: display_interface File: D:/GitHub/ECE241-Project/step_sequencer/display_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio_interface.v
    Info (12023): Found entity 1: audio_interface File: D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules/rom/rom256x12.v
    Info (12023): Found entity 1: rom256x12 File: D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom256x12.v Line: 40
Info (12127): Elaborating entity "step_sequencer" for the top level hierarchy
Info (12128): Elaborating entity "audio_interface" for hierarchy "audio_interface:A1" File: D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v Line: 86
Info (12128): Elaborating entity "BPM_counter" for hierarchy "audio_interface:A1|BPM_counter:B1" File: D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v Line: 92
Info (12128): Elaborating entity "loop_counter" for hierarchy "audio_interface:A1|loop_counter:L1" File: D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v Line: 101
Warning (10230): Verilog HDL assignment warning at loop_counter.v(81): truncated value with size 32 to match size of target (12) File: D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/loop_counter.v Line: 81
Info (12128): Elaborating entity "audio_generator_16b_signed" for hierarchy "audio_interface:A1|audio_generator_16b_signed:A1" File: D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v Line: 108
Warning (10230): Verilog HDL assignment warning at audio_generator_16b_signed.v(43): truncated value with size 32 to match size of target (16) File: D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v Line: 43
Info (12128): Elaborating entity "waveform_generator_16b" for hierarchy "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1" File: D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v Line: 21
Info (12128): Elaborating entity "numerically_controlled_oscillator_16b" for hierarchy "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|numerically_controlled_oscillator_16b:N1" File: D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v Line: 54
Info (12128): Elaborating entity "rom512x16" for hierarchy "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom512x16:U1" File: D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_16b_signed.v Line: 57
Info (12128): Elaborating entity "altsyncram" for hierarchy "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom512x16:U1|altsyncram:altsyncram_component" File: D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom512x16.v Line: 82
Info (12130): Elaborated megafunction instantiation "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom512x16:U1|altsyncram:altsyncram_component" File: D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom512x16.v Line: 82
Info (12133): Instantiated megafunction "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom512x16:U1|altsyncram:altsyncram_component" with the following parameter: File: D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom512x16.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sine512.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n4g1.tdf
    Info (12023): Found entity 1: altsyncram_n4g1 File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n4g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_n4g1" for hierarchy "audio_interface:A1|audio_generator_16b_signed:A1|waveform_generator_16b:W1|rom512x16:U1|altsyncram:altsyncram_component|altsyncram_n4g1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "audio_generator_12b_unsigned" for hierarchy "audio_interface:A1|audio_generator_12b_unsigned:A2" File: D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v Line: 115
Warning (10230): Verilog HDL assignment warning at audio_generator_12b_unsigned.v(43): truncated value with size 32 to match size of target (12) File: D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v Line: 43
Info (12128): Elaborating entity "waveform_generator_12b" for hierarchy "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1" File: D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v Line: 21
Info (12128): Elaborating entity "numerically_controlled_oscillator_12b" for hierarchy "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|numerically_controlled_oscillator_12b:N1" File: D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v Line: 54
Info (12128): Elaborating entity "rom256x12" for hierarchy "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|rom256x12:U1" File: D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/audio_generator_12b_unsigned.v Line: 57
Info (12128): Elaborating entity "altsyncram" for hierarchy "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|rom256x12:U1|altsyncram:altsyncram_component" File: D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom256x12.v Line: 82
Info (12130): Elaborated megafunction instantiation "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|rom256x12:U1|altsyncram:altsyncram_component" File: D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom256x12.v Line: 82
Info (12133): Instantiated megafunction "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|rom256x12:U1|altsyncram:altsyncram_component" with the following parameter: File: D:/GitHub/ECE241-Project/step_sequencer/modules/rom/rom256x12.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sine256.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s4g1.tdf
    Info (12023): Found entity 1: altsyncram_s4g1 File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_s4g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_s4g1" for hierarchy "audio_interface:A1|audio_generator_12b_unsigned:A2|waveform_generator_12b:W1|rom256x12:U1|altsyncram:altsyncram_component|altsyncram_s4g1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "audio_interface:A1|Audio_Controller:AC1" File: D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v Line: 146
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: D:/GitHub/ECE241-Project/step_sequencer/db/scfifo_7ba1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: D:/GitHub/ECE241-Project/step_sequencer/db/cmpr_6l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: D:/GitHub/ECE241-Project/step_sequencer/db/cntr_h2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: D:/GitHub/ECE241-Project/step_sequencer/db/cntr_u27.tdf Line: 26
Info (12128): Elaborating entity "cntr_u27" for hierarchy "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: D:/GitHub/ECE241-Project/step_sequencer/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: D:/GitHub/ECE241-Project/step_sequencer/db/a_dpfifo_q2a1.tdf Line: 59
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "audio_interface:A1|Audio_Controller:AC1|Audio_Clock:Audio_Clock" File: D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "audio_interface:A1|Audio_Controller:AC1|Audio_Clock:Audio_Clock|altpll:altpll_component" File: D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "audio_interface:A1|Audio_Controller:AC1|Audio_Clock:Audio_Clock|altpll:altpll_component" File: D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "audio_interface:A1|Audio_Controller:AC1|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: D:/GitHub/ECE241-Project/step_sequencer/modules/Audio_Controller/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v
    Info (12023): Found entity 1: Audio_Clock_altpll File: D:/GitHub/ECE241-Project/step_sequencer/db/audio_clock_altpll.v Line: 30
Info (12128): Elaborating entity "Audio_Clock_altpll" for hierarchy "audio_interface:A1|Audio_Controller:AC1|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "avconf" for hierarchy "audio_interface:A1|avconf:AVC1" File: D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v Line: 153
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v Line: 119
Warning (10230): Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16) File: D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v Line: 137
Warning (10270): Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item File: D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v Line: 131
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "audio_interface:A1|avconf:AVC1|I2C_Controller:u0" File: D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1) File: D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/I2C_Controller.v Line: 79
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6) File: D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/I2C_Controller.v Line: 91
Info (12128): Elaborating entity "clkGen50MHz_781kHz" for hierarchy "audio_interface:A1|clkGen50MHz_781kHz:CG1" File: D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v Line: 160
Info (12128): Elaborating entity "DAC_controller" for hierarchy "audio_interface:A1|DAC_controller:DC1" File: D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v Line: 194
Warning (10858): Verilog HDL warning at DAC_controller.v(87): object SCL_d used but never assigned File: D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v Line: 87
Warning (10036): Verilog HDL or VHDL warning at DAC_controller.v(103): object "stopCondition" assigned a value but never read File: D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v Line: 103
Warning (10036): Verilog HDL or VHDL warning at DAC_controller.v(104): object "startCondition" assigned a value but never read File: D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v Line: 104
Warning (10036): Verilog HDL or VHDL warning at DAC_controller.v(122): object "inUPDATE" assigned a value but never read File: D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v Line: 122
Info (10264): Verilog HDL Case Statement information at DAC_controller.v(178): all case item expressions in this case statement are onehot File: D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v Line: 178
Info (10264): Verilog HDL Case Statement information at DAC_controller.v(188): all case item expressions in this case statement are onehot File: D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v Line: 188
Info (10264): Verilog HDL Case Statement information at DAC_controller.v(200): all case item expressions in this case statement are onehot File: D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v Line: 200
Info (10264): Verilog HDL Case Statement information at DAC_controller.v(206): all case item expressions in this case statement are onehot File: D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v Line: 206
Warning (10230): Verilog HDL assignment warning at DAC_controller.v(233): truncated value with size 9 to match size of target (8) File: D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v Line: 233
Warning (10030): Net "SCL_d" at DAC_controller.v(87) has no driver or initial value, using a default initial value '0' File: D:/GitHub/ECE241-Project/step_sequencer/modules/dac_controller/DAC_controller.v Line: 87
Info (12128): Elaborating entity "input_interface" for hierarchy "input_interface:I1" File: D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v Line: 112
Info (10264): Verilog HDL Case Statement information at input_interface.v(231): all case item expressions in this case statement are onehot File: D:/GitHub/ECE241-Project/step_sequencer/input_interface.v Line: 231
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "input_interface:I1|PS2_Controller:P1" File: D:/GitHub/ECE241-Project/step_sequencer/input_interface.v Line: 162
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Data_In:PS2_Data_In" File: D:/GitHub/ECE241-Project/step_sequencer/modules/PS2_controller/PS2_Controller.v Line: 246
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "input_interface:I1|PS2_Controller:P1|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: D:/GitHub/ECE241-Project/step_sequencer/modules/PS2_controller/PS2_Controller.v Line: 266
Info (12128): Elaborating entity "loop_input" for hierarchy "input_interface:I1|loop_input:LOOP_IN" File: D:/GitHub/ECE241-Project/step_sequencer/input_interface.v Line: 174
Warning (10230): Verilog HDL assignment warning at loop_input.v(108): truncated value with size 32 to match size of target (7) File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v Line: 108
Warning (10230): Verilog HDL assignment warning at loop_input.v(126): truncated value with size 32 to match size of target (7) File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v Line: 126
Warning (10230): Verilog HDL assignment warning at loop_input.v(139): truncated value with size 32 to match size of target (7) File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v Line: 139
Warning (10230): Verilog HDL assignment warning at loop_input.v(179): truncated value with size 32 to match size of target (7) File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v Line: 179
Warning (10230): Verilog HDL assignment warning at loop_input.v(181): truncated value with size 32 to match size of target (4) File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v Line: 181
Warning (10230): Verilog HDL assignment warning at loop_input.v(182): truncated value with size 32 to match size of target (4) File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v Line: 182
Info (12128): Elaborating entity "sevenseg" for hierarchy "input_interface:I1|loop_input:LOOP_IN|sevenseg:S0" File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v Line: 183
Info (12128): Elaborating entity "bpm_input" for hierarchy "input_interface:I1|bpm_input:BPM_IN" File: D:/GitHub/ECE241-Project/step_sequencer/input_interface.v Line: 187
Warning (10230): Verilog HDL assignment warning at bpm_input.v(118): truncated value with size 32 to match size of target (10) File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v Line: 118
Warning (10230): Verilog HDL assignment warning at bpm_input.v(138): truncated value with size 32 to match size of target (10) File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v Line: 138
Warning (10230): Verilog HDL assignment warning at bpm_input.v(158): truncated value with size 32 to match size of target (10) File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v Line: 158
Warning (10230): Verilog HDL assignment warning at bpm_input.v(172): truncated value with size 32 to match size of target (10) File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v Line: 172
Warning (10230): Verilog HDL assignment warning at bpm_input.v(211): truncated value with size 32 to match size of target (10) File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v Line: 211
Warning (10230): Verilog HDL assignment warning at bpm_input.v(213): truncated value with size 32 to match size of target (4) File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v Line: 213
Warning (10230): Verilog HDL assignment warning at bpm_input.v(214): truncated value with size 32 to match size of target (4) File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v Line: 214
Warning (10230): Verilog HDL assignment warning at bpm_input.v(215): truncated value with size 32 to match size of target (4) File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v Line: 215
Info (12128): Elaborating entity "move_input" for hierarchy "input_interface:I1|move_input:MOVE_IN" File: D:/GitHub/ECE241-Project/step_sequencer/input_interface.v Line: 198
Info (12128): Elaborating entity "display_interface" for hierarchy "display_interface:D1" File: D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v Line: 132
Warning (10230): Verilog HDL assignment warning at display_interface.v(48): truncated value with size 32 to match size of target (10) File: D:/GitHub/ECE241-Project/step_sequencer/display_interface.v Line: 48
Warning (10230): Verilog HDL assignment warning at display_interface.v(49): truncated value with size 32 to match size of target (9) File: D:/GitHub/ECE241-Project/step_sequencer/display_interface.v Line: 49
Warning (10230): Verilog HDL assignment warning at display_interface.v(110): truncated value with size 32 to match size of target (4) File: D:/GitHub/ECE241-Project/step_sequencer/display_interface.v Line: 110
Warning (10230): Verilog HDL assignment warning at display_interface.v(111): truncated value with size 32 to match size of target (4) File: D:/GitHub/ECE241-Project/step_sequencer/display_interface.v Line: 111
Warning (10230): Verilog HDL assignment warning at display_interface.v(112): truncated value with size 32 to match size of target (4) File: D:/GitHub/ECE241-Project/step_sequencer/display_interface.v Line: 112
Warning (10230): Verilog HDL assignment warning at display_interface.v(113): truncated value with size 32 to match size of target (4) File: D:/GitHub/ECE241-Project/step_sequencer/display_interface.v Line: 113
Info (10264): Verilog HDL Case Statement information at display_interface.v(109): all case item expressions in this case statement are onehot File: D:/GitHub/ECE241-Project/step_sequencer/display_interface.v Line: 109
Warning (10240): Verilog HDL Always Construct warning at display_interface.v(120): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: D:/GitHub/ECE241-Project/step_sequencer/display_interface.v Line: 120
Warning (10230): Verilog HDL assignment warning at display_interface.v(174): truncated value with size 32 to match size of target (4) File: D:/GitHub/ECE241-Project/step_sequencer/display_interface.v Line: 174
Info (12128): Elaborating entity "vga_display" for hierarchy "display_interface:D1|vga_display:V1" File: D:/GitHub/ECE241-Project/step_sequencer/display_interface.v Line: 200
Warning (10230): Verilog HDL assignment warning at vga_display.v(111): truncated value with size 32 to match size of target (5) File: D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_display.v Line: 111
Warning (10230): Verilog HDL assignment warning at vga_display.v(115): truncated value with size 32 to match size of target (5) File: D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_display.v Line: 115
Info (12128): Elaborating entity "vga_adapter" for hierarchy "display_interface:D1|vga_display:V1|vga_adapter:VGA" File: D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_display.v Line: 141
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "display_interface:D1|vga_display:V1|vga_adapter:VGA|vga_address_translator:user_input_translator" File: D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v Line: 128
Info (12128): Elaborating entity "altsyncram" for hierarchy "display_interface:D1|vga_display:V1|vga_adapter:VGA|altsyncram:VideoMemory" File: D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v Line: 151
Info (12130): Elaborated megafunction instantiation "display_interface:D1|vga_display:V1|vga_adapter:VGA|altsyncram:VideoMemory" File: D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v Line: 151
Info (12133): Instantiated megafunction "display_interface:D1|vga_display:V1|vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v Line: 151
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_b" = "9"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "widthad_b" = "19"
    Info (12134): Parameter "numwords_b" = "307200"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "init_file" = "./MIF/grid.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rlm1.tdf
    Info (12023): Found entity 1: altsyncram_rlm1 File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_rlm1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_rlm1" for hierarchy "display_interface:D1|vga_display:V1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_rlm1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3na.tdf
    Info (12023): Found entity 1: decode_3na File: D:/GitHub/ECE241-Project/step_sequencer/db/decode_3na.tdf Line: 23
Info (12128): Elaborating entity "decode_3na" for hierarchy "display_interface:D1|vga_display:V1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_rlm1:auto_generated|decode_3na:decode2" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_rlm1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf
    Info (12023): Found entity 1: decode_s2a File: D:/GitHub/ECE241-Project/step_sequencer/db/decode_s2a.tdf Line: 23
Info (12128): Elaborating entity "decode_s2a" for hierarchy "display_interface:D1|vga_display:V1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_rlm1:auto_generated|decode_s2a:rden_decode_b" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_rlm1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_khb.tdf
    Info (12023): Found entity 1: mux_khb File: D:/GitHub/ECE241-Project/step_sequencer/db/mux_khb.tdf Line: 23
Info (12128): Elaborating entity "mux_khb" for hierarchy "display_interface:D1|vga_display:V1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_rlm1:auto_generated|mux_khb:mux3" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_rlm1.tdf Line: 50
Info (12128): Elaborating entity "vga_pll" for hierarchy "display_interface:D1|vga_display:V1|vga_adapter:VGA|vga_pll:mypll" File: D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v Line: 173
Info (12128): Elaborating entity "altpll" for hierarchy "display_interface:D1|vga_display:V1|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "display_interface:D1|vga_display:V1|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "display_interface:D1|vga_display:V1|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: D:/GitHub/ECE241-Project/step_sequencer/db/altpll_80u.tdf Line: 26
Info (12128): Elaborating entity "altpll_80u" for hierarchy "display_interface:D1|vga_display:V1|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "display_interface:D1|vga_display:V1|vga_adapter:VGA|vga_controller:controller" File: D:/GitHub/ECE241-Project/step_sequencer/modules/vga_adapter/vga_adapter.v Line: 188
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 38
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 68
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 98
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 128
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 158
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 188
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 218
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 248
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 278
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 308
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 338
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 368
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 398
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 428
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 458
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 488
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 518
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 548
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 578
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 608
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 638
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 668
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 698
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 728
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 758
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 788
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 818
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 848
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 878
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 908
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 938
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 968
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 38
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 68
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 98
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 128
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 158
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 188
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 218
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 248
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 278
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 308
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 338
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 368
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 398
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 428
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 458
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 488
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 518
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 548
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 578
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 608
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 638
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 668
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 698
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 728
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 758
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 788
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 818
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 848
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 878
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 908
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 938
        Warning (14320): Synthesized away node "audio_interface:A1|Audio_Controller:AC1|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31]" File: D:/GitHub/ECE241-Project/step_sequencer/db/altsyncram_n3i1.tdf Line: 968
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "audio_interface:A1|avconf:AVC1|Ram0" is uninferred due to inappropriate RAM size File: D:/GitHub/ECE241-Project/step_sequencer/modules/avconf/avconf.v Line: 131
Info (278001): Inferred 7 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "input_interface:I1|loop_input:LOOP_IN|Mod0" File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v Line: 181
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "input_interface:I1|loop_input:LOOP_IN|Div0" File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v Line: 182
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "input_interface:I1|bpm_input:BPM_IN|Mod1" File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v Line: 215
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "input_interface:I1|bpm_input:BPM_IN|Div1" File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v Line: 214
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "input_interface:I1|bpm_input:BPM_IN|Mod0" File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v Line: 214
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "input_interface:I1|bpm_input:BPM_IN|Div0" File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v Line: 213
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "audio_interface:A1|BPM_counter:B1|Div0" File: D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/BPM_counter.v Line: 18
Info (12130): Elaborated megafunction instantiation "input_interface:I1|loop_input:LOOP_IN|lpm_divide:Mod0" File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v Line: 181
Info (12133): Instantiated megafunction "input_interface:I1|loop_input:LOOP_IN|lpm_divide:Mod0" with the following parameter: File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v Line: 181
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf
    Info (12023): Found entity 1: lpm_divide_72m File: D:/GitHub/ECE241-Project/step_sequencer/db/lpm_divide_72m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: D:/GitHub/ECE241-Project/step_sequencer/db/sign_div_unsign_akh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf
    Info (12023): Found entity 1: alt_u_div_qse File: D:/GitHub/ECE241-Project/step_sequencer/db/alt_u_div_qse.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "input_interface:I1|loop_input:LOOP_IN|lpm_divide:Div0" File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v Line: 182
Info (12133): Instantiated megafunction "input_interface:I1|loop_input:LOOP_IN|lpm_divide:Div0" with the following parameter: File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/loop_input.v Line: 182
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf
    Info (12023): Found entity 1: lpm_divide_4am File: D:/GitHub/ECE241-Project/step_sequencer/db/lpm_divide_4am.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "input_interface:I1|bpm_input:BPM_IN|lpm_divide:Mod1" File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v Line: 215
Info (12133): Instantiated megafunction "input_interface:I1|bpm_input:BPM_IN|lpm_divide:Mod1" with the following parameter: File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v Line: 215
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf
    Info (12023): Found entity 1: lpm_divide_h3m File: D:/GitHub/ECE241-Project/step_sequencer/db/lpm_divide_h3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: D:/GitHub/ECE241-Project/step_sequencer/db/sign_div_unsign_klh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf
    Info (12023): Found entity 1: alt_u_div_eve File: D:/GitHub/ECE241-Project/step_sequencer/db/alt_u_div_eve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "input_interface:I1|bpm_input:BPM_IN|lpm_divide:Div1" File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v Line: 214
Info (12133): Instantiated megafunction "input_interface:I1|bpm_input:BPM_IN|lpm_divide:Div1" with the following parameter: File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v Line: 214
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf
    Info (12023): Found entity 1: lpm_divide_ebm File: D:/GitHub/ECE241-Project/step_sequencer/db/lpm_divide_ebm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "input_interface:I1|bpm_input:BPM_IN|lpm_divide:Div0" File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v Line: 213
Info (12133): Instantiated megafunction "input_interface:I1|bpm_input:BPM_IN|lpm_divide:Div0" with the following parameter: File: D:/GitHub/ECE241-Project/step_sequencer/modules/input_controllers/bpm_input.v Line: 213
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf
    Info (12023): Found entity 1: lpm_divide_hbm File: D:/GitHub/ECE241-Project/step_sequencer/db/lpm_divide_hbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: D:/GitHub/ECE241-Project/step_sequencer/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info (12023): Found entity 1: alt_u_div_kve File: D:/GitHub/ECE241-Project/step_sequencer/db/alt_u_div_kve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "audio_interface:A1|BPM_counter:B1|lpm_divide:Div0" File: D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/BPM_counter.v Line: 18
Info (12133): Instantiated megafunction "audio_interface:A1|BPM_counter:B1|lpm_divide:Div0" with the following parameter: File: D:/GitHub/ECE241-Project/step_sequencer/modules/audio_generators/BPM_counter.v Line: 18
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf
    Info (12023): Found entity 1: lpm_divide_vcm File: D:/GitHub/ECE241-Project/step_sequencer/db/lpm_divide_vcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: D:/GitHub/ECE241-Project/step_sequencer/db/sign_div_unsign_5nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf
    Info (12023): Found entity 1: alt_u_div_g2f File: D:/GitHub/ECE241-Project/step_sequencer/db/alt_u_div_g2f.tdf Line: 23
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "audio_interface:A1|SCL_in" to the node "audio_interface:A1|DAC_controller:DC1|SCL_o" into an OR gate File: D:/GitHub/ECE241-Project/step_sequencer/audio_interface.v Line: 48
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v Line: 9
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v Line: 9
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v Line: 9
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v Line: 9
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v Line: 9
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v Line: 9
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v Line: 9
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v Line: 13
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v Line: 13
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v Line: 13
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v Line: 13
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v Line: 13
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v Line: 13
    Warning (13410): Pin "DAC_I2C_A0" is stuck at GND File: D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v Line: 20
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v Line: 22
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v Line: 22
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v Line: 23
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v Line: 23
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v Line: 24
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v Line: 24
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (17049): 147 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/GitHub/ECE241-Project/step_sequencer/output_files/step_sequencer.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance audio_interface:A1|Audio_Controller:AC1|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/GitHub/ECE241-Project/step_sequencer/db/audio_clock_altpll.v Line: 63
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance display_interface:D1|vga_display:V1|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/GitHub/ECE241-Project/step_sequencer/db/altpll_80u.tdf Line: 34
    Info: Must be connected
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v Line: 4
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v Line: 4
    Warning (15610): No output dependent on input pin "KEY[3]" File: D:/GitHub/ECE241-Project/step_sequencer/step_sequencer.v Line: 4
Info (21057): Implemented 4398 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 86 output pins
    Info (21060): Implemented 7 bidirectional pins
    Info (21061): Implemented 3554 logic cells
    Info (21064): Implemented 742 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 138 warnings
    Info: Peak virtual memory: 5048 megabytes
    Info: Processing ended: Wed Nov 19 20:10:29 2025
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/GitHub/ECE241-Project/step_sequencer/output_files/step_sequencer.map.smsg.


