{
    "BENCHMARKS": {
        "down_counter": {
            "design":"RTL_Benchmark/Verilog/RS/down_counter/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_counter"
            }
        },
        "gray_counter": {
            "design":"RTL_Benchmark/Verilog/RS/gray_counter/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "johnson_counter": {
            "design":"RTL_Benchmark/Verilog/RS/johnson_counter/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "ring_counter": {
            "design":"RTL_Benchmark/Verilog/RS/ring_counter/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "ripple_counter": {
            "design":"RTL_Benchmark/Verilog/RS/ripple_counter/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "up_counter": {
            "design":"RTL_Benchmark/Verilog/RS/up_counter/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_counter"
            }
        },
        "Xilinx_RAMs": {
            "design":"RTL_Benchmark/Verilog/RS/Xilinx_RAMs/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clkA",
                "Clock2": "clkB"
            }
        },
        "debounce": {
            "design":"RTL_Benchmark/Verilog/RS/debounce/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "comparator_1bit": {
            "design":"RTL_Benchmark/Verilog/RS/comparator_1bit/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        }
    }
}